[11/21 12:53:40      0s] 
[11/21 12:53:40      0s] Cadence Innovus(TM) Implementation System.
[11/21 12:53:40      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/21 12:53:40      0s] 
[11/21 12:53:40      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/21 12:53:40      0s] Options:	-init ../saved/pr.inv 
[11/21 12:53:40      0s] Date:		Fri Nov 21 12:53:40 2025
[11/21 12:53:40      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[11/21 12:53:40      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/21 12:53:40      0s] 
[11/21 12:53:40      0s] License:
[11/21 12:53:40      0s] 		[12:53:40.438649] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[11/21 12:53:41      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/21 12:53:41      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/21 12:54:15     12s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/21 12:54:22     15s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/21 12:54:22     15s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/21 12:54:22     15s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/21 12:54:22     15s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/21 12:54:22     15s] @(#)CDS: CPE v21.15-s076
[11/21 12:54:22     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/21 12:54:22     15s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/21 12:54:22     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/21 12:54:22     15s] @(#)CDS: RCDB 11.15.0
[11/21 12:54:22     15s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/21 12:54:22     15s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/21 12:54:22     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19838_ra01_shadab_N794gh.

[11/21 12:54:22     15s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[11/21 12:54:22     15s] Sourcing startup file ./.encrc
[11/21 12:54:22     15s] ##  Process: 180           (User Set)               
[11/21 12:54:22     15s] ##     Node: (not set)                           
[11/21 12:54:22     15s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/21 12:54:22     15s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/21 12:54:22     15s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/21 12:54:22     15s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/21 12:54:22     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/21 12:54:22     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/21 12:54:28     17s] <CMD> getVersion
[11/21 12:54:28     17s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[11/21 12:54:28     17s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[11/21 12:54:28     17s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[11/21 12:54:28     17s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[11/21 12:54:28     17s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[11/21 12:54:28     17s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[11/21 12:54:28     17s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[11/21 12:54:28     17s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/21 12:54:28     17s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[11/21 12:54:28     17s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/21 12:54:28     17s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[11/21 12:54:28     17s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[11/21 12:54:28     17s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/21 12:54:28     17s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/21 12:54:28     17s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[11/21 12:54:28     17s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[11/21 12:54:28     17s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[11/21 12:54:28     17s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[11/21 12:54:28     17s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[11/21 12:54:28     17s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/21 12:54:28     17s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[11/21 12:54:28     17s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/21 12:54:28     17s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[11/21 12:54:28     17s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[11/21 12:54:28     17s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[11/21 12:54:28     17s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[11/21 12:54:28     17s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[11/21 12:54:28     17s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[11/21 12:54:28     17s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/21 12:54:28     17s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[11/21 12:54:28     17s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[11/21 12:54:28     17s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[11/21 12:54:28     17s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/21 12:54:28     17s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[11/21 12:54:28     17s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[11/21 12:54:28     17s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[11/21 12:54:28     17s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/21 12:54:28     17s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/21 12:54:28     17s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/21 12:54:28     17s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[11/21 12:54:28     17s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[11/21 12:54:28     17s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[11/21 12:54:28     17s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[11/21 12:54:28     17s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[11/21 12:54:28     17s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[11/21 12:54:28     17s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[11/21 12:54:28     17s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[11/21 12:54:28     17s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[11/21 12:54:28     17s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[11/21 12:54:28     17s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[11/21 12:54:28     17s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[11/21 12:54:28     17s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[11/21 12:54:28     17s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[11/21 12:54:28     17s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[11/21 12:54:28     17s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[11/21 12:54:28     17s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[11/21 12:54:28     17s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[11/21 12:54:28     17s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[11/21 12:54:28     17s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[11/21 12:54:28     17s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[11/21 12:54:28     17s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[11/21 12:54:28     17s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[11/21 12:54:28     17s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[11/21 12:54:28     17s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/21 12:54:28     17s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/21 12:54:28     17s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[11/21 12:54:28     17s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[11/21 12:54:28     17s] 
[11/21 12:54:28     17s] **INFO:  MMMC transition support version v31-84 
[11/21 12:54:28     17s] 
[11/21 12:54:28     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/21 12:54:28     17s] <CMD> suppressMessage ENCEXT-2799
[11/21 12:54:30     17s] <CMD> getVersion
[11/21 12:54:31     18s] [INFO] Loading PVS 22.20 fill procedures
[11/21 12:54:32     18s] Sourcing file "../saved/pr.inv" ...
[11/21 12:54:32     18s] <CMD> is_common_ui_mode
[11/21 12:54:32     18s] <CMD> restoreDesign /home/shadab/shadab/FPR/saved/pr.inv.dat DTMF_CHIP
[11/21 12:54:32     18s] #% Begin load design ... (date=11/21 12:54:32, mem=721.9M)
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable '::DelayCal::InMemoryDataFlow' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable '::MSV::initSNetPrimarySNetDone' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable '::dft::debug_attribute' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable '::tdg_timing::capri_mode_current_report_path_type' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable '_timing_report_disable_calculate_arrival_assert' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] Set Default Input Pin Transition as 0.1 ps.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable 'enc_before_startup_file' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable 'enc_check_rename_command_name' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable 'gpsPrivate::coegExpOptTatV3' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable 'gpsPrivate::coegExpOptTatV4' is no longer supported in user data manager and will be ignored.
[11/21 12:54:33     18s] **WARN: (IMPIMEX-4008):	Variable 'timing_constraint_mmmc_get_lib_objects_reset' is no longer supported in user data manager and will be ignored.
[11/21 12:54:34     19s] **WARN: (IMPIMEX-4008):	Variable 'init_lef_check_antenna' is no longer supported in user data manager and will be ignored.
[11/21 12:54:34     19s] **ERROR: (EMS-19):	emsSuppressMsgs failed because the message number 3196 does not exist in the catalog file /home/install/INNOVUS211/share/cdssetup/errormessages/innovus/esi.msg.
Update the catalog file with correct data and re-register the message catalog.
Loading design 'DTMF_CHIP' saved by 'Innovus' '23.30-b307_1' on 'Thu Jan 4 10:52:05 2024'.
[11/21 12:54:34     19s] **ERROR: (IMPIMEX-7017):	Unable to load the design in the current version '21.15' as design is saved with newer version '23.30' of the software. Refer to previous messages issued regarding design restoration failure.

[11/21 12:54:34     19s] 
[11/21 12:54:34     19s] ERROR: 
[11/21 12:54:34     19s] 
[11/21 12:54:34     19s] 
[11/21 12:54:34     19s]     while executing
[11/21 12:54:34     19s] "error $catchMsg"
[11/21 12:54:34     19s]     (procedure "restoreDesign" line 33)
[11/21 12:54:34     19s] 
[11/21 12:54:34     19s] **ERROR: (IMPSYT-6692):	Invalid return code while executing '../saved/pr.inv' was returned and script processing was stopped. Review the following error in '../saved/pr.inv' then restart.
[11/21 12:54:34     19s] Error info: ../saved/pr.inv: 
[11/21 12:54:34     19s]     while executing
[11/21 12:54:34     19s] "error $catchMsg"
[11/21 12:54:34     19s]     (procedure "restoreDesign" line 33)
[11/21 12:54:34     19s]     invoked from within
[11/21 12:54:34     19s] "restoreDesign [file dirname [file normalize [info script]]]/pr.inv.dat DTMF_CHIP"
[11/21 12:54:34     19s]     invoked from within
[11/21 12:54:34     19s] "if {[is_common_ui_mode]} {
[11/21 12:54:34     19s]   read_db [file dirname [file normalize [info script]]]/pr.inv.dat
[11/21 12:54:34     19s] } else {
[11/21 12:54:34     19s]   restoreDesign [file dirname [file normalize [..."
[11/21 12:54:34     19s]     (file "../saved/pr.inv" line 8)
[11/21 12:54:34     19s]     invoked from within
[11/21 12:54:34     19s] "::se_source_orig ../saved/pr.inv"
[11/21 12:54:34     19s]     ("uplevel" body line 1)
[11/21 12:54:34     19s]     invoked from within
[11/21 12:54:34     19s] "uplevel [concat ::se_source_orig $args]"
[11/21 12:54:34     19s]     (procedure "source" line 188)
[11/21 12:54:34     19s]     invoked from within
[11/21 12:54:34     19s] "source ../saved/pr.inv"
[11/21 12:54:34     19s]     ("uplevel" body line 1)
[11/21 12:54:34     19s]     invoked from within
[11/21 12:54:34     19s] "uplevel #0 source ../saved/pr.inv"
[11/21 12:54:34     19s]     ("eval" body line 1)
[11/21 12:54:34     19s]     invoked from within
[11/21 12:54:34     19s] "eval {uplevel #0 source ../saved/pr.inv}"
[11/21 12:54:34     19s]     (in namespace inscope "::" script line 1)
[11/21 12:54:34     19s]     invoked from within
[11/21 12:54:34     19s] "namespace inscope :: eval "uplevel #0 source $fileName"".
[11/21 12:54:34     19s] <CMD> win
[11/21 12:55:42     26s] <CMD> restoreDesign preCTSopt.inn DTMF_CHIP
[11/21 12:55:42     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/21 12:55:42     26s] % Begin load design ... (date=11/21 12:55:42, mem=676.4M)
[11/21 12:55:42     26s] **ERROR: (IMPSYT-7338):	The specified design session directory '/home/shadab/shadab/FPR/work/preCTSopt.inn' could not be located as specified. Check your file system, correct the location, and try restoring the design again.
[11/21 12:55:42     26s] 
[11/21 12:55:42     26s] 
[11/21 12:55:42     26s] ERROR: 
[11/21 12:55:42     26s] 
[11/21 12:55:42     26s] 
[11/21 12:55:42     26s]     while executing
[11/21 12:55:42     26s] "error $catchMsg"
[11/21 12:55:42     26s]     (procedure "restoreDesign" line 33)
[11/21 12:55:42     26s] 
[11/21 12:55:42     26s] 
[11/21 12:55:53     27s] <CMD> is_common_ui_mode
[11/21 12:55:54     27s] <CMD> restoreDesign /home/shadab/shadab/FPR/work/preCTSopt.inn.dat DTMF_CHIP
[11/21 12:55:54     27s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/21 12:55:54     27s] % Begin load design ... (date=11/21 12:55:54, mem=603.8M)
[11/21 12:55:54     28s] Set Default Input Pin Transition as 0.1 ps.
[11/21 12:55:55     28s] Loading design 'DTMF_CHIP' saved by 'Innovus' '21.15-s110_1' on 'Thu Nov 20 17:51:34 2025'.
[11/21 12:55:56     28s] % Begin Load MMMC data ... (date=11/21 12:55:56, mem=604.5M)
[11/21 12:55:57     28s] % End Load MMMC data ... (date=11/21 12:55:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=605.3M, current mem=605.3M)
[11/21 12:55:57     28s] 
[11/21 12:55:57     28s] Loading LEF file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/lef/all.lef ...
[11/21 12:55:58     28s] Set DBUPerIGU to M2 pitch 1320.
[11/21 12:55:59     29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-200' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-201' for more detail.
[11/21 12:55:59     29s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/21 12:55:59     29s] To increase the message display limit, refer to the product command reference manual.
[11/21 12:55:59     29s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-200' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-200' for more detail.
[11/21 12:55:59     29s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/21 12:55:59     29s] Type 'man IMPLF-200' for more detail.
[11/21 12:55:59     29s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/21 12:55:59     29s] Loading view definition file from /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/viewDefinition.tcl
[11/21 12:55:59     29s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
[11/21 12:56:00     29s] Read 1 cells in library 'pllclk' 
[11/21 12:56:00     29s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
[11/21 12:56:00     29s] Read 1 cells in library 'ram_128x16A' 
[11/21 12:56:00     29s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
[11/21 12:56:00     29s] Read 1 cells in library 'ram_256x16A' 
[11/21 12:56:00     29s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
[11/21 12:56:00     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/21 12:56:00     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/21 12:56:00     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/21 12:56:00     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/21 12:56:00     29s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/21 12:56:00     29s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/21 12:56:00     29s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/21 12:56:00     29s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/21 12:56:00     29s] Read 1 cells in library 'rom_512x16A' 
[11/21 12:56:00     29s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
[11/21 12:56:01     29s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
[11/21 12:56:01     29s] Read 462 cells in library 'tsmc18' 
[11/21 12:56:01     29s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
[11/21 12:56:01     29s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
[11/21 12:56:01     29s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
[11/21 12:56:01     29s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/21 12:56:01     29s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/21 12:56:01     29s] Read 4 cells in library 'tpz973g' 
[11/21 12:56:01     29s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
[11/21 12:56:01     29s] Read 1 cells in library 'pllclk' 
[11/21 12:56:01     29s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
[11/21 12:56:01     29s] Read 1 cells in library 'ram_128x16A' 
[11/21 12:56:01     29s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
[11/21 12:56:01     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/21 12:56:01     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/21 12:56:01     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/21 12:56:01     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/21 12:56:01     29s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/21 12:56:01     29s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/21 12:56:01     29s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/21 12:56:01     29s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/21 12:56:01     29s] Read 1 cells in library 'rom_512x16A' 
[11/21 12:56:01     29s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
[11/21 12:56:01     29s] Read 1 cells in library 'ram_256x16A' 
[11/21 12:56:01     29s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
[11/21 12:56:01     30s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
[11/21 12:56:01     30s] Read 470 cells in library 'tsmc18' 
[11/21 12:56:01     30s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
[11/21 12:56:01     30s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
[11/21 12:56:01     30s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
[11/21 12:56:01     30s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/21 12:56:01     30s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/21 12:56:01     30s] Read 4 cells in library 'tpz973g' 
[11/21 12:56:01     30s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:02.0, peak res=626.8M, current mem=626.8M)
[11/21 12:56:01     30s] *** End library_loading (cpu=0.02min, real=0.03min, mem=23.4M, fe_cpu=0.50min, fe_real=2.35min, fe_mem=1130.4M) ***
[11/21 12:56:01     30s] % Begin Load netlist data ... (date=11/21 12:56:01, mem=626.8M)
[11/21 12:56:01     30s] *** Begin netlist parsing (mem=1130.4M) ***
[11/21 12:56:01     30s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/21 12:56:01     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:01     30s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/21 12:56:01     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/21 12:56:02     30s] Type 'man IMPVL-159' for more detail.
[11/21 12:56:02     30s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/21 12:56:02     30s] To increase the message display limit, refer to the product command reference manual.
[11/21 12:56:02     30s] Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/21 12:56:02     30s] Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/21 12:56:02     30s] Created 478 new cells from 12 timing libraries.
[11/21 12:56:02     30s] Reading netlist ...
[11/21 12:56:02     30s] Backslashed names will retain backslash and a trailing blank character.
[11/21 12:56:02     30s] Reading verilogBinary netlist '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.v.bin'
[11/21 12:56:02     30s] Keeping previous port order for module ADDFHX1.
[11/21 12:56:02     30s] Keeping previous port order for module ADDFHX2.
[11/21 12:56:02     30s] Keeping previous port order for module ADDFHX4.
[11/21 12:56:02     30s] Keeping previous port order for module ADDFHXL.
[11/21 12:56:02     30s] Keeping previous port order for module ADDFX1.
[11/21 12:56:02     30s] Keeping previous port order for module ADDFX2.
[11/21 12:56:02     30s] Keeping previous port order for module ADDFX4.
[11/21 12:56:02     30s] Keeping previous port order for module ADDFXL.
[11/21 12:56:02     30s] Keeping previous port order for module ADDHX1.
[11/21 12:56:02     30s] Keeping previous port order for module ADDHX2.
[11/21 12:56:02     30s] Keeping previous port order for module ADDHX4.
[11/21 12:56:02     30s] Keeping previous port order for module ADDHXL.
[11/21 12:56:02     30s] Keeping previous port order for module AFCSHCINX2.
[11/21 12:56:02     30s] Keeping previous port order for module AFCSHCINX4.
[11/21 12:56:02     30s] Keeping previous port order for module AFCSHCONX2.
[11/21 12:56:02     30s] Keeping previous port order for module AFCSHCONX4.
[11/21 12:56:02     30s] Keeping previous port order for module AFHCINX2.
[11/21 12:56:02     30s] Keeping previous port order for module AFHCINX4.
[11/21 12:56:02     30s] Keeping previous port order for module AFHCONX2.
[11/21 12:56:02     30s] Keeping previous port order for module AFHCONX4.
[11/21 12:56:02     30s] Keeping previous port order for module AHHCINX2.
[11/21 12:56:02     30s] Keeping previous port order for module AHHCINX4.
[11/21 12:56:02     30s] Keeping previous port order for module AHHCONX2.
[11/21 12:56:02     30s] Keeping previous port order for module AHHCONX4.
[11/21 12:56:02     30s] Keeping previous port order for module AND2X1.
[11/21 12:56:02     30s] Keeping previous port order for module AND2X2.
[11/21 12:56:02     30s] Keeping previous port order for module AND2X4.
[11/21 12:56:02     30s] Keeping previous port order for module AND2XL.
[11/21 12:56:02     30s] Keeping previous port order for module AND3X1.
[11/21 12:56:02     30s] Keeping previous port order for module AND3X2.
[11/21 12:56:02     30s] Keeping previous port order for module AND3X4.
[11/21 12:56:02     30s] Keeping previous port order for module AND3XL.
[11/21 12:56:02     30s] Keeping previous port order for module AND4X1.
[11/21 12:56:02     30s] Keeping previous port order for module AND4X2.
[11/21 12:56:02     30s] Keeping previous port order for module AND4X4.
[11/21 12:56:02     30s] Keeping previous port order for module AND4XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI211X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI211X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI211X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI211XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI21X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI21X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI21X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI21XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI221X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI221X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI221X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI221XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI222X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI222X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI222X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI222XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI22X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI22X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI22X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI22XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI2BB1X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI2BB1X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI2BB1X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI2BB1XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI2BB2X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI2BB2X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI2BB2X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI2BB2XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI31X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI31X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI31X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI31XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI32X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI32X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI32X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI32XL.
[11/21 12:56:02     30s] Keeping previous port order for module AOI33X1.
[11/21 12:56:02     30s] Keeping previous port order for module AOI33X2.
[11/21 12:56:02     30s] Keeping previous port order for module AOI33X4.
[11/21 12:56:02     30s] Keeping previous port order for module AOI33XL.
[11/21 12:56:02     30s] Keeping previous port order for module BENCX1.
[11/21 12:56:02     30s] Keeping previous port order for module BENCX2.
[11/21 12:56:02     30s] Keeping previous port order for module BENCX4.
[11/21 12:56:02     30s] Keeping previous port order for module BMXX1.
[11/21 12:56:02     30s] Keeping previous port order for module BUFX1.
[11/21 12:56:02     30s] Keeping previous port order for module BUFX12.
[11/21 12:56:02     30s] Keeping previous port order for module BUFX16.
[11/21 12:56:02     30s] Keeping previous port order for module BUFX2.
[11/21 12:56:02     30s] Keeping previous port order for module BUFX20.
[11/21 12:56:02     30s] Keeping previous port order for module BUFX3.
[11/21 12:56:02     30s] Keeping previous port order for module BUFX4.
[11/21 12:56:02     30s] Keeping previous port order for module BUFX8.
[11/21 12:56:02     30s] Keeping previous port order for module BUFXL.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFX1.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFX12.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFX16.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFX2.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFX20.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFX3.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFX4.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFX8.
[11/21 12:56:02     30s] Keeping previous port order for module CLKBUFXL.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVX1.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVX12.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVX16.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVX2.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVX20.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVX3.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVX4.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVX8.
[11/21 12:56:02     30s] Keeping previous port order for module CLKINVXL.
[11/21 12:56:02     30s] Keeping previous port order for module CMPR22X1.
[11/21 12:56:02     30s] Keeping previous port order for module CMPR32X1.
[11/21 12:56:02     30s] Keeping previous port order for module CMPR42X1.
[11/21 12:56:02     30s] Keeping previous port order for module CMPR42X2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNRX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNRX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNRX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNRXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNSRX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNSRX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNSRX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNSRXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNSX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNSX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNSX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNSXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFNXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFRHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFRHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFRHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFRHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFRX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFRX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFRX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFRXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSRHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSRHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSRHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSRHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSRX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSRX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSRX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSRXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFSXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFTRX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFTRX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFTRX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFTRXL.
[11/21 12:56:02     30s] Keeping previous port order for module DFFX1.
[11/21 12:56:02     30s] Keeping previous port order for module DFFX2.
[11/21 12:56:02     30s] Keeping previous port order for module DFFX4.
[11/21 12:56:02     30s] Keeping previous port order for module DFFXL.
[11/21 12:56:02     30s] Keeping previous port order for module DLY1X1.
[11/21 12:56:02     30s] Keeping previous port order for module DLY2X1.
[11/21 12:56:02     30s] Keeping previous port order for module DLY3X1.
[11/21 12:56:02     30s] Keeping previous port order for module DLY4X1.
[11/21 12:56:02     30s] Keeping previous port order for module EDFFTRX1.
[11/21 12:56:02     30s] Keeping previous port order for module EDFFTRX2.
[11/21 12:56:02     30s] Keeping previous port order for module EDFFTRX4.
[11/21 12:56:02     30s] Keeping previous port order for module EDFFTRXL.
[11/21 12:56:02     30s] Keeping previous port order for module EDFFX1.
[11/21 12:56:02     30s] Keeping previous port order for module EDFFX2.
[11/21 12:56:02     30s] Keeping previous port order for module EDFFX4.
[11/21 12:56:02     30s] Keeping previous port order for module EDFFXL.
[11/21 12:56:02     30s] Keeping previous port order for module HOLDX1.
[11/21 12:56:02     30s] Keeping previous port order for module INVX1.
[11/21 12:56:02     30s] Keeping previous port order for module INVX12.
[11/21 12:56:02     30s] Keeping previous port order for module INVX16.
[11/21 12:56:02     30s] Keeping previous port order for module INVX2.
[11/21 12:56:02     30s] Keeping previous port order for module INVX20.
[11/21 12:56:02     30s] Keeping previous port order for module INVX3.
[11/21 12:56:02     30s] Keeping previous port order for module INVX4.
[11/21 12:56:02     30s] Keeping previous port order for module INVX8.
[11/21 12:56:02     30s] Keeping previous port order for module INVXL.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFRX1.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFRX2.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFRX4.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFRXL.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFSRX1.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFSRX2.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFSRX4.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFSRXL.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFSX1.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFSX2.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFSX4.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFSXL.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFX1.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFX2.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFX4.
[11/21 12:56:02     30s] Keeping previous port order for module JKFFXL.
[11/21 12:56:02     30s] Keeping previous port order for module MX2X1.
[11/21 12:56:02     30s] Keeping previous port order for module MX2X2.
[11/21 12:56:02     30s] Keeping previous port order for module MX2X4.
[11/21 12:56:02     30s] Keeping previous port order for module MX2XL.
[11/21 12:56:02     30s] Keeping previous port order for module MX4X1.
[11/21 12:56:02     30s] Keeping previous port order for module MX4X2.
[11/21 12:56:02     30s] Keeping previous port order for module MX4X4.
[11/21 12:56:02     30s] Keeping previous port order for module MX4XL.
[11/21 12:56:02     30s] Keeping previous port order for module MXI2X1.
[11/21 12:56:02     30s] Keeping previous port order for module MXI2X2.
[11/21 12:56:02     30s] Keeping previous port order for module MXI2X4.
[11/21 12:56:02     30s] Keeping previous port order for module MXI2XL.
[11/21 12:56:02     30s] Keeping previous port order for module MXI4X1.
[11/21 12:56:02     30s] Keeping previous port order for module MXI4X2.
[11/21 12:56:02     30s] Keeping previous port order for module MXI4X4.
[11/21 12:56:02     30s] Keeping previous port order for module MXI4XL.
[11/21 12:56:02     30s] Keeping previous port order for module NAND2BX1.
[11/21 12:56:02     30s] Keeping previous port order for module NAND2BX2.
[11/21 12:56:02     30s] Keeping previous port order for module NAND2BX4.
[11/21 12:56:02     30s] Keeping previous port order for module NAND2BXL.
[11/21 12:56:02     30s] Keeping previous port order for module NAND2X1.
[11/21 12:56:02     30s] Keeping previous port order for module NAND2X2.
[11/21 12:56:02     30s] Keeping previous port order for module NAND2X4.
[11/21 12:56:02     30s] Keeping previous port order for module NAND2XL.
[11/21 12:56:02     30s] Keeping previous port order for module NAND3BX1.
[11/21 12:56:02     30s] Keeping previous port order for module NAND3BX2.
[11/21 12:56:02     30s] Keeping previous port order for module NAND3BX4.
[11/21 12:56:02     30s] Keeping previous port order for module NAND3BXL.
[11/21 12:56:02     30s] Keeping previous port order for module NAND3X1.
[11/21 12:56:02     30s] Keeping previous port order for module NAND3X2.
[11/21 12:56:02     30s] Keeping previous port order for module NAND3X4.
[11/21 12:56:02     30s] Keeping previous port order for module NAND3XL.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4BBX1.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4BBX2.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4BBX4.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4BBXL.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4BX1.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4BX2.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4BX4.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4BXL.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4X1.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4X2.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4X4.
[11/21 12:56:02     30s] Keeping previous port order for module NAND4XL.
[11/21 12:56:02     30s] Keeping previous port order for module NOR2BX1.
[11/21 12:56:02     30s] Keeping previous port order for module NOR2BX2.
[11/21 12:56:02     30s] Keeping previous port order for module NOR2BX4.
[11/21 12:56:02     30s] Keeping previous port order for module NOR2BXL.
[11/21 12:56:02     30s] Keeping previous port order for module NOR2X1.
[11/21 12:56:02     30s] Keeping previous port order for module NOR2X2.
[11/21 12:56:02     30s] Keeping previous port order for module NOR2X4.
[11/21 12:56:02     30s] Keeping previous port order for module NOR2XL.
[11/21 12:56:02     30s] Keeping previous port order for module NOR3BX1.
[11/21 12:56:02     30s] Keeping previous port order for module NOR3BX2.
[11/21 12:56:02     30s] Keeping previous port order for module NOR3BX4.
[11/21 12:56:02     30s] Keeping previous port order for module NOR3BXL.
[11/21 12:56:02     30s] Keeping previous port order for module NOR3X1.
[11/21 12:56:02     30s] Keeping previous port order for module NOR3X2.
[11/21 12:56:02     30s] Keeping previous port order for module NOR3X4.
[11/21 12:56:02     30s] Keeping previous port order for module NOR3XL.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4BBX1.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4BBX2.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4BBX4.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4BBXL.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4BX1.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4BX2.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4BX4.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4BXL.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4X1.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4X2.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4X4.
[11/21 12:56:02     30s] Keeping previous port order for module NOR4XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI211X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI211X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI211X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI211XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI21X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI21X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI21X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI21XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI221X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI221X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI221X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI221XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI222X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI222X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI222X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI222XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI22X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI22X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI22X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI22XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI2BB1X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI2BB1X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI2BB1X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI2BB1XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI2BB2X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI2BB2X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI2BB2X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI2BB2XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI31X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI31X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI31X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI31XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI32X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI32X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI32X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI32XL.
[11/21 12:56:02     30s] Keeping previous port order for module OAI33X1.
[11/21 12:56:02     30s] Keeping previous port order for module OAI33X2.
[11/21 12:56:02     30s] Keeping previous port order for module OAI33X4.
[11/21 12:56:02     30s] Keeping previous port order for module OAI33XL.
[11/21 12:56:02     30s] Keeping previous port order for module OR2X1.
[11/21 12:56:02     30s] Keeping previous port order for module OR2X2.
[11/21 12:56:02     30s] Keeping previous port order for module OR2X4.
[11/21 12:56:02     30s] Keeping previous port order for module OR2XL.
[11/21 12:56:02     30s] Keeping previous port order for module OR3X1.
[11/21 12:56:02     30s] Keeping previous port order for module OR3X2.
[11/21 12:56:02     30s] Keeping previous port order for module OR3X4.
[11/21 12:56:02     30s] Keeping previous port order for module OR3XL.
[11/21 12:56:02     30s] Keeping previous port order for module OR4X1.
[11/21 12:56:02     30s] Keeping previous port order for module OR4X2.
[11/21 12:56:02     30s] Keeping previous port order for module OR4X4.
[11/21 12:56:02     30s] Keeping previous port order for module OR4XL.
[11/21 12:56:02     30s] Keeping previous port order for module RF1R1WX2.
[11/21 12:56:02     30s] Keeping previous port order for module RF2R1WX2.
[11/21 12:56:02     30s] Keeping previous port order for module RFRDX1.
[11/21 12:56:02     30s] Keeping previous port order for module RFRDX2.
[11/21 12:56:02     30s] Keeping previous port order for module RFRDX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNRX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNRX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNRX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNRXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNSRX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNSRX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNSRX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNSRXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNSX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNSX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNSX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNSXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFNXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFRHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFRHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFRHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFRHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFRX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFRX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFRX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFRXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSRHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSRHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSRHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSRHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSRX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSRX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSRX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSRXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFSXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFTRX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFTRX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFTRX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFTRXL.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFX1.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFX2.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFX4.
[11/21 12:56:02     30s] Keeping previous port order for module SDFFXL.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFHQX1.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFHQX2.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFHQX4.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFHQXL.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFTRX1.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFTRX2.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFTRX4.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFTRXL.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFX1.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFX2.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFX4.
[11/21 12:56:02     30s] Keeping previous port order for module SEDFFXL.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIX1.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIX12.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIX16.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIX2.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIX20.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIX3.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIX4.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIX8.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFIXL.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFX1.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFX12.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFX16.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFX2.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFX20.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFX3.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFX4.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFX8.
[11/21 12:56:02     30s] Keeping previous port order for module TBUFXL.
[11/21 12:56:02     30s] Keeping previous port order for module TIEHI.
[11/21 12:56:02     30s] Keeping previous port order for module TIELO.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNRX1.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNRX2.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNRX4.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNRXL.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNSRX1.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNSRX2.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNSRX4.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNSRXL.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNSX1.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNSX2.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNSX4.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNSXL.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNX1.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNX2.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNX4.
[11/21 12:56:02     30s] Keeping previous port order for module TLATNXL.
[11/21 12:56:02     30s] Keeping previous port order for module TLATRX1.
[11/21 12:56:02     30s] Keeping previous port order for module TLATRX2.
[11/21 12:56:02     30s] Keeping previous port order for module TLATRX4.
[11/21 12:56:02     30s] Keeping previous port order for module TLATRXL.
[11/21 12:56:02     30s] Keeping previous port order for module TLATSRX1.
[11/21 12:56:02     30s] Keeping previous port order for module TLATSRX2.
[11/21 12:56:02     30s] Keeping previous port order for module TLATSRX4.
[11/21 12:56:02     30s] Keeping previous port order for module TLATSRXL.
[11/21 12:56:02     30s] Keeping previous port order for module TLATSX1.
[11/21 12:56:02     30s] Keeping previous port order for module TLATSX2.
[11/21 12:56:02     30s] Keeping previous port order for module TLATSX4.
[11/21 12:56:02     30s] Keeping previous port order for module TLATSXL.
[11/21 12:56:02     30s] Keeping previous port order for module TLATX1.
[11/21 12:56:02     30s] Keeping previous port order for module TLATX2.
[11/21 12:56:02     30s] Keeping previous port order for module TLATX4.
[11/21 12:56:02     30s] Keeping previous port order for module TLATXL.
[11/21 12:56:02     30s] Keeping previous port order for module TTLATX1.
[11/21 12:56:02     30s] Keeping previous port order for module TTLATX2.
[11/21 12:56:02     30s] Keeping previous port order for module TTLATX4.
[11/21 12:56:02     30s] Keeping previous port order for module TTLATXL.
[11/21 12:56:02     30s] Keeping previous port order for module XNOR2X1.
[11/21 12:56:02     30s] Keeping previous port order for module XNOR2X2.
[11/21 12:56:02     30s] Keeping previous port order for module XNOR2X4.
[11/21 12:56:02     30s] Keeping previous port order for module XNOR2XL.
[11/21 12:56:02     30s] Keeping previous port order for module XNOR3X2.
[11/21 12:56:02     30s] Keeping previous port order for module XNOR3X4.
[11/21 12:56:02     30s] Keeping previous port order for module XOR2X1.
[11/21 12:56:02     30s] Keeping previous port order for module XOR2X2.
[11/21 12:56:02     30s] Keeping previous port order for module XOR2X4.
[11/21 12:56:02     30s] Keeping previous port order for module XOR2XL.
[11/21 12:56:02     30s] Keeping previous port order for module XOR3X2.
[11/21 12:56:02     30s] Keeping previous port order for module XOR3X4.
[11/21 12:56:02     30s] Keeping previous port order for module PDIDGZ.
[11/21 12:56:02     30s] Keeping previous port order for module PDO04CDG.
[11/21 12:56:02     30s] Keeping previous port order for module PVDD1DGZ.
[11/21 12:56:02     30s] Keeping previous port order for module PVSS1DGZ.
[11/21 12:56:02     30s] Keeping previous port order for module pllclk.
[11/21 12:56:02     30s] Keeping previous port order for module ram_128x16A.
[11/21 12:56:02     30s] Keeping previous port order for module ram_256x16A.
[11/21 12:56:02     30s] Keeping previous port order for module rom_512x16A.
[11/21 12:56:02     30s] 
[11/21 12:56:02     30s] *** Memory Usage v#1 (Current mem = 1137.398M, initial mem = 476.027M) ***
[11/21 12:56:02     30s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=1137.4M) ***
[11/21 12:56:02     30s] % End Load netlist data ... (date=11/21 12:56:02, total cpu=0:00:00.1, real=0:00:01.0, peak res=637.4M, current mem=637.4M)
[11/21 12:56:02     30s] Set top cell to DTMF_CHIP.
[11/21 12:56:03     30s] Hooked 948 DB cells to tlib cells.
[11/21 12:56:03     30s] ** Removed 8 unused lib cells.
[11/21 12:56:03     30s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=651.7M, current mem=651.7M)
[11/21 12:56:03     30s] Starting recursive module instantiation check.
[11/21 12:56:03     30s] No recursion found.
[11/21 12:56:03     30s] Building hierarchical netlist for Cell DTMF_CHIP ...
[11/21 12:56:04     30s] *** Netlist is unique.
[11/21 12:56:04     30s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[11/21 12:56:04     30s] ** info: there are 985 modules.
[11/21 12:56:04     30s] ** info: there are 5632 stdCell insts.
[11/21 12:56:04     30s] ** info: there are 71 Pad insts.
[11/21 12:56:04     30s] ** info: there are 4 macros.
[11/21 12:56:04     30s] 
[11/21 12:56:04     30s] *** Memory Usage v#1 (Current mem = 1187.824M, initial mem = 476.027M) ***
[11/21 12:56:05     30s] *info: set bottom ioPad orient R0
[11/21 12:56:05     30s] Reading IO assignment file "/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/iofile/dtmf.io" ...
[11/21 12:56:05     30s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/21 12:56:05     30s] Type 'man IMPFP-3961' for more detail.
[11/21 12:56:05     30s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/21 12:56:05     30s] Type 'man IMPFP-3961' for more detail.
[11/21 12:56:05     30s] Horizontal Layer M1 offset = 560 (derived)
[11/21 12:56:05     30s] Vertical Layer M2 offset = 660 (derived)
[11/21 12:56:05     30s] Start create_tracks
[11/21 12:56:05     30s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/21 12:56:05     30s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/21 12:56:05     30s] Loading preference file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/gui.pref.tcl ...
[11/21 12:56:06     30s] ##  Process: 180           (User Set)               
[11/21 12:56:06     30s] ##     Node: (not set)                           
[11/21 12:56:06     30s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/21 12:56:06     30s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/21 12:56:06     30s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/21 12:56:06     30s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/21 12:56:06     30s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/21 12:56:06     30s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/21 12:56:06     30s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[11/21 12:56:06     30s] Type 'man IMPOPT-3602' for more detail.
[11/21 12:56:06     30s] Effort level <high> specified for reg2reg path_group
[11/21 12:56:06     30s] **WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
[11/21 12:56:06     30s] Type 'man IMPOPT-3602' for more detail.
[11/21 12:56:06     30s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/21 12:56:07     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 12:56:07     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 12:56:07     30s] Change floorplan default-technical-site to 'tsm3site'.
[11/21 12:56:08     31s] Extraction setup Delayed 
[11/21 12:56:08     31s] *Info: initialize multi-corner CTS.
[11/21 12:56:09     31s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=909.1M, current mem=666.7M)
[11/21 12:56:09     31s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/21 12:56:09     31s] 
[11/21 12:56:09     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/21 12:56:09     31s] Summary for sequential cells identification: 
[11/21 12:56:09     31s]   Identified SBFF number: 116
[11/21 12:56:09     31s]   Identified MBFF number: 0
[11/21 12:56:09     31s]   Identified SB Latch number: 0
[11/21 12:56:09     31s]   Identified MB Latch number: 0
[11/21 12:56:09     31s]   Not identified SBFF number: 24
[11/21 12:56:09     31s]   Not identified MBFF number: 0
[11/21 12:56:09     31s]   Not identified SB Latch number: 0
[11/21 12:56:09     31s]   Not identified MB Latch number: 0
[11/21 12:56:09     31s]   Number of sequential cells which are not FFs: 38
[11/21 12:56:09     31s] Total number of combinational cells: 266
[11/21 12:56:09     31s] Total number of sequential cells: 178
[11/21 12:56:09     31s] Total number of tristate cells: 18
[11/21 12:56:09     31s] Total number of level shifter cells: 0
[11/21 12:56:09     31s] Total number of power gating cells: 0
[11/21 12:56:09     31s] Total number of isolation cells: 0
[11/21 12:56:09     31s] Total number of power switch cells: 0
[11/21 12:56:09     31s] Total number of pulse generator cells: 0
[11/21 12:56:09     31s] Total number of always on buffers: 0
[11/21 12:56:09     31s] Total number of retention cells: 0
[11/21 12:56:09     31s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/21 12:56:09     31s] Total number of usable buffers: 18
[11/21 12:56:09     31s] List of unusable buffers:
[11/21 12:56:09     31s] Total number of unusable buffers: 0
[11/21 12:56:09     31s] List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/21 12:56:09     31s] Total number of usable inverters: 21
[11/21 12:56:09     31s] List of unusable inverters:
[11/21 12:56:09     31s] Total number of unusable inverters: 0
[11/21 12:56:09     31s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/21 12:56:09     31s] Total number of identified usable delay cells: 4
[11/21 12:56:09     31s] List of identified unusable delay cells:
[11/21 12:56:09     31s] Total number of identified unusable delay cells: 0
[11/21 12:56:09     31s] 
[11/21 12:56:09     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/21 12:56:09     31s] 
[11/21 12:56:09     31s] TimeStamp Deleting Cell Server Begin ...
[11/21 12:56:09     31s] 
[11/21 12:56:09     31s] TimeStamp Deleting Cell Server End ...
[11/21 12:56:10     31s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:01.0, peak res=914.4M, current mem=914.4M)
[11/21 12:56:10     31s] 
[11/21 12:56:10     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/21 12:56:10     31s] Summary for sequential cells identification: 
[11/21 12:56:10     31s]   Identified SBFF number: 116
[11/21 12:56:10     31s]   Identified MBFF number: 0
[11/21 12:56:10     31s]   Identified SB Latch number: 0
[11/21 12:56:10     31s]   Identified MB Latch number: 0
[11/21 12:56:10     31s]   Not identified SBFF number: 24
[11/21 12:56:10     31s]   Not identified MBFF number: 0
[11/21 12:56:10     31s]   Not identified SB Latch number: 0
[11/21 12:56:10     31s]   Not identified MB Latch number: 0
[11/21 12:56:10     31s]   Number of sequential cells which are not FFs: 38
[11/21 12:56:10     31s] 
[11/21 12:56:10     31s] Trim Metal Layers:
[11/21 12:56:10     31s]  Visiting view : dtmf_view_setup
[11/21 12:56:10     31s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[11/21 12:56:10     31s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 12:56:10     31s]  Visiting view : dtmf_view_hold
[11/21 12:56:10     31s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[11/21 12:56:10     31s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 12:56:10     31s] 
[11/21 12:56:10     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/21 12:56:10     31s] 
[11/21 12:56:10     31s] TimeStamp Deleting Cell Server Begin ...
[11/21 12:56:10     31s] 
[11/21 12:56:10     31s] TimeStamp Deleting Cell Server End ...
[11/21 12:56:10     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/21 12:56:10     31s] Type 'man IMPSYC-2' for more detail.
[11/21 12:56:10     31s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/21 12:56:10     31s] Type 'man IMPSYC-2' for more detail.
[11/21 12:56:10     31s] Reading floorplan file - /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.fp.gz (mem = 1434.8M).
[11/21 12:56:10     31s] % Begin Load floorplan data ... (date=11/21 12:56:10, mem=915.4M)
[11/21 12:56:13     31s] *info: reset 6376 existing net BottomPreferredLayer and AvoidDetour
[11/21 12:56:13     31s] Deleting old partition specification.
[11/21 12:56:13     31s] Set FPlanBox to (0 0 3023920 3024240)
[11/21 12:56:13     31s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/21 12:56:13     31s] Type 'man IMPFP-3961' for more detail.
[11/21 12:56:13     31s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/21 12:56:13     31s] Type 'man IMPFP-3961' for more detail.
[11/21 12:56:13     31s] Horizontal Layer M1 offset = 560 (derived)
[11/21 12:56:13     31s] Vertical Layer M2 offset = 660 (derived)
[11/21 12:56:13     31s] Start create_tracks
[11/21 12:56:13     31s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/21 12:56:13     31s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/21 12:56:14     31s]  ... processed partition successfully.
[11/21 12:56:14     31s] Reading binary special route file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.fp.spr.gz (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:51:33 2025, version: 1)
[11/21 12:56:14     31s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=907.2M, current mem=907.2M)
[11/21 12:56:15     31s] There are 71 io inst loaded
[11/21 12:56:15     31s] Extracting standard cell pins and blockage ...... 
[11/21 12:56:15     31s] Pin and blockage extraction finished
[11/21 12:56:16     31s] % End Load floorplan data ... (date=11/21 12:56:16, total cpu=0:00:00.1, real=0:00:06.0, peak res=915.4M, current mem=908.8M)
[11/21 12:56:16     31s] % Begin Load SymbolTable ... (date=11/21 12:56:16, mem=908.8M)
[11/21 12:56:16     31s] % End Load SymbolTable ... (date=11/21 12:56:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.9M, current mem=909.9M)
[11/21 12:56:16     31s] Loading place ...
[11/21 12:56:16     31s] % Begin Load placement data ... (date=11/21 12:56:16, mem=909.9M)
[11/21 12:56:16     31s] Reading placement file - /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.place.gz.
[11/21 12:56:17     31s] ** Reading stdCellPlacement_binary (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:51:33 2025, version# 2) ...
[11/21 12:56:17     31s] Read Views for adaptive view pruning ...
[11/21 12:56:17     31s] Read 0 views from Binary DB for adaptive view pruning
[11/21 12:56:17     31s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1436.8M) ***
[11/21 12:56:17     31s] Total net length = 2.570e+05 (1.227e+05 1.342e+05) (ext = 0.000e+00)
[11/21 12:56:17     31s] % End Load placement data ... (date=11/21 12:56:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=911.3M, current mem=911.3M)
[11/21 12:56:17     31s] Reading PG file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on       Thu Nov 20 17:51:33 2025)
[11/21 12:56:17     31s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1433.8M) ***
[11/21 12:56:17     31s] Reading congestion map file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.route.congmap.gz ...
[11/21 12:56:17     31s] % Begin Load routing data ... (date=11/21 12:56:17, mem=912.4M)
[11/21 12:56:18     31s] Reading routing file - /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.route.gz.
[11/21 12:56:18     31s] Suppress "**WARN ..." messages.
[11/21 12:56:18     31s] routingBox: (660 560) (3023460 3023440)
[11/21 12:56:18     31s] coreBox:    (670560 670880) (2353920 2354240)
[11/21 12:56:18     31s] Un-suppress "**WARN ..." messages.
[11/21 12:56:18     31s] Reading Innovus routing data (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:51:33 2025 Format: 20.1) ...
[11/21 12:56:18     31s] *** Total 6002 nets are successfully restored.
[11/21 12:56:18     31s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1443.1M) ***
[11/21 12:56:18     31s] % End Load routing data ... (date=11/21 12:56:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=922.2M, current mem=921.7M)
[11/21 12:56:18     31s] % Begin Load DEF data ... (date=11/21 12:56:18, mem=921.7M)
[11/21 12:56:18     31s] Reading DEF file '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.scandef.gz', current time is Fri Nov 21 12:56:18 2025 ...
[11/21 12:56:19     31s] --- DIVIDERCHAR '/'
[11/21 12:56:19     31s] --- UnitsPerDBU = 1.0000
[11/21 12:56:19     31s] 
[11/21 12:56:19     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/21 12:56:19     31s] Summary for sequential cells identification: 
[11/21 12:56:19     31s]   Identified SBFF number: 116
[11/21 12:56:19     31s]   Identified MBFF number: 0
[11/21 12:56:19     31s]   Identified SB Latch number: 0
[11/21 12:56:19     31s]   Identified MB Latch number: 0
[11/21 12:56:19     31s]   Not identified SBFF number: 24
[11/21 12:56:19     31s]   Not identified MBFF number: 0
[11/21 12:56:19     31s]   Not identified SB Latch number: 0
[11/21 12:56:19     31s]   Not identified MB Latch number: 0
[11/21 12:56:19     31s]   Number of sequential cells which are not FFs: 38
[11/21 12:56:19     31s]  Visiting view : dtmf_view_setup
[11/21 12:56:19     31s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[11/21 12:56:19     31s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 12:56:19     31s]  Visiting view : dtmf_view_hold
[11/21 12:56:19     31s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[11/21 12:56:19     31s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 12:56:19     31s] 
[11/21 12:56:19     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/21 12:56:19     31s] DEF file '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.scandef.gz' is parsed, current time is Fri Nov 21 12:56:19 2025.
[11/21 12:56:19     31s] % End Load DEF data ... (date=11/21 12:56:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=922.6M, current mem=922.6M)
[11/21 12:56:19     31s] TAT_INFO: restoreCongMap REAL = 2 : CPU = 0 : MEM = 0.
[11/21 12:56:19     31s] Reading property file /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/DTMF_CHIP.prop
[11/21 12:56:19     31s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1447.1M) ***
[11/21 12:56:20     32s] Set Default Input Pin Transition as 0.1 ps.
[11/21 12:56:22     32s] eee: readRCCornerMetaData, file read unsuccessful: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/extraction/extractionMetaData.gz
[11/21 12:56:22     32s] Extraction setup Started 
[11/21 12:56:22     32s] 
[11/21 12:56:22     32s] Trim Metal Layers:
[11/21 12:56:22     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/21 12:56:22     32s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/21 12:56:22     33s] Type 'man IMPEXT-6202' for more detail.
[11/21 12:56:22     33s] Reading Capacitance Table File /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl ...
[11/21 12:56:22     33s] Cap table was created using Encounter 10.10-s002_1.
[11/21 12:56:22     33s] Process name: t018s6mm.
[11/21 12:56:22     33s] Importing multi-corner RC tables ... 
[11/21 12:56:22     33s] Summary of Active RC-Corners : 
[11/21 12:56:22     33s]  
[11/21 12:56:22     33s]  Analysis View: dtmf_view_setup
[11/21 12:56:22     33s]     RC-Corner Name        : dtmf_rc_corner
[11/21 12:56:22     33s]     RC-Corner Index       : 0
[11/21 12:56:22     33s]     RC-Corner Temperature : 25 Celsius
[11/21 12:56:22     33s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl'
[11/21 12:56:22     33s]     RC-Corner PreRoute Res Factor         : 1
[11/21 12:56:22     33s]     RC-Corner PreRoute Cap Factor         : 1
[11/21 12:56:22     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/21 12:56:22     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/21 12:56:22     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/21 12:56:22     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/21 12:56:22     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/21 12:56:22     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/21 12:56:22     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/21 12:56:22     33s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/21 12:56:22     33s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/21 12:56:22     33s]  
[11/21 12:56:22     33s]  Analysis View: dtmf_view_hold
[11/21 12:56:22     33s]     RC-Corner Name        : dtmf_rc_corner
[11/21 12:56:22     33s]     RC-Corner Index       : 0
[11/21 12:56:22     33s]     RC-Corner Temperature : 25 Celsius
[11/21 12:56:22     33s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl'
[11/21 12:56:22     33s]     RC-Corner PreRoute Res Factor         : 1
[11/21 12:56:22     33s]     RC-Corner PreRoute Cap Factor         : 1
[11/21 12:56:22     33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/21 12:56:22     33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/21 12:56:22     33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/21 12:56:22     33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/21 12:56:22     33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/21 12:56:22     33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/21 12:56:22     33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/21 12:56:22     33s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/21 12:56:22     33s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/21 12:56:22     33s] 
[11/21 12:56:22     33s] Trim Metal Layers:
[11/21 12:56:22     33s] LayerId::1 widthSet size::4
[11/21 12:56:22     33s] LayerId::2 widthSet size::4
[11/21 12:56:22     33s] LayerId::3 widthSet size::4
[11/21 12:56:22     33s] LayerId::4 widthSet size::4
[11/21 12:56:22     33s] LayerId::5 widthSet size::4
[11/21 12:56:22     33s] LayerId::6 widthSet size::3
[11/21 12:56:22     33s] Updating RC grid for preRoute extraction ...
[11/21 12:56:22     33s] eee: pegSigSF::1.070000
[11/21 12:56:22     33s] Initializing multi-corner capacitance tables ... 
[11/21 12:56:22     33s] Initializing multi-corner resistance tables ...
[11/21 12:56:22     33s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 12:56:22     33s] eee: l::2 avDens::0.166975 usedTrk::2090.052582 availTrk::12517.171382 sigTrk::2090.052582
[11/21 12:56:22     33s] eee: l::3 avDens::0.155153 usedTrk::3174.073796 availTrk::20457.666632 sigTrk::3174.073796
[11/21 12:56:22     33s] eee: l::4 avDens::0.069112 usedTrk::1184.160814 availTrk::17133.874083 sigTrk::1184.160814
[11/21 12:56:22     33s] eee: l::5 avDens::0.036959 usedTrk::120.465278 availTrk::3259.390550 sigTrk::120.465278
[11/21 12:56:22     33s] eee: l::6 avDens::0.044150 usedTrk::244.467461 availTrk::5537.255712 sigTrk::244.467461
[11/21 12:56:23     33s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 12:56:23     33s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258192 uaWl=1.000000 uaWlH=0.183742 aWlH=0.000000 lMod=0 pMax=0.853600 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 12:56:23     33s] Start generating vias ..
[11/21 12:56:23     33s] #create default rule from bind_ndr_rule rule=0x7fb2f4d5c740 0x7fb2cc04d538
[11/21 12:56:23     33s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/21 12:56:23     33s] #Skip building auto via since it is not turned on.
[11/21 12:56:23     33s] Extracting standard cell pins and blockage ...... 
[11/21 12:56:23     33s] Pin and blockage extraction finished
[11/21 12:56:23     33s] Via generation completed.
[11/21 12:56:23     33s] % Begin Load power constraints ... (date=11/21 12:56:23, mem=926.5M)
[11/21 12:56:24     33s] % End Load power constraints ... (date=11/21 12:56:24, total cpu=0:00:00.1, real=0:00:01.0, peak res=933.1M, current mem=933.0M)
[11/21 12:56:28     33s] % Begin load AAE data ... (date=11/21 12:56:28, mem=974.6M)
[11/21 12:56:29     33s] AAE DB initialization (MEM=1539.37 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/21 12:56:29     33s] % End load AAE data ... (date=11/21 12:56:29, total cpu=0:00:00.5, real=0:00:01.0, peak res=981.7M, current mem=981.7M)
[11/21 12:56:29     33s] 
[11/21 12:56:29     33s] TimeStamp Deleting Cell Server Begin ...
[11/21 12:56:29     33s] 
[11/21 12:56:29     33s] TimeStamp Deleting Cell Server End ...
[11/21 12:56:29     33s] 
[11/21 12:56:29     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/21 12:56:29     33s] Summary for sequential cells identification: 
[11/21 12:56:29     33s]   Identified SBFF number: 116
[11/21 12:56:29     33s]   Identified MBFF number: 0
[11/21 12:56:29     33s]   Identified SB Latch number: 0
[11/21 12:56:29     33s]   Identified MB Latch number: 0
[11/21 12:56:29     33s]   Not identified SBFF number: 24
[11/21 12:56:29     33s]   Not identified MBFF number: 0
[11/21 12:56:29     33s]   Not identified SB Latch number: 0
[11/21 12:56:29     33s]   Not identified MB Latch number: 0
[11/21 12:56:29     33s]   Number of sequential cells which are not FFs: 38
[11/21 12:56:29     33s] Total number of combinational cells: 266
[11/21 12:56:29     33s] Total number of sequential cells: 178
[11/21 12:56:29     33s] Total number of tristate cells: 18
[11/21 12:56:29     33s] Total number of level shifter cells: 0
[11/21 12:56:29     33s] Total number of power gating cells: 0
[11/21 12:56:29     33s] Total number of isolation cells: 0
[11/21 12:56:29     33s] Total number of power switch cells: 0
[11/21 12:56:29     33s] Total number of pulse generator cells: 0
[11/21 12:56:29     33s] Total number of always on buffers: 0
[11/21 12:56:29     33s] Total number of retention cells: 0
[11/21 12:56:29     33s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/21 12:56:29     33s] Total number of usable buffers: 18
[11/21 12:56:29     33s] List of unusable buffers:
[11/21 12:56:29     33s] Total number of unusable buffers: 0
[11/21 12:56:29     33s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/21 12:56:29     33s] Total number of usable inverters: 18
[11/21 12:56:29     33s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[11/21 12:56:29     33s] Total number of unusable inverters: 3
[11/21 12:56:29     33s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/21 12:56:29     33s] Total number of identified usable delay cells: 4
[11/21 12:56:29     33s] List of identified unusable delay cells:
[11/21 12:56:29     33s] Total number of identified unusable delay cells: 0
[11/21 12:56:29     33s] 
[11/21 12:56:29     33s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/21 12:56:30     33s] 
[11/21 12:56:30     33s] TimeStamp Deleting Cell Server Begin ...
[11/21 12:56:30     33s] 
[11/21 12:56:30     33s] TimeStamp Deleting Cell Server End ...
[11/21 12:56:30     33s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[11/21 12:56:30     33s] timing_aocv_enable_gba_combine_launch_capture
[11/21 12:56:30     33s] timing_enable_backward_compatible_latch_thru_mt_mode
[11/21 12:56:30     33s] timing_enable_separate_device_slew_effect_sensitivities
[11/21 12:56:30     33s] % End load design ... (date=11/21 12:56:30, total cpu=0:00:06.2, real=0:00:36.0, peak res=1007.4M, current mem=982.0M)
[11/21 12:56:30     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/21 12:56:47     35s] invalid command name "win_off"
[11/21 12:56:51     35s] <CMD> win
[11/21 12:58:22     40s] <CMD> set_ccopt_property buffer_cells {CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL}
[11/21 12:58:22     40s] <CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL}
[11/21 12:58:58     43s] <CMD> set_ccopt_property * -help
[11/21 12:59:00     43s] Usage: set_ccopt_property * <value>:
[11/21 12:59:00     43s] add_driver_cell                                          add_exclusion_drivers
[11/21 12:59:00     43s] add_port_driver                                          add_port_driver_max_distance_from_port
[11/21 12:59:00     43s] add_port_driver_max_distance_from_port_rows              additional_buffer_depth
[11/21 12:59:00     43s] additional_buffer_depth_skew_group_fraction              adjacent_rows_legal
[11/21 12:59:00     43s] adjust_sink_grid_for_aspect_ratio                        allow_non_standard_inputs_clock_gate
[11/21 12:59:00     43s] annotated_delay_to                                       annotated_transition
[11/21 12:59:00     43s] auto_limit_insertion_delay_factor                        auto_limit_insertion_delay_factor_skew_group
[11/21 12:59:00     43s] auto_limit_insertion_delay_max_increment                 auto_limit_insertion_delay_max_increment_skew_group
[11/21 12:59:00     43s] balance_mode                                             blackbox_default_driver_base_pin
[11/21 12:59:00     43s] blackbox_default_load_base_pin                           buffer_cells
[11/21 12:59:00     43s] cannot_clone_reason                                      cannot_fix_pre_route
[11/21 12:59:00     43s] cannot_merge_reason                                      capacitance_override
[11/21 12:59:00     43s] case_analysis                                            ccopt_auto_limit_insertion_delay
[11/21 12:59:00     43s] ccopt_merge_clock_gates                                  ccopt_merge_clock_logic
[11/21 12:59:00     43s] ccopt_worst_chain_report_timing_too                      cell_density
[11/21 12:59:00     43s] cell_halo_mode                                           cell_halo_rows
[11/21 12:59:00     43s] cell_halo_sites                                          cell_halo_x
[11/21 12:59:00     43s] cell_halo_y                                              check_route_follows_guide
[11/21 12:59:00     43s] check_route_follows_guide_min_length                     clock_gate_buffering_location
[11/21 12:59:00     43s] clock_gate_movement_limit                                clock_gating_cells
[11/21 12:59:00     43s] clock_gating_depth                                       clock_gating_depth_top_down
[11/21 12:59:00     43s] clock_gating_only_optimize_above_flops                   clock_period
[11/21 12:59:00     43s] clock_source_cells                                       clock_tree
[11/21 12:59:00     43s] clock_tree_generator_sink_is_leaf                        clock_tree_source_group
[11/21 12:59:00     43s] clock_trees                                              clone_clock_gates
[11/21 12:59:00     43s] clone_clock_logic                                        cloning_inst_name_suffix
[11/21 12:59:00     43s] cloning_inst_name_suffix_source_group_assignment         compatibility_warning
[11/21 12:59:00     43s] consider_during_latency_update                           consider_power_management
[11/21 12:59:00     43s] constrains                                               def_lock_clock_sinks_after_routing
[11/21 12:59:00     43s] delay_cells                                              detailed_cell_warnings
[11/21 12:59:00     43s] effective_clock_halo_x                                   effective_clock_halo_x_source
[11/21 12:59:00     43s] effective_clock_halo_y                                   effective_clock_halo_y_source
[11/21 12:59:00     43s] effective_clock_period                                   effective_clock_period_sources
[11/21 12:59:00     43s] effective_sink_type                                      enable_all_views_for_io_latency_update
[11/21 12:59:00     43s] enable_nanoroute_layer_check_failure                     error_on_problematic_slew_violating_nets
[11/21 12:59:00     43s] error_on_problematic_slew_violating_nets_max_printout    exclusive_sinks_rank
[11/21 12:59:00     43s] exit_if_stage_delay_sigma_target_over_constrained        extract_balance_multi_source_clocks
[11/21 12:59:00     43s] extract_clock_generator_skew_group_name_prefix           extract_clock_generator_skew_groups
[11/21 12:59:00     43s] extract_clock_group_skew_group_name_prefix               extract_cts_case_analysis
[11/21 12:59:00     43s] extract_network_latency                                  extract_no_exclude_pins
[11/21 12:59:00     43s] extract_pin_insertion_delays                             extract_skew_group_sinks_at_clock_node_timing_endpoints
[11/21 12:59:00     43s] extract_source_latency                                   
[11/21 12:59:00     43s] extract_through_multi_output_cells_with_single_clock_output
[11/21 12:59:00     43s] extracted_from_clock_name                                extracted_from_constraint_mode_name
[11/21 12:59:00     43s] extracted_from_delay_corners                             
[11/21 12:59:00     43s] filter_cell_lists_for_frequency_dependent_max_cap_constraints
[11/21 12:59:00     43s] final_cell                                               flexible_htree
[11/21 12:59:00     43s] flexible_htree_placement_legalization_effort             force_clock_objects_to_propagated
[11/21 12:59:00     43s] force_clock_tree                                         force_update_io_latency
[11/21 12:59:00     43s] frequency_dependent_max_cap_usability_check_max_cap_fanout_factor
[11/21 12:59:00     43s] generated_by_sinks                                       htree_sinks
[11/21 12:59:00     43s] hv_balance                                               ideal_net
[11/21 12:59:00     43s] ignore_pins                                              ignore_problematic_skew_as_result_of_dont_touch_nets
[11/21 12:59:00     43s] image_directory                                          implicit_sink_type
[11/21 12:59:00     43s] include_source_latency                                   insertion_delay
[11/21 12:59:00     43s] inst_name_prefix                                         inverter_cells
[11/21 12:59:00     43s] inverting                                                is_genus_clock_gate
[11/21 12:59:00     43s] is_sdc_clock_root                                        isolated
[11/21 12:59:00     43s] layer_density                                            leaf_buffer_cells
[11/21 12:59:00     43s] leaf_inverter_cells                                      legalized_on_clock_spine
[11/21 12:59:00     43s] library_trace_through_to                                 load_capacitance_cells
[11/21 12:59:00     43s] lock_on_clock_spine                                      log_precision
[11/21 12:59:00     43s] log_special_case_cell_selections                         logic_cells
[11/21 12:59:00     43s] long_path_removal_cutoff_id                              long_path_removal_percentile
[11/21 12:59:00     43s] manage_power_management_illegalities                     max_buffer_depth
[11/21 12:59:00     43s] max_cell_height                                          max_clock_cell_count
[11/21 12:59:00     43s] max_driver_distance                                      max_fanout
[11/21 12:59:00     43s] max_root_distance                                        max_source_to_sink_net_length
[11/21 12:59:00     43s] max_source_to_sink_net_resistance                        maximum_insertion_delay
[11/21 12:59:00     43s] merge_clock_gates                                        merge_clock_logic
[11/21 12:59:00     43s] mixed_fanout_net_type                                    mode
[11/21 12:59:00     43s] move_clock_gates                                         move_logic
[11/21 12:59:00     43s] move_middle_cell_first_when_adding_wire_delay            net_name_prefix
[11/21 12:59:00     43s] net_type                                                 net_unbufferable
[11/21 12:59:00     43s] node_type                                                omit_symmetry
[11/21 12:59:00     43s] opt_ignore                                               original_names
[11/21 12:59:00     43s] override_minimum_max_trans_target                        override_minimum_skew_target
[11/21 12:59:00     43s] override_vias                                            override_zero_placeable_area
[11/21 12:59:00     43s] parents                                                  partition_boundary_inverting
[11/21 12:59:00     43s] partition_groups                                         pin
[11/21 12:59:00     43s] pin_capacitance_sources                                  pin_route_type
[11/21 12:59:00     43s] pin_target_max_trans                                     place_driver_in_center_of_fanout
[11/21 12:59:00     43s] post_conditioning                                        post_conditioning_enable_drv_fixing
[11/21 12:59:00     43s] post_conditioning_enable_drv_fixing_by_rebuffering       post_conditioning_enable_routing_eco
[11/21 12:59:00     43s] post_conditioning_enable_skew_fixing_by_rebuffering      power_weight
[11/21 12:59:00     43s] primary_delay_corner                                     primary_reporting_skew_groups
[11/21 12:59:00     43s] primary_reporting_skew_groups_log_min_max_sinks          pro_enable_drv_fixing_by_rebuffering
[11/21 12:59:00     43s] recluster_ignore_pins                                    remove_bufferlike_clock_logic
[11/21 12:59:00     43s] rename_clock_tree_nets                                   report_only_skew_group_with_target
[11/21 12:59:00     43s] report_only_timing_corners_associated_with_skew_groups   route_balancing_buffers_with_default_rule
[11/21 12:59:00     43s] route_type                                               route_type_autotrim
[11/21 12:59:00     43s] routing_override                                         routing_preferred_layer_effort
[11/21 12:59:00     43s] routing_top_fanout_count                                 routing_top_min_fanout
[11/21 12:59:00     43s] routing_top_transitive_fanout                            schedule
[11/21 12:59:00     43s] sink_grid                                                sink_grid_box
[11/21 12:59:00     43s] sink_grid_exclusion_zones                                sink_grid_sink_area
[11/21 12:59:00     43s] sink_instance_prefix                                     sink_type
[11/21 12:59:00     43s] sink_type_reasons                                        sinks
[11/21 12:59:00     43s] sinks_active                                             size_clock_gates
[11/21 12:59:00     43s] size_clock_source                                        size_logic
[11/21 12:59:00     43s] skew_band_size                                           skew_group_report_columns
[11/21 12:59:00     43s] skew_group_report_histogram_bin_size                     skew_groups_active
[11/21 12:59:00     43s] skew_groups_active_sink                                  skew_groups_constraining
[11/21 12:59:00     43s] skew_groups_constraining_sink                            skew_groups_ignore
[11/21 12:59:00     43s] skew_groups_sink                                         skew_groups_source_pin
[11/21 12:59:00     43s] skew_passes                                              skew_passes_ideal_mode
[11/21 12:59:00     43s] skew_passes_per_cluster                                  source_driver
[11/21 12:59:00     43s] source_group_clock_trees                                 source_input_max_trans
[11/21 12:59:00     43s] source_latency                                           source_max_capacitance
[11/21 12:59:00     43s] source_output_max_trans                                  source_pin
[11/21 12:59:00     43s] sources                                                  spec_config_create_reporting_only_skew_groups
[11/21 12:59:00     43s] stack_via_rule                                           stack_via_rule_required
[11/21 12:59:00     43s] stop_at_sdc_clock_roots                                  target_insertion_delay
[11/21 12:59:00     43s] target_insertion_delay_wire                              target_max_capacitance
[11/21 12:59:00     43s] target_max_stage_delay_sigma                             target_max_trans
[11/21 12:59:00     43s] target_max_trans_sdc                                     target_multi_corner_allowed_insertion_delay_increase
[11/21 12:59:00     43s] target_skew                                              target_skew_wire
[11/21 12:59:00     43s] timing_connectivity_based_skew_groups                    
[11/21 12:59:00     43s] timing_connectivity_based_skew_groups_balance_master_clocks
[11/21 12:59:00     43s] timing_connectivity_info                                 top_buffer_cells
[11/21 12:59:00     43s] top_inverter_cells                                       trace_bidi_as_input
[11/21 12:59:00     43s] trace_through_to                                         transitive_fanout
[11/21 12:59:00     43s] trunk_cell                                               trunk_override
[11/21 12:59:00     43s] update_io_latency                                        use_estimated_routes_during_final_implementation
[11/21 12:59:00     43s] use_inverters                                            use_macro_model_pin_cap_only
[11/21 12:59:00     43s] use_receiver_model_capacitance_for_drv                   useful_skew_clock_gate_movement_limit
[11/21 12:59:00     43s] useful_skew_implementation_cache_hold_slacks             useful_skew_max_delta
[11/21 12:59:00     43s] useful_skew_min_delta                                    useful_skew_post_implement_db
[11/21 12:59:00     43s] useful_skew_pre_implement_db                             virtual_delay
[11/21 12:59:00     43s] 
[11/21 12:59:00     43s] 
[11/21 12:59:00     43s] 
[11/21 13:02:14     71s] <CMD> help *sdc*
[11/21 13:02:15     71s] Multiple matches found:
[11/21 13:02:15     71s]       checkPartitionSdc
[11/21 13:02:15     71s]       get_sdc_mode
[11/21 13:02:15     71s]       timing_enable_sdc_compatible_data_check_mcp
[11/21 13:02:15     71s] 
[11/21 14:06:18    664s] ambiguous command name "get": getActiveLogicViewMode getAddRingMode getAddStripeMode getAllLayers getAnalysisMode getAnalyzeProtoMode getAttribute getBlackBoxArea getBondPad getBudgetingMode getBuildArch getCPFUserAttributes getCheckMode getClonePtnOrient getCmdLogFileName getCompressLevel getDbGetMode getDelayCalMode getDensityMapMode getDesignMode getDistributeHost getDrawView getEcoMode getEditMode getEndCapMode getExportMode getExtractRCMode getFPlanMode getFillerMode getFinishFPlanMode getFlipChipMode getGenerateViaMode getHierMode getIlmMode getIlmType getImportMode getInstPowerDomain getIntegRouteConstraint getIoFlowFlag getLatencyFile getLayerPreference getLogFileName getMLAppMode getMachineLearningMode getMetalFillSpacingTable getModuleView getMsvMode getMultiCpuUsage getNanoRouteMode getNetWeight getOaxMode getObjFPlanBoxList getObjFPlanPolygon getOptMode getPGNetResis getPGPinUseSignalRoute getPinAssignMode getPinConstraint getPinDensityMapMode getPlaceMode getPreference getPtnPinStatus getRailPrototypeMode getResizeFPlanMode getRouteMode getSIMode getScanReorderMode getSchedulingFile getSdpGroupAttribute getSdpMode getSignoffOptMode getSpecialNetResis getSrouteMode getStreamOutMode getTieHiLoMode getTimeLibFile getUsefulSkewMode getVersion getViaGenMode getWhatIfTimingAssertions getWhatIfTimingMode get_abstract_mode get_activity get_add_target_pg_mode get_aging_activity get_aging_analysis_mode get_analysis_view get_arcs get_capacitance_unit get_ccopt_clock_spines get_ccopt_clock_tree_capacitance get_ccopt_clock_tree_cells get_ccopt_clock_tree_nets get_ccopt_clock_tree_sinks get_ccopt_clock_tree_slew get_ccopt_clock_tree_source_groups get_ccopt_clock_trees get_ccopt_dag_traversal get_ccopt_delay_corner get_ccopt_effective_max_capacitance get_ccopt_flexible_htrees get_ccopt_preferred_cell_stripe get_ccopt_property get_ccopt_skew_group_delay get_ccopt_skew_group_path get_ccopt_skew_groups get_cells get_clock_network_objects get_clocks get_constant_for_timing get_constraint_mode get_ctd_win_id get_ctd_win_title get_dataflow_mode get_default_switching_activity get_delay_corner get_designs get_dynamic_power_simulation get_equivalent_cells get_generated_clocks get_glitch_threshold get_interactive_constraint_modes get_lib_arcs get_lib_cell_leakage_power get_lib_cells get_lib_clock_tree_path_delay get_lib_pg_pins get_lib_pins get_library_set get_libs get_macro_place_constraint get_message get_metal_fill_signoff_mode get_metric get_nets get_oa_default_rule_lib get_object_name get_op_cond get_path_groups get_pba_mode get_pg_nets get_pg_pins get_physical_info get_pins get_ports get_power get_power_analysis_mode get_propagated_clock get_property get_proto_design_mode get_proto_mode get_proto_model get_ptn_fplan_mode get_rc_corner get_reinforce_pg_mode get_resistance_unit get_sdc_mode get_signal_em_analysis_mode get_snap_grid_info get_socv_rc_variation_factor get_socv_reporting_nsigma_multiplier get_time_unit get_trace_obj_connectivity_mode get_verify_drc_mode get_via_pillars get_visible_nets get_waveform get_well_tap_mode getpid gets
[11/21 14:06:43    666s] <CMD> checkDesign
[11/21 14:06:43    666s] 
[11/21 14:06:43    666s] Usage: checkDesign [-help] {[-all [-danglingNet [highlight]]] | [[-io ] [-netlist [-danglingNet [highlight]]] [-physicalLibrary ] [-timingLibrary ] [-powerGround ] [-tieHiLo ] [-floorplan ] [-place ] [-spef ] [-assigns ]]} [[[-noText ] [-outdir <string>] [-browser ]] | [-noHtml [-outfile <string>]]]
[11/21 14:06:43    666s] 
[11/21 14:06:43    666s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "checkDesign".

[11/21 14:06:47    666s] <CMD> checkDesign -all
[11/21 14:06:47    666s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[11/21 14:06:47    666s] Creating directory checkDesign.
[11/21 14:06:47    666s] **WARN: (IMPREPO-205):	There are 12 Cells with missing PG PIN.
[11/21 14:06:47    666s] **WARN: (IMPREPO-211):	There are 1 Cells with missing Timing data.
[11/21 14:06:47    666s] OPERPROF: Starting checkPlace at level 1, MEM:1656.3M, EPOCH TIME: 1763714207.949160
[11/21 14:06:48    666s] # Init pin-track-align, new floorplan.
[11/21 14:06:48    666s] Processing tracks to init pin-track alignment.
[11/21 14:06:48    666s] z: 2, totalTracks: 1
[11/21 14:06:48    666s] z: 4, totalTracks: 1
[11/21 14:06:48    666s] z: 6, totalTracks: 1
[11/21 14:06:48    666s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 14:06:48    666s] All LLGs are deleted
[11/21 14:06:48    666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 14:06:48    666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 14:06:48    666s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1656.3M, EPOCH TIME: 1763714208.455794
[11/21 14:06:48    666s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.040, MEM:1656.3M, EPOCH TIME: 1763714208.496167
[11/21 14:06:48    666s] # Building DTMF_CHIP llgBox search-tree.
[11/21 14:06:48    666s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1656.3M, EPOCH TIME: 1763714208.510057
[11/21 14:06:48    666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 14:06:48    666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 14:06:48    666s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1656.3M, EPOCH TIME: 1763714208.513468
[11/21 14:06:48    666s] Max number of tech site patterns supported in site array is 256.
[11/21 14:06:48    666s] Core basic site is tsm3site
[11/21 14:06:48    666s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1656.3M, EPOCH TIME: 1763714208.716524
[11/21 14:06:48    666s] After signature check, allow fast init is false, keep pre-filter is false.
[11/21 14:06:48    666s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/21 14:06:48    666s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.038, MEM:1656.3M, EPOCH TIME: 1763714208.754775
[11/21 14:06:48    666s] Use non-trimmed site array because memory saving is not enough.
[11/21 14:06:48    666s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/21 14:06:48    666s] SiteArray: use 1,069,056 bytes
[11/21 14:06:48    666s] SiteArray: current memory after site array memory allocation 1657.3M
[11/21 14:06:48    666s] SiteArray: FP blocked sites are writable
[11/21 14:06:48    666s] Estimated cell power/ground rail width = 0.945 um
[11/21 14:06:48    666s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 14:06:48    666s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1657.3M, EPOCH TIME: 1763714208.769343
[11/21 14:06:48    666s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.024, MEM:1657.3M, EPOCH TIME: 1763714208.793778
[11/21 14:06:48    666s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/21 14:06:48    666s] Atter site array init, number of instance map data is 0.
[11/21 14:06:48    666s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.303, MEM:1657.3M, EPOCH TIME: 1763714208.816562
[11/21 14:06:48    666s] 
[11/21 14:06:48    666s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 14:06:48    666s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.371, MEM:1657.3M, EPOCH TIME: 1763714208.881120
[11/21 14:06:48    667s] Begin checking placement ... (start mem=1656.3M, init mem=1657.3M)
[11/21 14:06:48    667s] Begin checking exclusive groups violation ...
[11/21 14:06:48    667s] There are 0 groups to check, max #box is 0, total #box is 0
[11/21 14:06:48    667s] Finished checking exclusive groups violations. Found 0 Vio.
[11/21 14:06:48    667s] 
[11/21 14:06:48    667s] Running CheckPlace using 1 thread in normal mode...
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] ...checkPlace normal is done!
[11/21 14:06:49    667s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1657.3M, EPOCH TIME: 1763714209.061587
[11/21 14:06:49    667s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1657.3M, EPOCH TIME: 1763714209.064476
[11/21 14:06:49    667s] *info: Recommended don't use cell = 0           
[11/21 14:06:49    667s] *info: Placed = 5636           (Fixed = 4)
[11/21 14:06:49    667s] *info: Unplaced = 0           
[11/21 14:06:49    667s] Placement Density:48.59%(130129/267812)
[11/21 14:06:49    667s] Placement Density (including fixed std cells):48.59%(130129/267812)
[11/21 14:06:49    667s] All LLGs are deleted
[11/21 14:06:49    667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5800).
[11/21 14:06:49    667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 14:06:49    667s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1657.3M, EPOCH TIME: 1763714209.171796
[11/21 14:06:49    667s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1657.3M, EPOCH TIME: 1763714209.172862
[11/21 14:06:49    667s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 14:06:49    667s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 14:06:49    667s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:02.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=1657.3M)
[11/21 14:06:49    667s] OPERPROF: Finished checkPlace at level 1, CPU:0.210, REAL:1.229, MEM:1657.3M, EPOCH TIME: 1763714209.177891
[11/21 14:06:49    667s] Design: DTMF_CHIP
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] ------ Design Summary:
[11/21 14:06:49    667s] Total Standard Cell Number   (cells) : 5632
[11/21 14:06:49    667s] Total Block Cell Number      (cells) : 4
[11/21 14:06:49    667s] Total I/O Pad Cell Number    (cells) : 71
[11/21 14:06:49    667s] Total Standard Cell Area     ( um^2) : 130128.77
[11/21 14:06:49    667s] Total Block Cell Area        ( um^2) : 366346.56
[11/21 14:06:49    667s] Total I/O Pad Cell Area      ( um^2) : 850700.00
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] ------ Design Statistics:
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] Number of Instances            : 5707
[11/21 14:06:49    667s] Number of Non-uniquified Insts : 5693
[11/21 14:06:49    667s] Number of Nets                 : 6376
[11/21 14:06:49    667s] Average number of Pins per Net : 3.53
[11/21 14:06:49    667s] Maximum number of Pins in Net  : 395
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] ------ I/O Port summary
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] Number of Primary I/O Ports    : 57
[11/21 14:06:49    667s] Number of Input Ports          : 28
[11/21 14:06:49    667s] Number of Output Ports         : 29
[11/21 14:06:49    667s] Number of Bidirectional Ports  : 0
[11/21 14:06:49    667s] Number of Power/Ground Ports   : 0
[11/21 14:06:49    667s] Number of Floating Ports                     *: 0
[11/21 14:06:49    667s] Number of Ports Connected to Multiple Pads   *: 0
[11/21 14:06:49    667s] Number of Ports Connected to Core Instances   : 0
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] ------ Design Rule Checking:
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] Number of Output Pins connect to Power/Ground *: 0
[11/21 14:06:49    667s] Number of Insts with Input Pins tied together ?: 4
[11/21 14:06:49    667s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[11/21 14:06:49    667s] Number of Input/InOut Floating Pins            : 0
[11/21 14:06:49    667s] Number of Output Floating Pins                 : 0
[11/21 14:06:49    667s] Number of Output Term Marked TieHi/Lo         *: 0
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] **WARN: (IMPREPO-216):	There are 4 Instances with input pins tied together.
[11/21 14:06:49    667s] Number of nets with tri-state drivers          : 0
[11/21 14:06:49    667s] Number of nets with parallel drivers           : 0
[11/21 14:06:49    667s] Number of nets with multiple drivers           : 0
[11/21 14:06:49    667s] Number of nets with no driver (No FanIn)       : 0
[11/21 14:06:49    667s] Number of Output Floating nets (No FanOut)     : 271
[11/21 14:06:49    667s] Number of High Fanout nets (>50)               : 9
[11/21 14:06:49    667s] **WARN: (IMPREPO-227):	There are 9 High Fanout nets (>50).
[11/21 14:06:49    667s] **WARN: (IMPREPO-231):	Input netlist has a cell 'pllclk' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/21 14:06:49    667s] **WARN: (IMPREPO-231):	Input netlist has a cell 'ram_128x16A' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/21 14:06:49    667s] **WARN: (IMPREPO-231):	Input netlist has a cell 'rom_512x16A' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/21 14:06:49    667s] **WARN: (IMPREPO-231):	Input netlist has a cell 'ram_256x16A' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of dbGet top.insts.cell.name <the cell> -p2
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] # Number of cells of input netlist marked dont_use = 4.
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] Checking for any assigns in the netlist...
[11/21 14:06:49    667s] Assigns in module spi
[11/21 14:06:49    667s]   spi_sr_1 spi_sr[1]
[11/21 14:06:49    667s]   spi_sr_4 spi_sr[4]
[11/21 14:06:49    667s]   present_state_2 present_state[2]
[11/21 14:06:49    667s]   BG_scan_out dout[7]
[11/21 14:06:49    667s] Assigns in module arb
[11/21 14:06:49    667s]   present_state_2 present_state[2]
[11/21 14:06:49    667s]   tdsp_grant FE_RN_1
[11/21 14:06:49    667s] Assigns in module dma
[11/21 14:06:49    667s]   BG_scan_out as
[11/21 14:06:49    667s] Assigns in module tdsp_core_mach
[11/21 14:06:49    667s]   tdsp_state_1 tdsp_state[1]
[11/21 14:06:49    667s]   tdsp_state_0 tdsp_state[0]
[11/21 14:06:49    667s]   phi_6 BG_scan_out
[11/21 14:06:49    667s] Assigns in module prog_bus_mach
[11/21 14:06:49    667s]   address[8] addrs_in[8]
[11/21 14:06:49    667s]   address[7] addrs_in[7]
[11/21 14:06:49    667s]   address[6] addrs_in[6]
[11/21 14:06:49    667s]   address[5] addrs_in[5]
[11/21 14:06:49    667s]   address[4] addrs_in[4]
[11/21 14:06:49    667s]   address[3] addrs_in[3]
[11/21 14:06:49    667s]   address[2] addrs_in[2]
[11/21 14:06:49    667s]   address[1] addrs_in[1]
[11/21 14:06:49    667s]   address[0] addrs_in[0]
[11/21 14:06:49    667s]   BG_scan_out write_h
[11/21 14:06:49    667s] Assigns in module port_bus_mach
[11/21 14:06:49    667s]   present_state_1 present_state[1]
[11/21 14:06:49    667s]   pad_data_out[15] data_in[15]
[11/21 14:06:49    667s]   pad_data_out[14] data_in[14]
[11/21 14:06:49    667s]   pad_data_out[13] data_in[13]
[11/21 14:06:49    667s]   pad_data_out[11] data_in[11]
[11/21 14:06:49    667s]   pad_data_out[10] data_in[10]
[11/21 14:06:49    667s]   pad_data_out[9] data_in[9]
[11/21 14:06:49    667s]   pad_data_out[8] data_in[8]
[11/21 14:06:49    667s]   pad_data_out[7] data_in[7]
[11/21 14:06:49    667s]   pad_data_out[6] data_in[6]
[11/21 14:06:49    667s]   pad_data_out[5] data_in[5]
[11/21 14:06:49    667s]   pad_data_out[4] data_in[4]
[11/21 14:06:49    667s]   pad_data_out[3] data_in[3]
[11/21 14:06:49    667s]   pad_data_out[2] data_in[2]
[11/21 14:06:49    667s]   pad_data_out[1] data_in[1]
[11/21 14:06:49    667s]   pad_data_out[0] data_in[0]
[11/21 14:06:49    667s]   address[2] addrs_in[2]
[11/21 14:06:49    667s]   address[1] addrs_in[1]
[11/21 14:06:49    667s]   address[0] addrs_in[0]
[11/21 14:06:49    667s]   BG_scan_out write_h
[11/21 14:06:49    667s] Assigns in module accum_stat
[11/21 14:06:49    667s]   lz accum[31]
[11/21 14:06:49    667s] Assigns in module execute_i
[11/21 14:06:49    667s]   BG_scan_out ar1[15]
[11/21 14:06:49    667s] Assigns in module tdsp_core_glue
[11/21 14:06:49    667s]   FE_RN_1 data_out[15]
[11/21 14:06:49    667s]   FE_RN_2 data_out[14]
[11/21 14:06:49    667s]   FE_RN_3 data_out[13]
[11/21 14:06:49    667s]   FE_RN_4 data_out[12]
[11/21 14:06:49    667s]   FE_RN_5 data_out[11]
[11/21 14:06:49    667s]   FE_RN_6 data_out[10]
[11/21 14:06:49    667s]   FE_RN_7 data_out[9]
[11/21 14:06:49    667s]   FE_RN_8 data_out[8]
[11/21 14:06:49    667s]   FE_RN_9 data_out[7]
[11/21 14:06:49    667s]   FE_RN_10 data_out[6]
[11/21 14:06:49    667s]   FE_RN_11 data_out[5]
[11/21 14:06:49    667s]   FE_RN_12 data_out[4]
[11/21 14:06:49    667s]   FE_RN_13 data_out[3]
[11/21 14:06:49    667s]   FE_RN_14 data_out[2]
[11/21 14:06:49    667s]   FE_RN_15 data_out[1]
[11/21 14:06:49    667s]   FE_RN_16 data_out[0]
[11/21 14:06:49    667s]   FE_RN_17 ir[10]
[11/21 14:06:49    667s]   FE_RN_18 ir[9]
[11/21 14:06:49    667s]   FE_RN_19 ir[8]
[11/21 14:06:49    667s] Assigns in module data_bus_mach
[11/21 14:06:49    667s]   present_state_2 present_state[2]
[11/21 14:06:49    667s]   present_state_0 present_state[0]
[11/21 14:06:49    667s]   pad_data_out[15] data_in[15]
[11/21 14:06:49    667s]   pad_data_out[14] data_in[14]
[11/21 14:06:49    667s]   pad_data_out[13] data_in[13]
[11/21 14:06:49    667s]   pad_data_out[12] data_in[12]
[11/21 14:06:49    667s]   pad_data_out[11] data_in[11]
[11/21 14:06:49    667s]   pad_data_out[10] data_in[10]
[11/21 14:06:49    667s]   pad_data_out[9] data_in[9]
[11/21 14:06:49    667s]   pad_data_out[8] data_in[8]
[11/21 14:06:49    667s]   pad_data_out[7] data_in[7]
[11/21 14:06:49    667s]   pad_data_out[6] data_in[6]
[11/21 14:06:49    667s]   pad_data_out[5] data_in[5]
[11/21 14:06:49    667s]   pad_data_out[4] data_in[4]
[11/21 14:06:49    667s]   pad_data_out[3] data_in[3]
[11/21 14:06:49    667s]   pad_data_out[2] data_in[2]
[11/21 14:06:49    667s]   pad_data_out[1] data_in[1]
[11/21 14:06:49    667s]   pad_data_out[0] data_in[0]
[11/21 14:06:49    667s]   address[6] addrs_in[6]
[11/21 14:06:49    667s]   address[5] addrs_in[5]
[11/21 14:06:49    667s]   address[4] addrs_in[4]
[11/21 14:06:49    667s]   address[3] addrs_in[3]
[11/21 14:06:49    667s]   address[2] addrs_in[2]
[11/21 14:06:49    667s]   address[1] addrs_in[1]
[11/21 14:06:49    667s]   address[0] addrs_in[0]
[11/21 14:06:49    667s]   address[7] addrs_in[7]
[11/21 14:06:49    667s]   BG_scan_out bus_request
[11/21 14:06:49    667s] Assigns in module tdsp_core
[11/21 14:06:49    667s]   top_7 top[7]
[11/21 14:06:49    667s]   port_data_out_15 port_data_out[15]
[11/21 14:06:49    667s]   ar1_10 ar1[10]
[11/21 14:06:49    667s]   p_data_out_15 p_data_out[15]
[11/21 14:06:49    667s]   p_data_out_14 p_data_out[14]
[11/21 14:06:49    667s] Assigns in module tdsp_ds_cs
[11/21 14:06:49    667s]   FE_RN_1 address[6]
[11/21 14:06:49    667s]   FE_RN_2 address[5]
[11/21 14:06:49    667s]   FE_RN_3 address[4]
[11/21 14:06:49    667s]   t_address_ds[3] address[3]
[11/21 14:06:49    667s]   t_address_ds[2] address[2]
[11/21 14:06:49    667s]   t_address_ds[1] address[1]
[11/21 14:06:49    667s]   t_address_ds[0] address[0]
[11/21 14:06:49    667s] Assigns in module results_conv
[11/21 14:06:49    667s]   low_mag_1 low_mag[1]
[11/21 14:06:49    667s]   out_p1_0 out_p1[0]
[11/21 14:06:49    667s]   BG_scan_out dout[7]
[11/21 14:06:49    667s]   No assigns found.
[11/21 14:06:49    667s] Checking routing tracks.....
[11/21 14:06:49    667s] Checking other grids.....
[11/21 14:06:49    667s] Checking routing blockage.....
[11/21 14:06:49    667s] Checking components.....
[11/21 14:06:49    667s] Checking constraints (guide/region/fence).....
[11/21 14:06:49    667s] Checking groups.....
[11/21 14:06:49    667s] Checking Ptn Core Box.....
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] Checking Preroutes.....
[11/21 14:06:49    667s] No. of regular pre-routes not on tracks : 0 
[11/21 14:06:49    667s]  Design check done.
[11/21 14:06:49    667s] Report saved in file checkDesign/DTMF_CHIP.main.htm.ascii
[11/21 14:06:49    667s] 
[11/21 14:06:49    667s] *** Summary of all messages that are not suppressed in this session:
[11/21 14:06:49    667s] Severity  ID               Count  Summary                                  
[11/21 14:06:49    667s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[11/21 14:06:49    667s] WARNING   IMPREPO-231          4  Input netlist has a cell '%s' which is m...
[11/21 14:06:49    667s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[11/21 14:06:49    667s] WARNING   IMPREPO-211          1  There are %d Cells with missing Timing d...
[11/21 14:06:49    667s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[11/21 14:06:49    667s] *** Message Summary: 8 warning(s), 0 error(s)
[11/21 14:06:49    667s] 
[11/21 14:09:01    680s] <CMD> get_library_set 
[11/21 14:09:01    680s] 
[11/21 14:09:01    680s] Usage: get_library_set [-help] <libSetName> {-timing | -si | -aocv | -socv }
[11/21 14:09:01    680s] 
[11/21 14:09:01    680s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "MMMC::get_library_set".

[11/21 14:09:13    681s] <CMD> get_lib_clock_tree_path_delay
[11/21 14:09:13    681s] 
[11/21 14:09:13    681s] Usage: get_lib_clock_tree_path_delay [-help] -base_pin <term> [-delay_type {max min}] [-edge {rise fall}]
[11/21 14:09:13    681s]                                      [-mode <string>] [-power_domain <pd>] -transition <float>
[11/21 14:09:13    681s]                                      -view <analysis_view>
[11/21 14:09:13    681s] 
[11/21 14:09:13    681s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "get_lib_clock_tree_path_delay".
Usage: get_lib_clock_tree_path_delay **unknown**
[11/21 14:09:25    682s] <CMD> get_lib_clock_tree_path_delay *
[11/21 14:09:25    682s] 
[11/21 14:09:25    682s] Usage: get_lib_clock_tree_path_delay [-help] -base_pin <term> [-delay_type {max min}] [-edge {rise fall}]
[11/21 14:09:25    682s]                                      [-mode <string>] [-power_domain <pd>] -transition <float>
[11/21 14:09:25    682s]                                      -view <analysis_view>
[11/21 14:09:25    682s] 
[11/21 14:09:25    682s] **ERROR: (IMPTCM-48):	"*" is not a legal option for command "get_lib_clock_tree_path_delay". Either the current option or an option prior to it is not specified correctly.
Usage: get_lib_clock_tree_path_delay **unknown**
[11/21 14:09:36    683s] <CMD> get_lib_clock_tree_path_delay -view setup
[11/21 14:09:36    683s] **ERROR: (IMPTCM-162):	"setup" does not match any object in design for specified type "analysis_view " object in command "get_lib_clock_tree_path_delay".

[11/21 14:09:36    683s] Usage: get_lib_clock_tree_path_delay [-help] -base_pin <term> [-delay_type {max min}] [-edge {rise fall}]
[11/21 14:09:36    683s]                                      [-mode <string>] [-power_domain <pd>] -transition <float>
[11/21 14:09:36    683s]                                      -view <analysis_view>
[11/21 14:09:36    683s] 
[11/21 14:09:36    683s] **ERROR: (IMPTCM-4):	The value "setup" specified for the object type of argument "-view" is not a valid object. Review the command specification and remove the argument or specify a legal value.
Usage: get_lib_clock_tree_path_delay **unknown**
[11/21 14:09:58    686s] <CMD> get_time_unit 
[11/21 14:10:07    687s] <CMD> get_op_cond
[11/21 14:10:07    687s] 
[11/21 14:10:07    687s] Usage: get_op_cond [-help] <virtualOpcondName> {-library_file  | -P  | -V  | -T  }
[11/21 14:10:07    687s] 
[11/21 14:10:07    687s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "MMMC::get_op_cond".

[11/21 14:10:19    688s] <CMD> get_op_cond -library_file 
[11/21 14:10:19    688s] 
[11/21 14:10:19    688s] Usage: get_op_cond [-help] <virtualOpcondName> {-library_file  | -P  | -V  | -T  }
[11/21 14:10:19    688s] 
[11/21 14:10:19    688s] **ERROR: (IMPTCM-46):	Argument "<virtualOpcondName>" is required for command "get_op_cond", either this option is not specified or an option prior to it is not specified correctly.

[11/21 14:10:27    688s] <CMD> man get_op_cond
[11/21 14:11:32    692s] <CMD> get_op_cond -library_file slow.lib
[11/21 14:12:20    696s] <CMD> get_op_cond -library_file dtmf_lib_min
[11/21 14:12:25    696s] <CMD> get_op_cond -library_file ../lib/pllclk_fast.lib
[11/21 14:12:33    697s] <CMD> get_op_cond -help 
[11/21 14:12:33    697s] 
[11/21 14:12:33    697s] Usage: get_op_cond [-help] <virtualOpcondName> {-library_file  | -P  | -V  | -T  }
[11/21 14:12:33    697s] 
[11/21 14:12:33    697s] -help                   # Prints out the command usage
[11/21 14:12:33    697s] <virtualOpcondName>     # Name of the operating condition to query (string, required)
[11/21 14:12:33    697s] -P                      # Returns the process value for the operating condition (bool, optional)
[11/21 14:12:33    697s] -T                      # Returns the temperature value for the operating condition (bool, optional)
[11/21 14:12:33    697s] -V                      # Returns the voltage value for the operating condition (bool, optional)
[11/21 14:12:33    697s] -library_file           # Name of library file (bool, optional)
[11/21 14:12:33    697s] 
[11/21 14:12:33    697s] 
[11/21 14:13:09    700s] <CMD> get_op_cond -library_file {../lib/pllclk_fast.lib | -P | -V | -T}
[11/21 14:13:41    704s] 
[11/21 14:13:41    704s] Usage: get_designs [-help] <patterns> [-quiet]
[11/21 14:13:41    704s] 
[11/21 14:13:41    704s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "CTE::get_designs".

[11/21 14:13:50    705s] 
[11/21 14:13:50    705s] Usage: get_designs [-help] <patterns> [-quiet]
[11/21 14:13:50    705s] 
[11/21 14:13:50    705s] -help                # Prints out the command usage
[11/21 14:13:50    705s] <patterns>           # Patterns for module names. Patterns include the * and ? wildcard characters and collections
[11/21 14:13:50    705s]                      # of modules (string, required)
[11/21 14:13:50    705s] -quiet               # Suppresses all error and warning messages generated when the get_design command is run
[11/21 14:13:50    705s]                      # (bool, optional)
[11/21 14:13:50    705s] 
[11/21 14:13:50    705s] 
[11/21 14:14:07    707s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'dtmf'
[11/21 14:14:07    707s] **ERROR: (TCLCMD-917):	Cannot find 'modules' that match 'dtmf'
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[11/21 14:14:25    709s] **ERROR: (TCLCMD-917):	Cannot find 'path groups' that match '*'
<CMD> get_global init_verilog
[11/21 14:16:04    718s] invalid command name "report_constraint_mode"
[11/21 14:16:15    719s] <CMD> report_analysis_coverage 
[11/21 14:16:16    719s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 14:16:16    719s] #################################################################################
[11/21 14:16:16    719s] # Design Stage: PreRoute
[11/21 14:16:16    719s] # Design Name: DTMF_CHIP
[11/21 14:16:16    719s] # Design Mode: 180nm
[11/21 14:16:16    719s] # Analysis Mode: MMMC Non-OCV 
[11/21 14:16:16    719s] # Parasitics Mode: No SPEF/RCDB 
[11/21 14:16:16    719s] # Signoff Settings: SI Off 
[11/21 14:16:16    719s] #################################################################################
[11/21 14:16:16    719s] Extraction called for design 'DTMF_CHIP' of instances=5707 and nets=6376 using extraction engine 'preRoute' .
[11/21 14:16:16    719s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 14:16:16    719s] RC Extraction called in multi-corner(1) mode.
[11/21 14:16:16    719s] RCMode: PreRoute
[11/21 14:16:16    719s]       RC Corner Indexes            0   
[11/21 14:16:16    719s] Capacitance Scaling Factor   : 1.00000 
[11/21 14:16:16    719s] Resistance Scaling Factor    : 1.00000 
[11/21 14:16:16    719s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 14:16:16    719s] Clock Res. Scaling Factor    : 1.00000 
[11/21 14:16:16    719s] Shrink Factor                : 1.00000
[11/21 14:16:16    719s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 14:16:16    719s] Using capacitance table file ...
[11/21 14:16:16    719s] 
[11/21 14:16:16    719s] Trim Metal Layers:
[11/21 14:16:16    719s] LayerId::1 widthSet size::4
[11/21 14:16:16    719s] LayerId::2 widthSet size::4
[11/21 14:16:16    719s] LayerId::3 widthSet size::4
[11/21 14:16:16    719s] LayerId::4 widthSet size::4
[11/21 14:16:16    719s] LayerId::5 widthSet size::4
[11/21 14:16:16    719s] LayerId::6 widthSet size::3
[11/21 14:16:16    719s] Updating RC grid for preRoute extraction ...
[11/21 14:16:16    719s] eee: pegSigSF::1.070000
[11/21 14:16:16    719s] Initializing multi-corner capacitance tables ... 
[11/21 14:16:16    719s] Initializing multi-corner resistance tables ...
[11/21 14:16:16    719s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 14:16:16    719s] eee: l::2 avDens::0.166975 usedTrk::2090.052582 availTrk::12517.171382 sigTrk::2090.052582
[11/21 14:16:16    719s] eee: l::3 avDens::0.155153 usedTrk::3174.073796 availTrk::20457.666632 sigTrk::3174.073796
[11/21 14:16:16    719s] eee: l::4 avDens::0.069112 usedTrk::1184.160814 availTrk::17133.874083 sigTrk::1184.160814
[11/21 14:16:16    719s] eee: l::5 avDens::0.036959 usedTrk::120.465278 availTrk::3259.390550 sigTrk::120.465278
[11/21 14:16:16    719s] eee: l::6 avDens::0.044150 usedTrk::244.467461 availTrk::5537.255712 sigTrk::244.467461
[11/21 14:16:16    719s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 14:16:16    719s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258192 uaWl=1.000000 uaWlH=0.183742 aWlH=0.000000 lMod=0 pMax=0.853600 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 14:16:16    719s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1659.289M)
[11/21 14:16:17    720s] Calculate delays in BcWc mode...
[11/21 14:16:17    720s] Topological Sorting (REAL = 0:00:00.0, MEM = 1723.7M, InitMEM = 1722.7M)
[11/21 14:16:17    720s] Start delay calculation (fullDC) (1 T). (MEM=1723.66)
[11/21 14:16:17    720s] AAE_INFO: Cdb files are: 
[11/21 14:16:17    720s]  	/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.cdb
[11/21 14:16:17    720s] 	/home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.cdb
[11/21 14:16:17    720s]  
[11/21 14:16:17    720s] Start AAE Lib Loading. (MEM=1735.18)
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/21 14:16:18    720s] Type 'man IMPESI-3311' for more detail.
[11/21 14:16:18    720s] End AAE Lib Loading. (MEM=1854.31 CPU=0:00:00.7 Real=0:00:01.0)
[11/21 14:16:18    720s] End AAE Lib Interpolated Model. (MEM=1854.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 14:16:19    720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 14:16:19    720s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 14:16:19    720s] To increase the message display limit, refer to the product command reference manual.
[11/21 14:16:20    721s] Total number of fetched objects 6245
[11/21 14:16:20    721s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 14:16:20    721s] End delay calculation. (MEM=1927.61 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 14:16:20    721s] End delay calculation (fullDC). (MEM=1891 CPU=0:00:01.7 REAL=0:00:03.0)
[11/21 14:16:21    721s] *** CDM Built up (cpu=0:00:02.0  real=0:00:05.0  mem= 1891.0M) ***
[11/21 14:16:55    724s] <CMD> report_annotated_check 
[11/21 14:17:05    725s] <CMD> report_annotated_delay 
[11/21 14:17:39    729s] <CMD> report_annotated_parasitics
[11/21 14:17:39    729s] **WARN: (IMPEXT-6165):	Command report_annotated_parasitics is issued before the parasitic data is made available. Parasitic annotation summary will be reported with zero parasitic data. Load the parasitic data for correct annotation report before issuing report_annotated_parasitics.
[11/21 14:17:39    729s] ####################################################################
[11/21 14:17:39    729s] # report_annotated_parasitics: Fri Nov 21 14:17:39 2025
[11/21 14:17:39    729s] #   view: dtmf_view_setup
[11/21 14:17:39    729s] #   -list_not_annotated
[11/21 14:17:39    729s] ####################################################################
[11/21 14:17:39    729s] #
[11/21 14:17:39    729s] # list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]
[11/21 14:17:39    729s] # unit: pF, Ohm
[11/21 14:17:39    729s] 
[11/21 14:17:39    729s] # Summary of Annotated Parasitics:
[11/21 14:17:39    729s] +------------------------------------------------------------------------------+
[11/21 14:17:39    729s] |    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |
[11/21 14:17:39    729s] +---------------------+------------+---------------------+---------------------+
[11/21 14:17:39    729s] | total               |       6374 |          0  0.00%   |       6374 100.00%   |
[11/21 14:17:39    729s] +---------------------+------------+---------------------+---------------------+
[11/21 14:17:39    729s] | assign (*)          |        103 |          0  0.00%   |        103 100.00%   |
[11/21 14:17:39    729s] | 0-term:floating (*) |        271 |          0  0.00%   |        271 100.00%   |
[11/21 14:17:39    729s] | real net (complete) |       6000 |          0  0.00%   |       6000 100.00%   |
[11/21 14:17:39    729s] | real net (broken)   |          0 |          0  0.00%   |          0  0.00%   |
[11/21 14:17:39    729s] | zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |
[11/21 14:17:39    729s] +------------------------------------------------------------------------------+
[11/21 14:17:39    729s] Note for Net Types marked "(*)":  Such nets are never timed, but reported here for informational purpose.
[11/21 14:17:39    729s] 
[11/21 14:17:39    729s] +-----------------------------------------------------------------+
[11/21 14:17:39    729s] | Annotated |    Res ( Ohm)   |    Cap (pF)     |    XCap (pF)    |
[11/21 14:17:39    729s] +-----------+-----------------+-----------------+-----------------+
[11/21 14:17:39    729s] | Count     |             0   |             0   |             0   |
[11/21 14:17:39    729s] | Value     |        0.0000   |        0.0000   |        0.0000   |
[11/21 14:17:39    729s] +-----------------------------------------------------------------+
[11/21 14:18:07    731s] <CMD> report_annotations
[11/21 14:18:07    731s] **WARN: (TCLCMD-1131):	'Command 'report_annotations' is obsolete and has been replaced with 'report_annotated_parasitics' and 'report_annotated_delay'. The obsolete command still works in this release, but to avoid this warning, and to ensure compatibility with future releases, update your scripts to use 'report_annotated_parasitics' and 'report_annotated_delay''
[11/21 14:18:13    732s] <CMD> report_annotated_parasitics
[11/21 14:18:13    732s] **WARN: (IMPEXT-6165):	Command report_annotated_parasitics is issued before the parasitic data is made available. Parasitic annotation summary will be reported with zero parasitic data. Load the parasitic data for correct annotation report before issuing report_annotated_parasitics.
[11/21 14:18:13    732s] ####################################################################
[11/21 14:18:13    732s] # report_annotated_parasitics: Fri Nov 21 14:18:13 2025
[11/21 14:18:13    732s] #   view: dtmf_view_setup
[11/21 14:18:13    732s] #   -list_not_annotated
[11/21 14:18:13    732s] ####################################################################
[11/21 14:18:13    732s] #
[11/21 14:18:13    732s] # list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]
[11/21 14:18:13    732s] # unit: pF, Ohm
[11/21 14:18:13    732s] 
[11/21 14:18:13    732s] # Summary of Annotated Parasitics:
[11/21 14:18:13    732s] +------------------------------------------------------------------------------+
[11/21 14:18:13    732s] |    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |
[11/21 14:18:13    732s] +---------------------+------------+---------------------+---------------------+
[11/21 14:18:13    732s] | total               |       6374 |          0  0.00%   |       6374 100.00%   |
[11/21 14:18:13    732s] +---------------------+------------+---------------------+---------------------+
[11/21 14:18:13    732s] | assign (*)          |        103 |          0  0.00%   |        103 100.00%   |
[11/21 14:18:13    732s] | 0-term:floating (*) |        271 |          0  0.00%   |        271 100.00%   |
[11/21 14:18:13    732s] | real net (complete) |       6000 |          0  0.00%   |       6000 100.00%   |
[11/21 14:18:13    732s] | real net (broken)   |          0 |          0  0.00%   |          0  0.00%   |
[11/21 14:18:13    732s] | zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |
[11/21 14:18:13    732s] +------------------------------------------------------------------------------+
[11/21 14:18:13    732s] Note for Net Types marked "(*)":  Such nets are never timed, but reported here for informational purpose.
[11/21 14:18:13    732s] 
[11/21 14:18:13    732s] +-----------------------------------------------------------------+
[11/21 14:18:13    732s] | Annotated |    Res ( Ohm)   |    Cap (pF)     |    XCap (pF)    |
[11/21 14:18:13    732s] +-----------+-----------------+-----------------+-----------------+
[11/21 14:18:13    732s] | Count     |             0   |             0   |             0   |
[11/21 14:18:13    732s] | Value     |        0.0000   |        0.0000   |        0.0000   |
[11/21 14:18:13    732s] +-----------------------------------------------------------------+
[11/21 14:18:26    733s] <CMD> report_cell_stack_area
[11/21 14:18:26    733s] *INFO: Stack area definition information is reported to file 'cell_stack_area.rpt'
[11/21 14:18:55    736s] <CMD> report_analysis_summary 
[11/21 14:19:15    737s] <CMD> report_cppr
[11/21 14:19:15    737s] 
[11/21 14:19:15    737s] Usage: report_cppr [-help]
[11/21 14:19:15    737s]                    [-check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew no_change_setup no_change_hold time_borrow}]
[11/21 14:19:15    737s]                    -from <pin_or_port> [-from_clock <clkname>] -to <pin_or_port> [-to_clock <clkname>]
[11/21 14:19:15    737s]                    [-view <view_name>] [ [ > | >> ] ] [-early  | -late ]
[11/21 14:19:15    737s] 
[11/21 14:19:15    737s] **ERROR: (IMPTCM-46):	Argument "-from" is required for command "report_cppr", either this option is not specified or an option prior to it is not specified correctly.

[11/21 14:19:23    738s] <CMD> report_cppr -help 
[11/21 14:19:23    738s] 
[11/21 14:19:23    738s] Usage: report_cppr [-help]
[11/21 14:19:23    738s]                    [-check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew no_change_setup no_change_hold time_borrow}]
[11/21 14:19:23    738s]                    -from <pin_or_port> [-from_clock <clkname>] -to <pin_or_port> [-to_clock <clkname>]
[11/21 14:19:23    738s]                    [-view <view_name>] [ [ > | >> ] ] [-early  | -late ]
[11/21 14:19:23    738s] 
[11/21 14:19:23    738s] -help                   # Prints out the command usage
[11/21 14:19:23    738s] -check_type {setup hold clock_gating_setup clock_gating_hold clock_gating_pulse_width data_setup data_hold recovery removal pulse_width clock_period clock_separation skew no_change_setup no_change_hold time_borrow}
[11/21 14:19:23    738s]                         # Reports only the cppr for the paths that end at the specified timing check (enum, optional)
[11/21 14:19:23    738s] -early                  # Reports for hold paths (bool, optional)
[11/21 14:19:23    738s] -from <pin_or_port>     # Specifies clock pin of the source flop, or port (string, required)
[11/21 14:19:23    738s] -from_clock <clkname>   # Specifies launch clock (string, optional)
[11/21 14:19:23    738s] -late                   # Reports for setup paths (bool, optional)
[11/21 14:19:23    738s] -to <pin_or_port>       # Specifies clock pin of the destination flop, or port (string, required)
[11/21 14:19:23    738s] -to_clock <clkname>     # Specifies capture clock (string, optional)
[11/21 14:19:23    738s] -view <view_name>       # Specifies analysis view (string, optional)
[11/21 14:19:23    738s] > <filename[.gz]>       # Redirects output to the specified file (redirect_operator, optional)
[11/21 14:19:23    738s] >> <filename[.gz]>      # Redirects output to the specified file (redirect_operator, optional)
[11/21 14:19:23    738s] 
[11/21 14:19:23    738s] 
[11/21 14:19:42    740s] <CMD> report_fanout 
[11/21 14:19:42    740s] **ERROR: (TCLCMD-176):	Mandatory option -from|-clock_tree not specified

[11/21 14:19:46    740s] <CMD> report_fanout -help 
[11/21 14:19:46    740s] 
[11/21 14:19:46    740s] Usage: report_fanout [-help] [-nosplit] [-pin_levels <levels>] [-trace_through {case_disable|user_disable|all}]
[11/21 14:19:46    740s]                      [-view <viewname>] [> <fileName>] [>> <fileName>] {-from <pins, ports, nets> | -clock_tree }
[11/21 14:19:46    740s] 
[11/21 14:19:46    740s] -help                         # Prints out the command usage
[11/21 14:19:46    740s] -clock_tree                   # Reports the fanout of the source pin of all the clocks in design (bool, optional)
[11/21 14:19:46    740s] -from <pins, ports, nets>     # List or collection of pins, ports or nets for which fanout is desired.
[11/21 14:19:46    740s]                               # (string, optional)
[11/21 14:19:46    740s] -nosplit                      # Specifies that reports with long names will not be split into multiple lines
[11/21 14:19:46    740s]                               # (bool, optional)
[11/21 14:19:46    740s] -pin_levels <levels>          # Depth of traversal (int, optional)
[11/21 14:19:46    740s] -trace_through {case_disable|user_disable|all}
[11/21 14:19:46    740s]                               # Option to traverse disabled arcs
[11/21 14:19:46    740s]                               # (string, optional)
[11/21 14:19:46    740s] -view <viewname>              # View name for which disabled arcs shall be considered. (string, optional)
[11/21 14:19:46    740s] > <fileName>                  # Name of the output file. (redirect_operator, optional)
[11/21 14:19:46    740s] >> <fileName>                 # Name of the output file. (redirect_operator, optional)
[11/21 14:19:46    740s] 
[11/21 14:19:46    740s] 
[11/21 14:20:06    742s] <CMD> report_scan_chain
[11/21 14:20:07    742s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/21 14:20:07    742s] 
[11/21 14:20:07    742s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 14:20:07    742s] Summary for sequential cells identification: 
[11/21 14:20:07    742s]   Identified SBFF number: 116
[11/21 14:20:07    742s]   Identified MBFF number: 0
[11/21 14:20:07    742s]   Identified SB Latch number: 0
[11/21 14:20:07    742s]   Identified MB Latch number: 0
[11/21 14:20:07    742s]   Not identified SBFF number: 24
[11/21 14:20:07    742s]   Not identified MBFF number: 0
[11/21 14:20:07    742s]   Not identified SB Latch number: 0
[11/21 14:20:07    742s]   Not identified MB Latch number: 0
[11/21 14:20:07    742s]   Number of sequential cells which are not FFs: 38
[11/21 14:20:07    742s]  Visiting view : dtmf_view_setup
[11/21 14:20:07    742s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 14:20:07    742s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 14:20:07    742s]  Visiting view : dtmf_view_hold
[11/21 14:20:07    742s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 14:20:07    742s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 14:20:07    742s] TLC MultiMap info (StdDelay):
[11/21 14:20:07    742s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 14:20:07    742s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 14:20:07    742s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 14:20:07    742s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 14:20:07    742s]  Setting StdDelay to: 52.5ps
[11/21 14:20:07    742s] 
[11/21 14:20:07    742s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 14:20:07    742s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/21 14:20:07    742s] Successfully traced 2 scan chains (total 540 scan bits).
[11/21 14:20:07    742s] Start applying DEF ordered sections ...
[11/21 14:20:07    742s] Successfully applied all DEF ordered sections.
[11/21 14:20:07    742s] *** Scan Sanity Check Summary:
[11/21 14:20:07    742s] *** 2 scan chains passed sanity check.
[11/21 14:20:07    742s] save out the reporting file "scanChain.rpt"
[11/21 14:21:17    749s] <CMD> report_analysis_views
[11/21 14:21:17    749s] 
[11/21 14:21:17    749s] 
[11/21 14:21:17    749s] 
[11/21 14:21:17    749s] 
[11/21 14:21:17    749s] Multi-Mode Analysis View Report
[11/21 14:21:17    749s] _______________________________
[11/21 14:21:17    749s] 
[11/21 14:21:17    749s] + ALL Views
[11/21 14:21:17    749s]    |
[11/21 14:21:17    749s]    + Analysis View:  dtmf_view_hold
[11/21 14:21:17    749s]      |
[11/21 14:21:17    749s]      + Delay Calc Corner: dtmf_corner_min
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   + library_set: dtmf_libs_min
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_fast.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_fast_syn.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_fast_syn.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_fast_syn.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gbc-lite_fast.lib
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.cdb
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   + rc_corner: dtmf_rc_corner
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + preRoute_res: 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_res: 1 1 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + preRoute_cap: 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_cap: 1 1 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_xcap: 1 1 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + preRoute_clkcap: 0
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_clkcap: 0 0 0
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + preRoute_clkres: 0
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_clkres: 0 0 0
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   + si_enabled: true
[11/21 14:21:17    749s]      |
[11/21 14:21:17    749s]      + Constraint Mode: common
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
[11/21 14:21:17    749s]      |
[11/21 14:21:17    749s]      + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_hold/latency.sdc
[11/21 14:21:17    749s]    |
[11/21 14:21:17    749s]    + Analysis View:  dtmf_view_setup
[11/21 14:21:17    749s]      |
[11/21 14:21:17    749s]      + Delay Calc Corner: dtmf_corner_max
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   + library_set: dtmf_libs_max
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_slow.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_slow_syn.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_slow_syn.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_slow_syn.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.lib
[11/21 14:21:17    749s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gwc-lite_slow.lib
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.cdb
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   + rc_corner: dtmf_rc_corner
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + preRoute_res: 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_res: 1 1 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + preRoute_cap: 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_cap: 1 1 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_xcap: 1 1 1
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + preRoute_clkcap: 0
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_clkcap: 0 0 0
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + preRoute_clkres: 0
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + postRoute_clkres: 0 0 0
[11/21 14:21:17    749s]      |   |    |
[11/21 14:21:17    749s]      |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   + si_enabled: true
[11/21 14:21:17    749s]      |
[11/21 14:21:17    749s]      + Constraint Mode: common
[11/21 14:21:17    749s]      |   |
[11/21 14:21:17    749s]      |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
[11/21 14:21:17    749s]      |
[11/21 14:21:17    749s]      + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_setup/latency.sdc
[11/21 14:21:17    749s]    |
[11/21 14:23:10    760s] <CMD> report_analysis_views -help
[11/21 14:23:10    760s] 
[11/21 14:23:10    760s] Usage: report_analysis_views [-help] [-type {all setup hold active leakage dynamic em inactive drv}]
[11/21 14:23:10    760s] 
[11/21 14:23:10    760s] -help             # Prints out the command usage
[11/21 14:23:10    760s] -type {all setup hold active leakage dynamic em inactive drv}
[11/21 14:23:10    760s]                   # Specifies the type of report to generate (enum, optional)
[11/21 14:23:10    760s] 
[11/21 14:23:10    760s] 
[11/21 14:23:21    761s] <CMD> report_analysis_views -type all
[11/21 14:23:21    761s] 
[11/21 14:23:21    761s] 
[11/21 14:23:21    761s] 
[11/21 14:23:21    761s] 
[11/21 14:23:21    761s] Multi-Mode Analysis View Report
[11/21 14:23:21    761s] _______________________________
[11/21 14:23:21    761s] 
[11/21 14:23:21    761s] + ALL Views
[11/21 14:23:21    761s]    |
[11/21 14:23:21    761s]    + Analysis View:  dtmf_view_hold
[11/21 14:23:21    761s]      |
[11/21 14:23:21    761s]      + Delay Calc Corner: dtmf_corner_min
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   + library_set: dtmf_libs_min
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_fast.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_fast_syn.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_fast_syn.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_fast_syn.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gbc-lite_fast.lib
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/fast.cdb
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   + rc_corner: dtmf_rc_corner
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + preRoute_res: 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_res: 1 1 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + preRoute_cap: 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_cap: 1 1 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_xcap: 1 1 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + preRoute_clkcap: 0
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_clkcap: 0 0 0
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + preRoute_clkres: 0
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_clkres: 0 0 0
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   + si_enabled: true
[11/21 14:23:21    761s]      |
[11/21 14:23:21    761s]      + Constraint Mode: common
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
[11/21 14:23:21    761s]      |
[11/21 14:23:21    761s]      + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_hold/latency.sdc
[11/21 14:23:21    761s]    |
[11/21 14:23:21    761s]    + Analysis View:  dtmf_view_setup
[11/21 14:23:21    761s]      |
[11/21 14:23:21    761s]      + Delay Calc Corner: dtmf_corner_max
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   + library_set: dtmf_libs_max
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_slow.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_slow_syn.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_slow_syn.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_slow_syn.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.lib
[11/21 14:23:21    761s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gwc-lite_slow.lib
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.cdb
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   + rc_corner: dtmf_rc_corner
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + preRoute_res: 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_res: 1 1 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + preRoute_cap: 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_cap: 1 1 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_xcap: 1 1 1
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + preRoute_clkcap: 0
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_clkcap: 0 0 0
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + preRoute_clkres: 0
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + postRoute_clkres: 0 0 0
[11/21 14:23:21    761s]      |   |    |
[11/21 14:23:21    761s]      |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   + si_enabled: true
[11/21 14:23:21    761s]      |
[11/21 14:23:21    761s]      + Constraint Mode: common
[11/21 14:23:21    761s]      |   |
[11/21 14:23:21    761s]      |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
[11/21 14:23:21    761s]      |
[11/21 14:23:21    761s]      + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_setup/latency.sdc
[11/21 14:23:21    761s]    |
[11/21 14:24:28    767s] <CMD> report_analysis_views -type setup
[11/21 14:24:28    767s] 
[11/21 14:24:28    767s] 
[11/21 14:24:28    767s] 
[11/21 14:24:28    767s] 
[11/21 14:24:28    767s] Multi-Mode Analysis View Report
[11/21 14:24:28    767s] _______________________________
[11/21 14:24:28    767s] 
[11/21 14:24:28    767s] + SETUP Views
[11/21 14:24:28    767s]    |
[11/21 14:24:28    767s]    + Analysis View:  dtmf_view_setup
[11/21 14:24:28    767s]      |
[11/21 14:24:28    767s]      + Delay Calc Corner: dtmf_corner_max
[11/21 14:24:28    767s]      |   |
[11/21 14:24:28    767s]      |   + library_set: dtmf_libs_max
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + timing: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/pllclk_slow.lib
[11/21 14:24:28    767s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_128x16A_slow_syn.lib
[11/21 14:24:28    767s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/ram_256x16A_slow_syn.lib
[11/21 14:24:28    767s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/rom_512x16A_slow_syn.lib
[11/21 14:24:28    767s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.lib
[11/21 14:24:28    767s]                              /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/tpz973gwc-lite_slow.lib
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + si: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/slow.cdb
[11/21 14:24:28    767s]      |   |
[11/21 14:24:28    767s]      |   |
[11/21 14:24:28    767s]      |   |
[11/21 14:24:28    767s]      |   + rc_corner: dtmf_rc_corner
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + cap_table: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/t018s6mlv.capTbl
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + preRoute_res: 1
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + postRoute_res: 1 1 1
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + preRoute_cap: 1
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + postRoute_cap: 1 1 1
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + postRoute_xcap: 1 1 1
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + preRoute_clkcap: 0
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + postRoute_clkcap: 0 0 0
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + preRoute_clkres: 0
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + postRoute_clkres: 0 0 0
[11/21 14:24:28    767s]      |   |    |
[11/21 14:24:28    767s]      |   |    + qx_tech_file: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch
[11/21 14:24:28    767s]      |   |
[11/21 14:24:28    767s]      |   + si_enabled: true
[11/21 14:24:28    767s]      |
[11/21 14:24:28    767s]      + Constraint Mode: common
[11/21 14:24:28    767s]      |   |
[11/21 14:24:28    767s]      |   + SDC Constraint Files: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/modes/common/common.sdc
[11/21 14:24:28    767s]      |
[11/21 14:24:28    767s]      + Latency File: /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/mmmc/views/dtmf_view_setup/latency.sdc
[11/21 14:24:28    767s]    |
[11/21 14:25:40    773s] <CMD> set_ccopt_property * -help
[11/21 14:25:40    773s] Usage: set_ccopt_property * <value>:
[11/21 14:25:40    773s] add_driver_cell                                          add_exclusion_drivers
[11/21 14:25:40    773s] add_port_driver                                          add_port_driver_max_distance_from_port
[11/21 14:25:40    773s] add_port_driver_max_distance_from_port_rows              additional_buffer_depth
[11/21 14:25:40    773s] additional_buffer_depth_skew_group_fraction              adjacent_rows_legal
[11/21 14:25:40    773s] adjust_sink_grid_for_aspect_ratio                        allow_non_standard_inputs_clock_gate
[11/21 14:25:40    773s] annotated_delay_to                                       annotated_transition
[11/21 14:25:40    773s] auto_limit_insertion_delay_factor                        auto_limit_insertion_delay_factor_skew_group
[11/21 14:25:40    773s] auto_limit_insertion_delay_max_increment                 auto_limit_insertion_delay_max_increment_skew_group
[11/21 14:25:40    773s] balance_mode                                             blackbox_default_driver_base_pin
[11/21 14:25:40    773s] blackbox_default_load_base_pin                           buffer_cells
[11/21 14:25:40    773s] cannot_clone_reason                                      cannot_fix_pre_route
[11/21 14:25:40    773s] cannot_merge_reason                                      capacitance_override
[11/21 14:25:40    773s] case_analysis                                            ccopt_auto_limit_insertion_delay
[11/21 14:25:40    773s] ccopt_merge_clock_gates                                  ccopt_merge_clock_logic
[11/21 14:25:40    773s] ccopt_worst_chain_report_timing_too                      cell_density
[11/21 14:25:40    773s] cell_halo_mode                                           cell_halo_rows
[11/21 14:25:40    773s] cell_halo_sites                                          cell_halo_x
[11/21 14:25:40    773s] cell_halo_y                                              check_route_follows_guide
[11/21 14:25:40    773s] check_route_follows_guide_min_length                     clock_gate_buffering_location
[11/21 14:25:40    773s] clock_gate_movement_limit                                clock_gating_cells
[11/21 14:25:40    773s] clock_gating_depth                                       clock_gating_depth_top_down
[11/21 14:25:40    773s] clock_gating_only_optimize_above_flops                   clock_period
[11/21 14:25:40    773s] clock_source_cells                                       clock_tree
[11/21 14:25:40    773s] clock_tree_generator_sink_is_leaf                        clock_tree_source_group
[11/21 14:25:40    773s] clock_trees                                              clone_clock_gates
[11/21 14:25:40    773s] clone_clock_logic                                        cloning_inst_name_suffix
[11/21 14:25:40    773s] cloning_inst_name_suffix_source_group_assignment         compatibility_warning
[11/21 14:25:40    773s] consider_during_latency_update                           consider_power_management
[11/21 14:25:40    773s] constrains                                               def_lock_clock_sinks_after_routing
[11/21 14:25:40    773s] delay_cells                                              detailed_cell_warnings
[11/21 14:25:40    773s] effective_clock_halo_x                                   effective_clock_halo_x_source
[11/21 14:25:40    773s] effective_clock_halo_y                                   effective_clock_halo_y_source
[11/21 14:25:40    773s] effective_clock_period                                   effective_clock_period_sources
[11/21 14:25:40    773s] effective_sink_type                                      enable_all_views_for_io_latency_update
[11/21 14:25:40    773s] enable_nanoroute_layer_check_failure                     error_on_problematic_slew_violating_nets
[11/21 14:25:40    773s] error_on_problematic_slew_violating_nets_max_printout    exclusive_sinks_rank
[11/21 14:25:40    773s] exit_if_stage_delay_sigma_target_over_constrained        extract_balance_multi_source_clocks
[11/21 14:25:40    773s] extract_clock_generator_skew_group_name_prefix           extract_clock_generator_skew_groups
[11/21 14:25:40    773s] extract_clock_group_skew_group_name_prefix               extract_cts_case_analysis
[11/21 14:25:40    773s] extract_network_latency                                  extract_no_exclude_pins
[11/21 14:25:40    773s] extract_pin_insertion_delays                             extract_skew_group_sinks_at_clock_node_timing_endpoints
[11/21 14:25:40    773s] extract_source_latency                                   
[11/21 14:25:40    773s] extract_through_multi_output_cells_with_single_clock_output
[11/21 14:25:40    773s] extracted_from_clock_name                                extracted_from_constraint_mode_name
[11/21 14:25:40    773s] extracted_from_delay_corners                             
[11/21 14:25:40    773s] filter_cell_lists_for_frequency_dependent_max_cap_constraints
[11/21 14:25:40    773s] final_cell                                               flexible_htree
[11/21 14:25:40    773s] flexible_htree_placement_legalization_effort             force_clock_objects_to_propagated
[11/21 14:25:40    773s] force_clock_tree                                         force_update_io_latency
[11/21 14:25:40    773s] frequency_dependent_max_cap_usability_check_max_cap_fanout_factor
[11/21 14:25:40    773s] generated_by_sinks                                       htree_sinks
[11/21 14:25:40    773s] hv_balance                                               ideal_net
[11/21 14:25:40    773s] ignore_pins                                              ignore_problematic_skew_as_result_of_dont_touch_nets
[11/21 14:25:40    773s] image_directory                                          implicit_sink_type
[11/21 14:25:40    773s] include_source_latency                                   insertion_delay
[11/21 14:25:40    773s] inst_name_prefix                                         inverter_cells
[11/21 14:25:40    773s] inverting                                                is_genus_clock_gate
[11/21 14:25:40    773s] is_sdc_clock_root                                        isolated
[11/21 14:25:40    773s] layer_density                                            leaf_buffer_cells
[11/21 14:25:40    773s] leaf_inverter_cells                                      legalized_on_clock_spine
[11/21 14:25:40    773s] library_trace_through_to                                 load_capacitance_cells
[11/21 14:25:40    773s] lock_on_clock_spine                                      log_precision
[11/21 14:25:40    773s] log_special_case_cell_selections                         logic_cells
[11/21 14:25:40    773s] long_path_removal_cutoff_id                              long_path_removal_percentile
[11/21 14:25:40    773s] manage_power_management_illegalities                     max_buffer_depth
[11/21 14:25:40    773s] max_cell_height                                          max_clock_cell_count
[11/21 14:25:40    773s] max_driver_distance                                      max_fanout
[11/21 14:25:40    773s] max_root_distance                                        max_source_to_sink_net_length
[11/21 14:25:40    773s] max_source_to_sink_net_resistance                        maximum_insertion_delay
[11/21 14:25:40    773s] merge_clock_gates                                        merge_clock_logic
[11/21 14:25:40    773s] mixed_fanout_net_type                                    mode
[11/21 14:25:40    773s] move_clock_gates                                         move_logic
[11/21 14:25:40    773s] move_middle_cell_first_when_adding_wire_delay            net_name_prefix
[11/21 14:25:40    773s] net_type                                                 net_unbufferable
[11/21 14:25:40    773s] node_type                                                omit_symmetry
[11/21 14:25:40    773s] opt_ignore                                               original_names
[11/21 14:25:40    773s] override_minimum_max_trans_target                        override_minimum_skew_target
[11/21 14:25:40    773s] override_vias                                            override_zero_placeable_area
[11/21 14:25:40    773s] parents                                                  partition_boundary_inverting
[11/21 14:25:40    773s] partition_groups                                         pin
[11/21 14:25:40    773s] pin_capacitance_sources                                  pin_route_type
[11/21 14:25:40    773s] pin_target_max_trans                                     place_driver_in_center_of_fanout
[11/21 14:25:40    773s] post_conditioning                                        post_conditioning_enable_drv_fixing
[11/21 14:25:40    773s] post_conditioning_enable_drv_fixing_by_rebuffering       post_conditioning_enable_routing_eco
[11/21 14:25:40    773s] post_conditioning_enable_skew_fixing_by_rebuffering      power_weight
[11/21 14:25:40    773s] primary_delay_corner                                     primary_reporting_skew_groups
[11/21 14:25:40    773s] primary_reporting_skew_groups_log_min_max_sinks          pro_enable_drv_fixing_by_rebuffering
[11/21 14:25:40    773s] recluster_ignore_pins                                    remove_bufferlike_clock_logic
[11/21 14:25:40    773s] rename_clock_tree_nets                                   report_only_skew_group_with_target
[11/21 14:25:40    773s] report_only_timing_corners_associated_with_skew_groups   route_balancing_buffers_with_default_rule
[11/21 14:25:40    773s] route_type                                               route_type_autotrim
[11/21 14:25:40    773s] routing_override                                         routing_preferred_layer_effort
[11/21 14:25:40    773s] routing_top_fanout_count                                 routing_top_min_fanout
[11/21 14:25:40    773s] routing_top_transitive_fanout                            schedule
[11/21 14:25:40    773s] sink_grid                                                sink_grid_box
[11/21 14:25:40    773s] sink_grid_exclusion_zones                                sink_grid_sink_area
[11/21 14:25:40    773s] sink_instance_prefix                                     sink_type
[11/21 14:25:40    773s] sink_type_reasons                                        sinks
[11/21 14:25:40    773s] sinks_active                                             size_clock_gates
[11/21 14:25:40    773s] size_clock_source                                        size_logic
[11/21 14:25:40    773s] skew_band_size                                           skew_group_report_columns
[11/21 14:25:40    773s] skew_group_report_histogram_bin_size                     skew_groups_active
[11/21 14:25:40    773s] skew_groups_active_sink                                  skew_groups_constraining
[11/21 14:25:40    773s] skew_groups_constraining_sink                            skew_groups_ignore
[11/21 14:25:40    773s] skew_groups_sink                                         skew_groups_source_pin
[11/21 14:25:40    773s] skew_passes                                              skew_passes_ideal_mode
[11/21 14:25:40    773s] skew_passes_per_cluster                                  source_driver
[11/21 14:25:40    773s] source_group_clock_trees                                 source_input_max_trans
[11/21 14:25:40    773s] source_latency                                           source_max_capacitance
[11/21 14:25:40    773s] source_output_max_trans                                  source_pin
[11/21 14:25:40    773s] sources                                                  spec_config_create_reporting_only_skew_groups
[11/21 14:25:40    773s] stack_via_rule                                           stack_via_rule_required
[11/21 14:25:40    773s] stop_at_sdc_clock_roots                                  target_insertion_delay
[11/21 14:25:40    773s] target_insertion_delay_wire                              target_max_capacitance
[11/21 14:25:40    773s] target_max_stage_delay_sigma                             target_max_trans
[11/21 14:25:40    773s] target_max_trans_sdc                                     target_multi_corner_allowed_insertion_delay_increase
[11/21 14:25:40    773s] target_skew                                              target_skew_wire
[11/21 14:25:40    773s] timing_connectivity_based_skew_groups                    
[11/21 14:25:40    773s] timing_connectivity_based_skew_groups_balance_master_clocks
[11/21 14:25:40    773s] timing_connectivity_info                                 top_buffer_cells
[11/21 14:25:40    773s] top_inverter_cells                                       trace_bidi_as_input
[11/21 14:25:40    773s] trace_through_to                                         transitive_fanout
[11/21 14:25:40    773s] trunk_cell                                               trunk_override
[11/21 14:25:40    773s] update_io_latency                                        use_estimated_routes_during_final_implementation
[11/21 14:25:40    773s] use_inverters                                            use_macro_model_pin_cap_only
[11/21 14:25:40    773s] use_receiver_model_capacitance_for_drv                   useful_skew_clock_gate_movement_limit
[11/21 14:25:40    773s] useful_skew_implementation_cache_hold_slacks             useful_skew_max_delta
[11/21 14:25:40    773s] useful_skew_min_delta                                    useful_skew_post_implement_db
[11/21 14:25:40    773s] useful_skew_pre_implement_db                             virtual_delay
[11/21 14:25:40    773s] 
[11/21 14:25:40    773s] 
[11/21 14:25:40    773s] 
[11/21 14:26:25    777s] <CMD> set_ccopt_property -help
[11/21 14:26:25    777s] 
[11/21 14:26:25    777s] Usage: set_ccopt_property [-help] <name> <value> [-analysis_view <name>] [-cell <name>] [-clock_spine <name>]
[11/21 14:26:25    777s]                           [-clock_tree <name>] [-clock_tree_source_group <name>] [-delay_corner <name>]
[11/21 14:26:25    777s]                           [-flexible_htree <name>] [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>]
[11/21 14:26:25    777s]                           [-net_type <name>] [-pin <name>] [-power_domain <name>] [-preferred_cell_stripe <name>]
[11/21 14:26:25    777s]                           [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]
[11/21 14:26:25    777s] 
[11/21 14:26:25    777s] -help                               # Prints out the command usage
[11/21 14:26:25    777s] <name>                              # name of the property to set (string, required)
[11/21 14:26:25    777s] <value>                             # a new value to which to set the property (string, required)
[11/21 14:26:25    777s] -analysis_view <name>               # the property applies to analysis_view (string, optional)
[11/21 14:26:25    777s] -cell <name>                        # the property applies to library cell (string, optional)
[11/21 14:26:25    777s] -clock_spine <name>                 # the property applies to clock spine (string, optional)
[11/21 14:26:25    777s] -clock_tree <name>                  # the property applies to clock tree (string, optional)
[11/21 14:26:25    777s] -clock_tree_source_group <name>     # the property applies to clock tree source group (string, optional)
[11/21 14:26:25    777s] -delay_corner <name>                # the property applies to delay corner (string, optional)
[11/21 14:26:25    777s] -early                              # the property applies to early signal (bool, optional)
[11/21 14:26:25    777s] -fall                               # the property applies to fall signal (bool, optional)
[11/21 14:26:25    777s] -flexible_htree <name>              # the property applies to flexible H-tree (string, optional)
[11/21 14:26:25    777s] -help <name>                        # will display help for the named property, or a list of property names for
[11/21 14:26:25    777s]                                     # wildcards (string, optional)
[11/21 14:26:25    777s] -inst <name>                        # the property applies to instance (string, optional)
[11/21 14:26:25    777s] -late                               # the property applies to late signal (bool, optional)
[11/21 14:26:25    777s] -lib_pin <name>                     # the property applies to library pin (string, optional)
[11/21 14:26:25    777s] -max                                # the property applies to specify the maximum value (bool, optional)
[11/21 14:26:25    777s] -min                                # the property applies to specify the minimum value (bool, optional)
[11/21 14:26:25    777s] -net <name>                         # the property applies to net level (string, optional)
[11/21 14:26:25    777s] -net_type <name>                    # the property applies to net type (string, optional)
[11/21 14:26:25    777s] -pin <name>                         # the property applies to pin (string, optional)
[11/21 14:26:25    777s] -power_domain <name>                # the property applies to power domain (string, optional)
[11/21 14:26:25    777s] -preferred_cell_stripe <name>       # the property applies to preferred cell stripe (string, optional)
[11/21 14:26:25    777s] -rise                               # the property applies to rise signal (bool, optional)
[11/21 14:26:25    777s] -skew_group <name>                  # the property applies to skew group (string, optional)
[11/21 14:26:25    777s] 
[11/21 14:26:25    777s] 
[11/21 14:26:40    778s] <CMD> set_voltage_regulator_module * -help
[11/21 14:26:40    778s] 
[11/21 14:26:40    778s] Usage: set_voltage_regulator_module [-help] {-reset  | {-name <string> -netlist <string> -input_pwr_pin_mapping <string> -output_pwr_pin_mapping <string> -ground_pin_mapping <string> -component_list <string> [-subckt_name <string>]}}
[11/21 14:26:40    778s] 
[11/21 14:26:40    778s] **ERROR: (IMPTCM-48):	"*" is not a legal option for command "set_voltage_regulator_module". Either the current option or an option prior to it is not specified correctly.
  
[11/21 14:27:02    780s] <CMD> set_glitch_derate
[11/21 14:27:02    780s] **WARN: (IMPESI-4130):	No derating factor or offset specified with set_glitch_derate command. Command will be ignored.
[11/21 14:27:07    781s] <CMD> set_glitch_derate -help
[11/21 14:27:07    781s] 
[11/21 14:27:07    781s] Usage: set_glitch_derate [-help] [-derate_height <float>] [-derate_width <float>] [-glitch_type <string>]
[11/21 14:27:07    781s]                          [-instance_pin <string>] [-offset <float>] [-pin <string>] [-view <string>]
[11/21 14:27:07    781s] 
[11/21 14:27:07    781s] -help                      # Prints out the command usage
[11/21 14:27:07    781s] -derate_height <float>     # derate height value (float, optional)
[11/21 14:27:07    781s] -derate_width <float>      # derate width value (float, optional)
[11/21 14:27:07    781s] -glitch_type <string>      # glitch type vl or vh or all (string, optional)
[11/21 14:27:07    781s] -instance_pin <string>     # instance pin names on which derate is to be applied (string, optional)
[11/21 14:27:07    781s] -offset <float>            # derate offset value (float, optional)
[11/21 14:27:07    781s] -pin <string>              # library pin names on which derate is to be applied (string, optional)
[11/21 14:27:07    781s] -view <string>             # view name (string, optional)
[11/21 14:27:07    781s] 
[11/21 14:27:07    781s] 
[11/21 14:28:26    788s] <CMD> create_ccopt_clock_tree_spec
[11/21 14:28:26    788s] Creating clock tree spec for modes (timing configs): common
[11/21 14:28:26    788s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/21 14:28:27    788s] Reset timing graph...
[11/21 14:28:27    788s] Ignoring AAE DB Resetting ...
[11/21 14:28:28    788s] Reset timing graph done.
[11/21 14:28:28    788s] Ignoring AAE DB Resetting ...
[11/21 14:28:28    788s] Analyzing clock structure...
[11/21 14:28:29    788s] Analyzing clock structure done.
[11/21 14:28:29    788s] Reset timing graph...
[11/21 14:28:29    788s] Ignoring AAE DB Resetting ...
[11/21 14:28:29    788s] Reset timing graph done.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2...
[11/21 14:28:29    788s]   clock_tree vclk2 contains 1 sinks and 0 clock gates.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2 done.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2<1>...
[11/21 14:28:29    788s]   clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2<1> done.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2<2>...
[11/21 14:28:29    788s]   clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2<2> done.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2<3>...
[11/21 14:28:29    788s]   clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2<3> done.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2<4>...
[11/21 14:28:29    788s]   clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
[11/21 14:28:29    788s] Extracting original clock gating for vclk2<4> done.
[11/21 14:28:29    788s] Extracting original clock gating for vclk1...
[11/21 14:28:29    788s]   clock_tree vclk1 contains 394 sinks and 0 clock gates.
[11/21 14:28:29    788s] Extracting original clock gating for vclk1 done.
[11/21 14:28:29    788s] The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
[11/21 14:28:29    788s] The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
[11/21 14:28:29    788s] Checking clock tree convergence...
[11/21 14:28:29    788s] Checking clock tree convergence done.
[11/21 14:28:48    790s] <CMD> create_ccopt_clock_tree_spec -file dtmf_clk.spec
[11/21 14:28:48    790s] Creating clock tree spec for modes (timing configs): common
[11/21 14:28:48    790s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/21 14:28:48    790s] **ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

[11/21 14:29:20    793s] <CMD> create_ccopt_clock_tree_spec -file dtmf_clk.spec
[11/21 14:29:20    793s] Creating clock tree spec for modes (timing configs): common
[11/21 14:29:20    793s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/21 14:29:20    793s] **ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..

[11/21 14:31:35    809s] <CMD> delete_ccopt_clock_tree_spec
[11/21 14:31:38    810s] <CMD> create_ccopt_clock_tree_spec -file dtmf_clk.spec
[11/21 14:31:38    810s] Creating clock tree spec for modes (timing configs): common
[11/21 14:31:38    810s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/21 14:31:38    810s] Reset timing graph...
[11/21 14:31:38    810s] Ignoring AAE DB Resetting ...
[11/21 14:31:38    810s] Reset timing graph done.
[11/21 14:31:38    810s] Ignoring AAE DB Resetting ...
[11/21 14:31:38    810s] Analyzing clock structure...
[11/21 14:31:38    810s] Analyzing clock structure done.
[11/21 14:31:38    810s] Reset timing graph...
[11/21 14:31:38    810s] Ignoring AAE DB Resetting ...
[11/21 14:31:38    810s] Reset timing graph done.
[11/21 14:31:38    810s] Wrote: dtmf_clk.spec
[11/21 14:33:01    817s] <CMD> zoomBox 341.68750 272.52100 1311.59050 1140.79100
[11/21 14:33:02    817s] <CMD> zoomBox 426.00500 329.54800 1250.42250 1067.57750
[11/21 14:33:03    817s] <CMD> zoomBox 718.50100 518.21650 1084.29950 845.68400
[11/21 14:33:04    818s] <CMD> zoomBox 830.01450 590.14600 1020.96450 761.08700
[11/21 14:33:12    818s] <CMD> setLayerPreference node_net -isVisible 0
[11/21 14:33:14    819s] <CMD> zoomBox 886.15800 614.07150 1003.42550 719.05100
[11/21 14:33:15    819s] <CMD> zoomBox 910.95300 624.63750 995.67950 700.48600
[11/21 14:33:19    819s] <CMD> zoomBox 899.56000 619.78250 999.23850 709.01600
[11/21 14:33:20    819s] <CMD> zoomBox 886.15700 614.07100 1003.42550 719.05150
[11/21 14:33:21    819s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 14:33:22    819s] <CMD> zoomBox 908.25850 626.74250 992.98500 702.59100
[11/21 14:33:22    819s] <CMD> zoomBox 924.22700 635.89800 985.44200 690.69850
[11/21 14:33:23    819s] <CMD> zoomBox 935.76400 642.51250 979.99200 682.10600
[11/21 14:33:23    819s] <CMD> zoomBox 952.47400 652.09300 972.09850 669.66100
[11/21 14:33:24    820s] <CMD> zoomBox 958.84450 655.74550 969.08850 664.91600
[11/21 14:33:25    820s] <CMD> zoomBox 957.61650 655.04150 969.66850 665.83050
[11/21 14:33:26    820s] <CMD> zoomBox 956.17200 654.21350 970.35100 666.90650
[11/21 14:33:28    820s] <CMD> setLayerPreference Metal1 -isVisible 0
[11/21 14:33:29    820s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/21 14:33:34    820s] <CMD> setLayerPreference node_net -isVisible 1
[11/21 14:33:36    821s] <CMD> setLayerPreference node_layer -isVisible 0
[11/21 14:33:37    821s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/21 14:33:40    821s] <CMD> setLayerPreference Via12 -isVisible 1
[11/21 14:33:42    821s] <CMD> setLayerPreference Metal2 -isVisible 1
[11/21 14:33:43    821s] <CMD> setLayerPreference Via23 -isVisible 1
[11/21 14:33:45    822s] <CMD> setLayerPreference Metal3 -isVisible 1
[11/21 14:33:47    822s] <CMD> setLayerPreference Via34 -isVisible 1
[11/21 14:33:50    822s] <CMD> zoomBox 954.67350 653.39800 971.35450 668.33100
[11/21 14:33:51    822s] <CMD> zoomBox 952.91050 652.43850 972.53500 670.00650
[11/21 14:33:52    822s] <CMD> zoomBox 950.83600 651.30950 973.92400 671.97800
[11/21 14:33:56    823s] <CMD> setLayerPreference Metal4 -isVisible 1
[11/21 14:33:57    823s] <CMD> setLayerPreference Via45 -isVisible 1
[11/21 14:33:59    823s] <CMD> setLayerPreference node_layer -isVisible 1
[11/21 14:34:00    823s] <CMD> setLayerPreference node_layer -isVisible 0
[11/21 14:34:00    823s] <CMD> setLayerPreference node_layer -isVisible 1
[11/21 14:34:01    823s] <CMD> setLayerPreference node_layer -isVisible 0
[11/21 14:34:02    823s] <CMD> zoomBox 954.55700 653.53050 971.23850 668.46400
[11/21 14:34:04    823s] <CMD> deselectAll
[11/21 14:34:04    823s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 14:36:15    832s] <CMD> deselectAll
[11/21 14:36:15    832s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
[11/21 14:36:16    832s] <CMD> fit
[11/21 14:36:21    833s] <CMD> setLayerPreference node_layer -isVisible 1
[11/21 14:36:28    834s] <CMD> setLayerPreference Metal1 -isVisible 0
[11/21 14:36:29    834s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/21 14:36:30    834s] <CMD> setLayerPreference Metal1 -isVisible 0
[11/21 14:36:31    834s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/21 14:36:33    834s] <CMD> setLayerPreference node_layer -isVisible 0
[11/21 14:36:34    834s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/21 14:36:37    835s] <CMD> setLayerPreference Metal1 -isVisible 0
[11/21 14:36:38    835s] <CMD> zoomBox 419.36000 433.77450 925.65600 887.01750
[11/21 14:36:39    835s] <CMD> zoomBox 661.70100 628.95700 683.97000 620.44250
[11/21 14:36:41    835s] <CMD> deselectAll
[11/21 14:36:41    835s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_1694
[11/21 14:36:45    835s] <CMD> zoomBox 658.94050 613.02400 685.13950 636.47750
[11/21 14:36:46    835s] <CMD> zoomBox 655.69250 611.01450 686.51500 638.60700
[11/21 14:36:47    835s] <CMD> zoomBox 651.87150 608.65000 688.13350 641.11200
[11/21 14:36:48    835s] <CMD> panPage 1 0
[11/21 14:36:50    835s] <CMD> deselectAll
[11/21 14:36:50    835s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_113
[11/21 14:36:53    836s] <CMD> panPage 0 1
[11/21 14:36:54    836s] <CMD> deselectAll
[11/21 14:36:54    836s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_195
[11/21 14:36:55    836s] <CMD> panPage 0 1
[11/21 14:36:56    836s] <CMD> panPage 0 1
[11/21 14:36:58    836s] <CMD> deselectAll
[11/21 14:36:58    836s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC61_n_1023
[11/21 14:37:53    840s] <CMD> setLayerPreference node_layer -isVisible 1
[11/21 14:37:55    841s] <CMD> setLayerPreference node_layer -isVisible 0
[11/21 14:37:56    841s] <CMD> setLayerPreference Metal1 -isVisible 1
[11/21 14:37:58    841s] <CMD> zoomBox 672.60700 648.21350 691.53600 665.15900
[11/21 14:37:59    841s] <CMD> zoomBox 679.63550 654.98700 686.77500 661.37850
[11/21 14:38:00    841s] <CMD> deselectAll
[11/21 14:38:00    841s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/FE_OFC61_n_1023
[11/21 14:38:06    841s] <CMD> deselectAll
[11/21 14:38:06    841s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_GLUE_INST/i_5415
[11/21 14:38:09    842s] <CMD> zoomBox 677.95400 654.38750 687.83600 663.23400
[11/21 14:38:14    842s] <CMD> panPage 1 0
[11/21 14:38:15    842s] <CMD> panPage 1 0
[11/21 14:38:15    842s] <CMD> panPage 1 0
[11/21 14:38:20    843s] <CMD> zoomBox 683.14750 651.09700 702.08000 668.04550
[11/21 14:38:20    843s] <CMD> zoomBox 678.28400 646.77250 709.11300 674.37100
[11/21 14:38:21    843s] <CMD> zoomBox 673.44350 642.46750 716.11350 680.66650
[11/21 14:38:22    843s] <CMD> zoomBox 670.36450 639.72950 720.56550 684.67000
[11/21 14:38:22    843s] <CMD> zoomBox 666.74300 636.50900 725.80300 689.38050
[11/21 14:38:22    843s] <CMD> zoomBox 662.48200 632.72050 731.96450 694.92200
[11/21 14:38:28    843s] <CMD> deselectAll
[11/21 14:38:28    843s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
[11/21 14:39:05    846s] <CMD> deselectAll
[11/21 14:39:05    846s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
[11/21 14:39:05    846s] <CMD> fit
[11/21 14:39:07    847s] <CMD> zoomBox 337.75350 308.15300 1162.17150 1046.18300
[11/21 14:39:07    847s] <CMD> zoomBox 494.96250 426.26550 1001.25800 879.50800
[11/21 14:39:08    847s] <CMD> zoomBox 591.76100 498.54850 902.69000 776.89650
[11/21 14:39:09    847s] <CMD> zoomBox 614.86900 515.80450 879.15900 752.40050
[11/21 14:39:10    847s] <CMD> zoomBox 634.51150 530.47200 859.15800 731.57850
[11/21 14:39:15    847s] <CMD> deselectAll
[11/21 14:39:15    847s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
[11/21 14:39:17    848s] <CMD> zoomBox 643.70950 554.44800 834.65900 725.38850
[11/21 14:39:17    848s] <CMD> zoomBox 651.52800 574.82750 813.83500 720.12700
[11/21 14:39:18    848s] <CMD> zoomBox 658.17350 592.15000 796.13450 715.65450
[11/21 14:39:19    848s] <CMD> zoomBox 663.82200 606.87400 781.08900 711.85300
[11/21 14:39:21    848s] <CMD> zoomBox 658.14650 592.31050 796.10750 715.81500
[11/21 14:39:21    848s] <CMD> zoomBox 651.46950 575.17700 813.77650 720.47650
[11/21 14:39:22    848s] <CMD> zoomBox 643.61400 555.02000 834.56350 725.96050
[11/21 14:39:23    848s] <CMD> zoomBox 634.37250 531.39300 859.01900 732.49950
[11/21 14:39:24    848s] <CMD> zoomBox 623.50000 503.59650 887.79000 740.19250
[11/21 14:39:25    848s] <CMD> zoomBox 595.66000 432.81550 961.46000 760.28450
[11/21 14:39:25    848s] <CMD> zoomBox 577.95600 387.80350 1008.30900 773.06150
[11/21 14:39:26    848s] <CMD> zoomBox 595.65950 432.81500 961.46000 760.28450
[11/21 14:39:28    849s] <CMD> zoomBox 608.86250 443.74650 919.79300 722.09550
[11/21 14:39:28    849s] <CMD> zoomBox 630.07050 459.59650 854.71800 660.70400
[11/21 14:39:29    849s] <CMD> zoomBox 638.35300 465.78650 829.30350 636.72800
[11/21 14:39:29    849s] <CMD> zoomBox 645.39300 471.04800 807.70100 616.34850
[11/21 14:39:29    849s] <CMD> zoomBox 651.37700 475.52050 789.33900 599.02600
[11/21 14:39:39    849s] <CMD> deselectAll
[11/21 14:39:39    849s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
[11/21 14:39:39    849s] <CMD> setLayerPreference node_layer -isVisible 1
[11/21 14:39:43    850s] <CMD> deselectAll
[11/21 14:39:43    850s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
[11/21 14:39:44    850s] <CMD> zoomBox 684.91650 496.04300 769.64250 571.89100
[11/21 14:39:45    850s] <CMD> zoomBox 705.51300 508.64700 757.54600 555.22750
[11/21 14:39:46    850s] <CMD> zoomBox 718.16200 516.38650 750.11750 544.99350
[11/21 14:39:47    850s] <CMD> zoomBox 725.93000 521.14000 745.55550 538.70900
[11/21 14:39:47    850s] <CMD> zoomBox 727.78450 522.27450 744.46650 537.20850
[11/21 14:39:50    850s] <CMD> zoomBox 725.92950 521.13950 745.55550 538.70900
[11/21 14:39:51    850s] <CMD> zoomBox 721.18000 518.23350 748.34450 542.55150
[11/21 14:39:58    851s] <CMD> fit
[11/21 15:03:04   1007s] **ERROR: (IMPSYT-6180):	Cannot find any Instance.
[11/21 15:03:15   1007s] **ERROR: (IMPSYT-6180):	Cannot find any Net.
[11/21 15:03:22   1008s] **ERROR: (IMPSYT-6180):	Cannot find any Cell.
[11/21 15:03:31   1009s] **ERROR: (IMPSYT-6180):	Cannot find any Group.
[11/21 15:04:21   1012s] Loading  (DTMF_CHIP)
[11/21 15:04:21   1012s] Traverse HInst (DTMF_CHIP)
[11/21 15:04:25   1012s] <CMD> selectObject Module DTMF_INST
[11/21 15:04:25   1012s] Loading DTMF_INST (dtmf_recvr_core)
[11/21 15:04:25   1012s] Traverse HInst DTMF_INST(dtmf_recvr_core)
[11/21 15:04:32   1013s] Loading DTMF_INST (dtmf_recvr_core)
[11/21 15:04:32   1013s] Traverse HInst DTMF_INST(dtmf_recvr_core)
[11/21 15:04:51   1015s] <CMD> selectObject Module DTMF_INST/TEST_CONTROL_INST
[11/21 15:04:51   1015s] Loading DTMF_INST/TEST_CONTROL_INST (test_control)
[11/21 15:04:51   1015s] Traverse HInst DTMF_INST/TEST_CONTROL_INST(test_control)
[11/21 15:05:21   1017s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_156
[11/21 15:05:28   1018s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_156
[11/21 15:05:34   1018s] **ERROR: (IMPSYT-6180):	Cannot find any Instance.
[11/21 15:05:41   1019s] **ERROR: (IMPSYT-6180):	Cannot find any Net.
[11/21 15:06:01   1021s] <CMD> highlight 0x7fb2dede26f0 -index 1
[11/21 15:06:17   1022s] Loading DTMF_INST/TEST_CONTROL_INST (test_control)
[11/21 15:06:17   1022s] Traverse HInst DTMF_INST/TEST_CONTROL_INST(test_control)
[11/21 15:06:22   1023s] <CMD> zoomBox 587.50200 379.51800 1288.25700 1006.84350
[11/21 15:06:23   1023s] <CMD> zoomBox 807.62800 511.24750 1173.42700 838.71550
[11/21 15:06:23   1023s] <CMD> zoomBox 656.57900 420.85600 1252.22150 954.08300
[11/21 15:06:24   1023s] <CMD> deselectAll
[11/21 15:06:24   1023s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
[11/21 15:06:33   1024s] <CMD> zoomBox 765.20450 485.64650 1195.55600 870.90300
[11/21 15:06:33   1024s] <CMD> zoomBox 807.62700 510.95000 1173.42600 838.41800
[11/21 15:06:33   1024s] <CMD> zoomBox 843.68650 532.45750 1154.61550 810.80550
[11/21 15:06:34   1024s] <CMD> zoomBox 874.33650 550.73900 1138.62650 787.33500
[11/21 15:06:34   1024s] <CMD> zoomBox 900.38950 566.27850 1125.03600 767.38500
[11/21 15:06:35   1025s] <CMD> zoomBox 922.53450 579.48700 1113.48400 750.42750
[11/21 15:06:41   1025s] <CMD> deselectAll
[11/21 15:06:41   1025s] <CMD> selectWire 1042.3300 715.8200 1063.0700 716.1000 3 DTMF_INST/RESULTS_CONV_INST/n_2005
[11/21 15:06:42   1025s] <CMD> deselectAll
[11/21 15:06:42   1025s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/i_700
[11/21 15:06:52   1026s] <CMD> highlight 0x7fb2dede26f0 -index 1
[11/21 15:07:05   1027s] <CMD> fit
[11/21 15:07:11   1028s] <CMD> zoomBox 580.01650 352.56900 1280.77150 979.89450
[11/21 15:07:11   1028s] <CMD> zoomBox 648.41450 391.45950 1244.05700 924.68650
[11/21 15:07:11   1028s] <CMD> zoomBox 833.68050 503.42900 1144.61000 781.77750
[11/21 15:07:13   1028s] <CMD> zoomBox 755.97000 456.46300 1186.32300 841.72100
[11/21 15:07:13   1028s] <CMD> panPage 1 0
[11/21 15:07:18   1028s] <CMD> zoomBox 987.97900 540.89050 1252.26950 777.48700
[11/21 15:07:19   1028s] <CMD> zoomBox 1033.42550 578.17750 1224.37550 749.11850
[11/21 15:07:19   1029s] <CMD> zoomBox 1051.17400 592.73900 1213.48200 738.03950
[11/21 15:07:20   1029s] <CMD> zoomBox 1066.26050 605.11700 1204.22250 728.62250
[11/21 15:07:20   1029s] <CMD> zoomBox 1079.08350 615.63800 1196.35150 720.61800
[11/21 15:07:21   1029s] <CMD> zoomBox 1119.50800 648.80400 1171.54050 695.38400
[11/21 15:07:22   1029s] <CMD> deselectAll
[11/21 15:07:22   1029s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_156
[11/21 15:07:24   1029s] <CMD> zoomBox 1113.81800 644.13500 1175.03300 698.93550
[11/21 15:07:24   1029s] <CMD> zoomBox 1107.12400 638.64300 1179.14150 703.11400
[11/21 15:07:24   1029s] <CMD> zoomBox 1099.24850 632.18150 1183.97500 708.03000
[11/21 15:07:24   1029s] <CMD> zoomBox 1079.08300 615.63650 1196.35200 720.61750
[11/21 15:07:25   1029s] <CMD> zoomBox 987.97500 540.88600 1252.27250 777.48850
[11/21 15:07:26   1029s] <CMD> zoomBox 1051.17150 592.73600 1213.48350 738.04000
[11/21 15:07:27   1029s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_156
[11/21 15:07:35   1030s] Loading DTMF_INST/TEST_CONTROL_INST (test_control)
[11/21 15:07:35   1030s] Traverse HInst DTMF_INST/TEST_CONTROL_INST(test_control)
[11/21 15:07:48   1031s] <CMD> gui_group_hinst
[11/21 15:07:51   1032s] <CMD> selectWire 335.8800 677.7600 1176.1800 678.5600 1 VDD
[11/21 15:07:52   1032s] <CMD> fit
[11/21 15:07:53   1032s] <CMD> deselectAll
[11/21 15:07:53   1032s] <CMD> selectWire 720.9100 686.7000 721.1900 696.5000 2 DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/n_1086
[11/21 15:07:56   1032s] <CMD> zoomBox 277.34700 305.83900 1247.25050 1174.10950
[11/21 15:07:57   1032s] <CMD> zoomBox 512.44900 504.95600 1018.74550 958.19950
[11/21 15:08:38   1036s] <CMD> deselectAll
[11/21 15:08:38   1036s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/21 15:08:39   1036s] <CMD> fit
[11/21 15:09:00   1038s] <CMD> clock_opt_design
[11/21 15:09:00   1038s] Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
[11/21 15:13:00   1060s] <CMD> ccopt_design
[11/21 15:13:00   1060s] % Begin ccopt_design (date=11/21 15:13:00, mem=984.9M)
[11/21 15:13:01   1060s] Turning off fast DC mode.
[11/21 15:13:02   1060s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:17:40.5/2:19:05.6 (0.1), mem = 1861.5M
[11/21 15:13:02   1060s] Runtime...
[11/21 15:13:02   1060s] **INFO: User's settings:
[11/21 15:13:02   1060s] setNanoRouteMode -extractThirdPartyCompatible     false
[11/21 15:13:02   1060s] setNanoRouteMode -grouteExpTdStdDelay             52.5
[11/21 15:13:02   1060s] setDesignMode -process                            180
[11/21 15:13:02   1060s] setExtractRCMode -coupling_c_th                   3
[11/21 15:13:02   1060s] setExtractRCMode -engine                          preRoute
[11/21 15:13:02   1060s] setExtractRCMode -lefTechFileMap                  /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/misc/lefdef.layermap
[11/21 15:13:02   1060s] setExtractRCMode -relative_c_th                   0.03
[11/21 15:13:02   1060s] setExtractRCMode -total_c_th                      5
[11/21 15:13:02   1060s] setDelayCalMode -enable_high_fanout               true
[11/21 15:13:02   1060s] setDelayCalMode -engine                           aae
[11/21 15:13:02   1060s] setDelayCalMode -ignoreNetLoad                    false
[11/21 15:13:02   1060s] setDelayCalMode -socv_accuracy_mode               low
[11/21 15:13:02   1060s] setOptMode -activeHoldViews                       { dtmf_view_hold }
[11/21 15:13:02   1060s] setOptMode -activeSetupViews                      { dtmf_view_setup }
[11/21 15:13:02   1060s] setOptMode -autoSetupViews                        { dtmf_view_setup}
[11/21 15:13:02   1060s] setOptMode -autoTDGRSetupViews                    { dtmf_view_setup}
[11/21 15:13:02   1060s] setOptMode -drcMargin                             0
[11/21 15:13:02   1060s] setOptMode -fixDrc                                true
[11/21 15:13:02   1060s] setOptMode -optimizeFF                            true
[11/21 15:13:02   1060s] setOptMode -preserveAllSequential                 true
[11/21 15:13:02   1060s] setOptMode -setupTargetSlack                      0
[11/21 15:13:02   1060s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[11/21 15:13:02   1060s] setRouteMode -earlyGlobalMaxRouteLayer            4
[11/21 15:13:02   1060s] setRouteMode -earlyGlobalMinRouteLayer            2
[11/21 15:13:02   1060s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[11/21 15:13:02   1060s] 
[11/21 15:13:02   1060s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/21 15:13:02   1060s] (ccopt_design): create_ccopt_clock_tree_spec
[11/21 15:13:02   1060s] Creating clock tree spec for modes (timing configs): common
[11/21 15:13:03   1060s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/21 15:13:03   1060s] Reset timing graph...
[11/21 15:13:03   1060s] Ignoring AAE DB Resetting ...
[11/21 15:13:03   1060s] Reset timing graph done.
[11/21 15:13:03   1060s] Ignoring AAE DB Resetting ...
[11/21 15:13:05   1060s] Analyzing clock structure...
[11/21 15:13:06   1060s] Analyzing clock structure done.
[11/21 15:13:06   1060s] Reset timing graph...
[11/21 15:13:06   1061s] Ignoring AAE DB Resetting ...
[11/21 15:13:06   1061s] Reset timing graph done.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2...
[11/21 15:13:06   1061s]   clock_tree vclk2 contains 1 sinks and 0 clock gates.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2 done.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2<1>...
[11/21 15:13:06   1061s]   clock_tree vclk2<1> contains 12 sinks and 0 clock gates.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2<1> done.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2<2>...
[11/21 15:13:06   1061s]   clock_tree vclk2<2> contains 9 sinks and 0 clock gates.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2<2> done.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2<3>...
[11/21 15:13:06   1061s]   clock_tree vclk2<3> contains 129 sinks and 0 clock gates.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2<3> done.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2<4>...
[11/21 15:13:06   1061s]   clock_tree vclk2<4> contains 1 sinks and 0 clock gates.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk2<4> done.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk1...
[11/21 15:13:06   1061s]   clock_tree vclk1 contains 394 sinks and 0 clock gates.
[11/21 15:13:06   1061s] Extracting original clock gating for vclk1 done.
[11/21 15:13:06   1061s] The skew group vclk1/common was created. It contains 394 sinks and 1 sources.
[11/21 15:13:06   1061s] The skew group vclk2/common was created. It contains 152 sinks and 5 sources.
[11/21 15:13:06   1061s] Checking clock tree convergence...
[11/21 15:13:06   1061s] Checking clock tree convergence done.
[11/21 15:13:06   1061s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/21 15:13:07   1061s] Set place::cacheFPlanSiteMark to 1
[11/21 15:13:07   1061s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/21 15:13:07   1061s] Using CCOpt effort standard.
[11/21 15:13:07   1061s] CCOpt::Phase::Initialization...
[11/21 15:13:07   1061s] Check Prerequisites...
[11/21 15:13:07   1061s] Leaving CCOpt scope - CheckPlace...
[11/21 15:13:07   1061s] OPERPROF: Starting checkPlace at level 1, MEM:1884.9M, EPOCH TIME: 1763718187.544428
[11/21 15:13:07   1061s] Processing tracks to init pin-track alignment.
[11/21 15:13:07   1061s] z: 2, totalTracks: 1
[11/21 15:13:07   1061s] z: 4, totalTracks: 1
[11/21 15:13:07   1061s] z: 6, totalTracks: 1
[11/21 15:13:07   1061s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:07   1061s] All LLGs are deleted
[11/21 15:13:07   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:07   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:07   1061s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1884.9M, EPOCH TIME: 1763718187.790193
[11/21 15:13:07   1061s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.017, MEM:1884.9M, EPOCH TIME: 1763718187.806988
[11/21 15:13:07   1061s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1884.9M, EPOCH TIME: 1763718187.827731
[11/21 15:13:07   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:07   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:07   1061s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1884.9M, EPOCH TIME: 1763718187.850266
[11/21 15:13:07   1061s] Max number of tech site patterns supported in site array is 256.
[11/21 15:13:07   1061s] Core basic site is tsm3site
[11/21 15:13:07   1061s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1884.9M, EPOCH TIME: 1763718187.925759
[11/21 15:13:07   1061s] After signature check, allow fast init is false, keep pre-filter is true.
[11/21 15:13:07   1061s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/21 15:13:07   1061s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1884.9M, EPOCH TIME: 1763718187.927893
[11/21 15:13:07   1061s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/21 15:13:07   1061s] SiteArray: use 1,069,056 bytes
[11/21 15:13:07   1061s] SiteArray: current memory after site array memory allocation 1884.9M
[11/21 15:13:07   1061s] SiteArray: FP blocked sites are writable
[11/21 15:13:07   1061s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/21 15:13:07   1061s] Atter site array init, number of instance map data is 0.
[11/21 15:13:07   1061s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.119, MEM:1884.9M, EPOCH TIME: 1763718187.969637
[11/21 15:13:07   1061s] 
[11/21 15:13:07   1061s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:08   1061s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.246, MEM:1884.9M, EPOCH TIME: 1763718188.073846
[11/21 15:13:08   1061s] Begin checking placement ... (start mem=1884.9M, init mem=1884.9M)
[11/21 15:13:08   1061s] Begin checking exclusive groups violation ...
[11/21 15:13:08   1061s] There are 0 groups to check, max #box is 0, total #box is 0
[11/21 15:13:08   1061s] Finished checking exclusive groups violations. Found 0 Vio.
[11/21 15:13:08   1061s] 
[11/21 15:13:08   1061s] Running CheckPlace using 1 thread in normal mode...
[11/21 15:13:08   1061s] 
[11/21 15:13:08   1061s] ...checkPlace normal is done!
[11/21 15:13:08   1061s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1884.9M, EPOCH TIME: 1763718188.264319
[11/21 15:13:08   1061s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1884.9M, EPOCH TIME: 1763718188.267297
[11/21 15:13:08   1061s] *info: Placed = 5636           (Fixed = 4)
[11/21 15:13:08   1061s] *info: Unplaced = 0           
[11/21 15:13:08   1061s] Placement Density:48.59%(130129/267812)
[11/21 15:13:08   1061s] Placement Density (including fixed std cells):48.59%(130129/267812)
[11/21 15:13:08   1061s] All LLGs are deleted
[11/21 15:13:08   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5800).
[11/21 15:13:08   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:08   1061s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1884.9M, EPOCH TIME: 1763718188.288158
[11/21 15:13:08   1061s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1884.9M, EPOCH TIME: 1763718188.288505
[11/21 15:13:08   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:08   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:08   1061s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1884.9M)
[11/21 15:13:08   1061s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.762, MEM:1884.9M, EPOCH TIME: 1763718188.306248
[11/21 15:13:08   1061s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.9)
[11/21 15:13:08   1061s] Innovus will update I/O latencies
[11/21 15:13:08   1061s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/21 15:13:08   1061s] 
[11/21 15:13:08   1061s] 
[11/21 15:13:08   1061s] 
[11/21 15:13:08   1061s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:01.0)
[11/21 15:13:08   1061s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:08   1061s] UM:*                                                                   Check Prerequisites
[11/21 15:13:08   1061s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:01.3)
[11/21 15:13:08   1061s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:08   1061s] UM:*                                                                   CCOpt::Phase::Initialization
[11/21 15:13:08   1061s] Info: 1 threads available for lower-level modules during optimization.
[11/21 15:13:08   1061s] Executing ccopt post-processing.
[11/21 15:13:08   1061s] Synthesizing clock trees with CCOpt...
[11/21 15:13:09   1061s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:17:41.2/2:19:12.6 (0.1), mem = 1884.9M
[11/21 15:13:09   1061s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/21 15:13:09   1061s] CCOpt::Phase::PreparingToBalance...
[11/21 15:13:09   1061s] Leaving CCOpt scope - Initializing power interface...
[11/21 15:13:09   1061s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:09   1061s] 
[11/21 15:13:09   1061s] Positive (advancing) pin insertion delays
[11/21 15:13:09   1061s] =========================================
[11/21 15:13:09   1061s] 
[11/21 15:13:09   1061s] Found 0 advancing pin insertion delay (0.000% of 546 clock tree sinks)
[11/21 15:13:09   1061s] 
[11/21 15:13:09   1061s] Negative (delaying) pin insertion delays
[11/21 15:13:09   1061s] ========================================
[11/21 15:13:09   1061s] 
[11/21 15:13:09   1061s] Found 0 delaying pin insertion delay (0.000% of 546 clock tree sinks)
[11/21 15:13:09   1061s] Notify start of optimization...
[11/21 15:13:09   1061s] Notify start of optimization done.
[11/21 15:13:09   1061s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/21 15:13:09   1061s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1884.9M, EPOCH TIME: 1763718189.248390
[11/21 15:13:09   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:09   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:09   1061s] All LLGs are deleted
[11/21 15:13:09   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:09   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:09   1061s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1884.9M, EPOCH TIME: 1763718189.248485
[11/21 15:13:09   1061s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1884.9M, EPOCH TIME: 1763718189.248525
[11/21 15:13:09   1061s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1869.9M, EPOCH TIME: 1763718189.253068
[11/21 15:13:09   1061s] ### Creating LA Mngr. totSessionCpu=0:17:41 mem=1869.9M
[11/21 15:13:09   1061s] ### Creating LA Mngr, finished. totSessionCpu=0:17:41 mem=1869.9M
[11/21 15:13:10   1061s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1869.88 MB )
[11/21 15:13:10   1061s] (I)      ==================== Layers =====================
[11/21 15:13:10   1061s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:10   1061s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:13:10   1061s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:10   1061s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:13:10   1061s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:13:10   1061s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:13:10   1061s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:13:10   1061s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:13:10   1061s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:13:10   1061s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:13:10   1061s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:13:10   1061s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:13:10   1061s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:13:10   1061s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:13:10   1061s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:10   1061s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:13:10   1061s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:10   1061s] (I)      Started Import and model ( Curr Mem: 1869.88 MB )
[11/21 15:13:10   1061s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:10   1061s] (I)      == Non-default Options ==
[11/21 15:13:10   1061s] (I)      Maximum routing layer                              : 4
[11/21 15:13:10   1061s] (I)      Number of threads                                  : 1
[11/21 15:13:10   1061s] (I)      Method to set GCell size                           : row
[11/21 15:13:10   1061s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:13:10   1061s] (I)      Use row-based GCell size
[11/21 15:13:10   1061s] (I)      Use row-based GCell align
[11/21 15:13:10   1061s] (I)      layer 0 area = 0
[11/21 15:13:10   1061s] (I)      layer 1 area = 0
[11/21 15:13:10   1061s] (I)      layer 2 area = 0
[11/21 15:13:10   1061s] (I)      layer 3 area = 0
[11/21 15:13:11   1061s] (I)      GCell unit size   : 10080
[11/21 15:13:11   1061s] (I)      GCell multiplier  : 1
[11/21 15:13:11   1061s] (I)      GCell row height  : 10080
[11/21 15:13:11   1061s] (I)      Actual row height : 10080
[11/21 15:13:11   1061s] (I)      GCell align ref   : 670560 670880
[11/21 15:13:11   1061s] [NR-eGR] Track table information for default rule: 
[11/21 15:13:11   1061s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:13:11   1061s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:13:11   1061s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:13:11   1061s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:13:11   1061s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:13:11   1061s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:13:11   1061s] (I)      ================ Default via ================
[11/21 15:13:11   1061s] (I)      +---+------------------+--------------------+
[11/21 15:13:11   1061s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:13:11   1061s] (I)      +---+------------------+--------------------+
[11/21 15:13:11   1061s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/21 15:13:11   1061s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:13:11   1061s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:13:11   1061s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:13:11   1061s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:13:11   1061s] (I)      +---+------------------+--------------------+
[11/21 15:13:11   1061s] [NR-eGR] Read 3049 PG shapes
[11/21 15:13:11   1061s] [NR-eGR] Read 0 clock shapes
[11/21 15:13:11   1061s] [NR-eGR] Read 0 other shapes
[11/21 15:13:11   1061s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:13:11   1061s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:13:11   1061s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:13:11   1061s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:13:11   1061s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:13:11   1061s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:13:11   1061s] [NR-eGR] #Other Blockages    : 0
[11/21 15:13:11   1061s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:13:11   1061s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 15:13:11   1061s] [NR-eGR] Read 6000 nets ( ignored 0 )
[11/21 15:13:11   1061s] (I)      early_global_route_priority property id does not exist.
[11/21 15:13:11   1061s] (I)      Read Num Blocks=5716  Num Prerouted Wires=0  Num CS=0
[11/21 15:13:11   1061s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/21 15:13:11   1061s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/21 15:13:11   1061s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/21 15:13:11   1061s] (I)      Number of ignored nets                =      0
[11/21 15:13:11   1061s] (I)      Number of connected nets              =      0
[11/21 15:13:11   1061s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 15:13:11   1061s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/21 15:13:11   1061s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:13:11   1061s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:13:11   1061s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:13:11   1061s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:13:11   1061s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:13:11   1061s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:13:11   1061s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:13:11   1061s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/21 15:13:11   1061s] (I)      Ndr track 0 does not exist
[11/21 15:13:11   1061s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:13:11   1061s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:13:11   1061s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:13:11   1061s] (I)      Site width          :  1320  (dbu)
[11/21 15:13:11   1061s] (I)      Row height          : 10080  (dbu)
[11/21 15:13:11   1061s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:13:11   1061s] (I)      GCell width         : 10080  (dbu)
[11/21 15:13:11   1061s] (I)      GCell height        : 10080  (dbu)
[11/21 15:13:11   1061s] (I)      Grid                :   300   300     4
[11/21 15:13:11   1061s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:13:11   1061s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:13:11   1061s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:13:11   1061s] (I)      Default wire width  :   460   560   560   560
[11/21 15:13:11   1061s] (I)      Default wire space  :   460   560   560   560
[11/21 15:13:11   1061s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:13:11   1061s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:13:11   1061s] (I)      First track coord   :   560   660   560   660
[11/21 15:13:11   1061s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:13:11   1061s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:13:11   1061s] (I)      Num of masks        :     1     1     1     1
[11/21 15:13:11   1061s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:13:11   1061s] (I)      --------------------------------------------------------
[11/21 15:13:11   1061s] 
[11/21 15:13:11   1061s] [NR-eGR] ============ Routing rule table ============
[11/21 15:13:11   1061s] [NR-eGR] Rule id: 0  Nets: 5943
[11/21 15:13:11   1061s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:13:11   1061s] (I)                    Layer     2     3     4 
[11/21 15:13:11   1061s] (I)                    Pitch  1320  1120  1320 
[11/21 15:13:11   1061s] (I)             #Used tracks     1     1     1 
[11/21 15:13:11   1061s] (I)       #Fully used tracks     1     1     1 
[11/21 15:13:11   1061s] [NR-eGR] ========================================
[11/21 15:13:11   1061s] [NR-eGR] 
[11/21 15:13:11   1061s] (I)      =============== Blocked Tracks ===============
[11/21 15:13:11   1061s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:11   1061s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:13:11   1061s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:11   1061s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:13:11   1061s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:13:11   1061s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:13:11   1061s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:13:11   1061s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:11   1061s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 1.09 sec, Curr Mem: 1883.02 MB )
[11/21 15:13:11   1061s] (I)      Reset routing kernel
[11/21 15:13:11   1061s] (I)      Started Global Routing ( Curr Mem: 1883.02 MB )
[11/21 15:13:11   1061s] (I)      totalPins=22363  totalGlobalPin=21232 (94.94%)
[11/21 15:13:11   1061s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:13:11   1061s] [NR-eGR] Layer group 1: route 5943 net(s) in layer range [2, 4]
[11/21 15:13:11   1061s] (I)      
[11/21 15:13:11   1061s] (I)      ============  Phase 1a Route ============
[11/21 15:13:12   1061s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[11/21 15:13:12   1061s] (I)      Usage: 59670 = (29070 H, 30600 V) = (8.20% H, 4.96% V) = (1.465e+05um H, 1.542e+05um V)
[11/21 15:13:12   1061s] (I)      
[11/21 15:13:12   1061s] (I)      ============  Phase 1b Route ============
[11/21 15:13:12   1061s] (I)      Usage: 59684 = (29069 H, 30615 V) = (8.20% H, 4.96% V) = (1.465e+05um H, 1.543e+05um V)
[11/21 15:13:12   1061s] (I)      Overflow of layer group 1: 0.17% H + 0.48% V. EstWL: 3.008074e+05um
[11/21 15:13:12   1061s] (I)      Congestion metric : 0.17%H 0.48%V, 0.65%HV
[11/21 15:13:12   1061s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:13:12   1061s] (I)      
[11/21 15:13:12   1061s] (I)      ============  Phase 1c Route ============
[11/21 15:13:12   1061s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:12   1061s] (I)      Usage: 61515 = (30837 H, 30678 V) = (8.70% H, 4.97% V) = (1.554e+05um H, 1.546e+05um V)
[11/21 15:13:12   1061s] (I)      
[11/21 15:13:12   1061s] (I)      ============  Phase 1d Route ============
[11/21 15:13:13   1061s] (I)      Usage: 61503 = (30823 H, 30680 V) = (8.70% H, 4.97% V) = (1.553e+05um H, 1.546e+05um V)
[11/21 15:13:13   1061s] (I)      
[11/21 15:13:13   1061s] (I)      ============  Phase 1e Route ============
[11/21 15:13:13   1061s] (I)      Usage: 61503 = (30823 H, 30680 V) = (8.70% H, 4.97% V) = (1.553e+05um H, 1.546e+05um V)
[11/21 15:13:13   1061s] [NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.16% V. EstWL: 3.099751e+05um
[11/21 15:13:13   1061s] (I)      
[11/21 15:13:13   1061s] (I)      ============  Phase 1l Route ============
[11/21 15:13:13   1061s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:13:13   1061s] (I)      Layer  2:     316851     28428       169      335633      349348    (49.00%) 
[11/21 15:13:13   1061s] (I)      Layer  3:     355622     32046       174      414666      392634    (51.36%) 
[11/21 15:13:13   1061s] (I)      Layer  4:     300731     11680        29      346324      338657    (50.56%) 
[11/21 15:13:13   1061s] (I)      Total:        973204     72154       372     1096623     1080639    (50.37%) 
[11/21 15:13:13   1061s] (I)      
[11/21 15:13:13   1061s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:13:13   1061s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/21 15:13:13   1061s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:13:13   1061s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[11/21 15:13:13   1061s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/21 15:13:13   1061s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:13   1061s] [NR-eGR]  Metal2 ( 2)       124( 0.27%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[11/21 15:13:13   1061s] [NR-eGR]  Metal3 ( 3)        58( 0.13%)         2( 0.00%)         5( 0.01%)         2( 0.00%)   ( 0.15%) 
[11/21 15:13:13   1061s] [NR-eGR]  Metal4 ( 4)        25( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/21 15:13:13   1061s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/21 15:13:13   1061s] [NR-eGR]        Total       207( 0.15%)         2( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.16%) 
[11/21 15:13:13   1061s] [NR-eGR] 
[11/21 15:13:13   1061s] (I)      Finished Global Routing ( CPU: 0.13 sec, Real: 1.52 sec, Curr Mem: 1883.02 MB )
[11/21 15:13:13   1061s] (I)      total 2D Cap : 978173 = (357588 H, 620585 V)
[11/21 15:13:13   1061s] [NR-eGR] Overflow after Early Global Route 0.15% H + 0.14% V
[11/21 15:13:13   1061s] (I)      ============= Track Assignment ============
[11/21 15:13:13   1061s] (I)      Started Track Assignment (1T) ( Curr Mem: 1883.02 MB )
[11/21 15:13:13   1061s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:13:13   1061s] (I)      Run Multi-thread track assignment
[11/21 15:13:13   1061s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.29 sec, Curr Mem: 1883.02 MB )
[11/21 15:13:13   1061s] (I)      Started Export ( Curr Mem: 1883.02 MB )
[11/21 15:13:13   1061s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:13:13   1061s] [NR-eGR] -----------------------------------
[11/21 15:13:13   1061s] [NR-eGR]  Metal1  (1H)             0  22196 
[11/21 15:13:13   1061s] [NR-eGR]  Metal2  (2V)        104756  32027 
[11/21 15:13:13   1061s] [NR-eGR]  Metal3  (3H)        159853   4136 
[11/21 15:13:13   1061s] [NR-eGR]  Metal4  (4V)         59564     57 
[11/21 15:13:13   1061s] [NR-eGR]  Metal5  (5H)             0     57 
[11/21 15:13:13   1061s] [NR-eGR]  Metal6  (6V)             0      0 
[11/21 15:13:13   1061s] [NR-eGR] -----------------------------------
[11/21 15:13:13   1061s] [NR-eGR]          Total       324173  58473 
[11/21 15:13:13   1061s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:13   1061s] [NR-eGR] Total half perimeter of net bounding box: 256833um
[11/21 15:13:13   1061s] [NR-eGR] Total length: 324173um, number of vias: 58473
[11/21 15:13:13   1061s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:13   1061s] [NR-eGR] Total eGR-routed clock nets wire length: 7727um, number of vias: 1552
[11/21 15:13:13   1061s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:13   1061s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.31 sec, Curr Mem: 1883.02 MB )
[11/21 15:13:14   1061s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 3.96 sec, Curr Mem: 1881.02 MB )
[11/21 15:13:14   1061s] (I)      ====================================== Runtime Summary ======================================
[11/21 15:13:14   1061s] (I)       Step                                              %     Start    Finish      Real       CPU 
[11/21 15:13:14   1061s] (I)      ---------------------------------------------------------------------------------------------
[11/21 15:13:14   1061s] (I)       Early Global Route kernel                   100.00%  0.06 sec  4.03 sec  3.96 sec  0.36 sec 
[11/21 15:13:14   1061s] (I)       +-Import and model                           27.49%  0.32 sec  1.41 sec  1.09 sec  0.06 sec 
[11/21 15:13:14   1061s] (I)       | +-Create place DB                           4.35%  0.32 sec  0.49 sec  0.17 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | | +-Import place data                       4.34%  0.32 sec  0.49 sec  0.17 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Read instances and placement          3.70%  0.32 sec  0.47 sec  0.15 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Read nets                             0.61%  0.47 sec  0.49 sec  0.02 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | +-Create route DB                          19.81%  0.49 sec  1.28 sec  0.79 sec  0.03 sec 
[11/21 15:13:14   1061s] (I)       | | +-Import route data (1T)                 14.20%  0.71 sec  1.28 sec  0.56 sec  0.03 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.65%  1.01 sec  1.08 sec  0.07 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Read routing blockages              0.00%  1.01 sec  1.01 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Read instance blockages             0.81%  1.02 sec  1.05 sec  0.03 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Read PG blockages                   0.81%  1.05 sec  1.08 sec  0.03 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Read clock blockages                0.00%  1.08 sec  1.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Read other blockages                0.00%  1.08 sec  1.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Read halo blockages                 0.00%  1.08 sec  1.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Read boundary cut boxes             0.00%  1.08 sec  1.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Read blackboxes                       0.00%  1.08 sec  1.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Read prerouted                        0.01%  1.08 sec  1.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Read unlegalized nets                 0.01%  1.08 sec  1.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Read nets                             0.07%  1.08 sec  1.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Set up via pillars                    0.48%  1.08 sec  1.10 sec  0.02 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Initialize 3D grid graph              0.01%  1.10 sec  1.10 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Model blockage capacity               3.61%  1.10 sec  1.25 sec  0.14 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Initialize 3D capacity              3.59%  1.10 sec  1.25 sec  0.14 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | +-Read aux data                             0.00%  1.28 sec  1.28 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | +-Others data preparation                   0.02%  1.28 sec  1.28 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | +-Create route kernel                       3.25%  1.28 sec  1.41 sec  0.13 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       +-Global Routing                             38.27%  1.50 sec  3.01 sec  1.52 sec  0.13 sec 
[11/21 15:13:14   1061s] (I)       | +-Initialization                            0.77%  1.50 sec  1.53 sec  0.03 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | +-Net group 1                              36.41%  1.56 sec  3.01 sec  1.44 sec  0.12 sec 
[11/21 15:13:14   1061s] (I)       | | +-Generate topology                       2.12%  1.56 sec  1.65 sec  0.08 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | +-Phase 1a                               20.33%  1.77 sec  2.57 sec  0.81 sec  0.03 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Pattern routing (1T)                 11.95%  1.77 sec  2.24 sec  0.47 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.18%  2.24 sec  2.29 sec  0.05 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Add via demand to 2D                  7.17%  2.29 sec  2.57 sec  0.28 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | +-Phase 1b                                0.14%  2.57 sec  2.58 sec  0.01 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Monotonic routing (1T)                0.13%  2.57 sec  2.58 sec  0.01 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | +-Phase 1c                                1.98%  2.58 sec  2.66 sec  0.08 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Two level Routing                     1.98%  2.58 sec  2.66 sec  0.08 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Two Level Routing (Regular)         1.78%  2.58 sec  2.65 sec  0.07 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  2.65 sec  2.66 sec  0.01 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | +-Phase 1d                                6.80%  2.66 sec  2.93 sec  0.27 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Detoured routing (1T)                 6.79%  2.66 sec  2.93 sec  0.27 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | +-Phase 1e                                0.03%  2.93 sec  2.93 sec  0.00 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Route legalization                    0.03%  2.93 sec  2.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | | | +-Legalize Blockage Violations        0.02%  2.93 sec  2.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | | +-Phase 1l                                2.03%  2.93 sec  3.01 sec  0.08 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | | | +-Layer assignment (1T)                 1.93%  2.93 sec  3.01 sec  0.08 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | +-Clean cong LA                             0.00%  3.01 sec  3.01 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       +-Export 3D cong map                          1.76%  3.01 sec  3.08 sec  0.07 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | +-Export 2D cong map                        0.18%  3.08 sec  3.08 sec  0.01 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       +-Extract Global 3D Wires                     0.11%  3.09 sec  3.09 sec  0.00 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       +-Track Assignment (1T)                       7.35%  3.09 sec  3.38 sec  0.29 sec  0.09 sec 
[11/21 15:13:14   1061s] (I)       | +-Initialization                            1.43%  3.09 sec  3.15 sec  0.06 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | +-Track Assignment Kernel                   5.88%  3.15 sec  3.38 sec  0.23 sec  0.09 sec 
[11/21 15:13:14   1061s] (I)       | +-Free Memory                               0.00%  3.38 sec  3.38 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       +-Export                                      7.73%  3.38 sec  3.69 sec  0.31 sec  0.04 sec 
[11/21 15:13:14   1061s] (I)       | +-Export DB wires                           1.66%  3.38 sec  3.45 sec  0.07 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | | +-Export all nets                         1.54%  3.38 sec  3.44 sec  0.06 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)       | | +-Set wire vias                           0.07%  3.44 sec  3.45 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       | +-Report wirelength                         2.18%  3.45 sec  3.53 sec  0.09 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | +-Update net boxes                          2.99%  3.53 sec  3.65 sec  0.12 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)       | +-Update timing                             0.00%  3.69 sec  3.69 sec  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)       +-Postprocess design                          7.66%  3.69 sec  3.99 sec  0.30 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)      ======================= Summary by functions ========================
[11/21 15:13:14   1061s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:13:14   1061s] (I)      ---------------------------------------------------------------------
[11/21 15:13:14   1061s] (I)        0  Early Global Route kernel           100.00%  3.96 sec  0.36 sec 
[11/21 15:13:14   1061s] (I)        1  Global Routing                       38.27%  1.52 sec  0.13 sec 
[11/21 15:13:14   1061s] (I)        1  Import and model                     27.49%  1.09 sec  0.06 sec 
[11/21 15:13:14   1061s] (I)        1  Export                                7.73%  0.31 sec  0.04 sec 
[11/21 15:13:14   1061s] (I)        1  Postprocess design                    7.66%  0.30 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        1  Track Assignment (1T)                 7.35%  0.29 sec  0.09 sec 
[11/21 15:13:14   1061s] (I)        1  Export 3D cong map                    1.76%  0.07 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        1  Extract Global 3D Wires               0.11%  0.00 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        2  Net group 1                          36.41%  1.44 sec  0.12 sec 
[11/21 15:13:14   1061s] (I)        2  Create route DB                      19.81%  0.79 sec  0.03 sec 
[11/21 15:13:14   1061s] (I)        2  Track Assignment Kernel               5.88%  0.23 sec  0.09 sec 
[11/21 15:13:14   1061s] (I)        2  Create place DB                       4.35%  0.17 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        2  Create route kernel                   3.25%  0.13 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        2  Update net boxes                      2.99%  0.12 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        2  Initialization                        2.20%  0.09 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        2  Report wirelength                     2.18%  0.09 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        2  Export DB wires                       1.66%  0.07 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        2  Export 2D cong map                    0.18%  0.01 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        2  Others data preparation               0.02%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        3  Phase 1a                             20.33%  0.81 sec  0.03 sec 
[11/21 15:13:14   1061s] (I)        3  Import route data (1T)               14.20%  0.56 sec  0.03 sec 
[11/21 15:13:14   1061s] (I)        3  Phase 1d                              6.80%  0.27 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        3  Import place data                     4.34%  0.17 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        3  Generate topology                     2.12%  0.08 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        3  Phase 1l                              2.03%  0.08 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        3  Phase 1c                              1.98%  0.08 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        3  Export all nets                       1.54%  0.06 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        3  Phase 1b                              0.14%  0.01 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        3  Set wire vias                         0.07%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        3  Phase 1e                              0.03%  0.00 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        4  Pattern routing (1T)                 11.95%  0.47 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        4  Add via demand to 2D                  7.17%  0.28 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        4  Detoured routing (1T)                 6.79%  0.27 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        4  Read instances and placement          3.70%  0.15 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        4  Model blockage capacity               3.61%  0.14 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        4  Two level Routing                     1.98%  0.08 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        4  Layer assignment (1T)                 1.93%  0.08 sec  0.02 sec 
[11/21 15:13:14   1061s] (I)        4  Read blockages ( Layer 2-4 )          1.65%  0.07 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        4  Pattern Routing Avoiding Blockages    1.18%  0.05 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        4  Read nets                             0.68%  0.03 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        4  Set up via pillars                    0.48%  0.02 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        4  Monotonic routing (1T)                0.13%  0.01 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        4  Route legalization                    0.03%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        4  Read unlegalized nets                 0.01%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        4  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        5  Initialize 3D capacity                3.59%  0.14 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        5  Two Level Routing (Regular)           1.78%  0.07 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        5  Read instance blockages               0.81%  0.03 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        5  Read PG blockages                     0.81%  0.03 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        5  Two Level Routing (Strong)            0.18%  0.01 sec  0.01 sec 
[11/21 15:13:14   1061s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:13:14   1061s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.4 real=0:00:05.1)
[11/21 15:13:14   1061s] Legalization setup...
[11/21 15:13:14   1061s] Using cell based legalization.
[11/21 15:13:14   1061s] Initializing placement interface...
[11/21 15:13:14   1061s]   Use check_library -place or consult logv if problems occur.
[11/21 15:13:14   1061s]   Leaving CCOpt scope - Initializing placement interface...
[11/21 15:13:14   1061s] OPERPROF: Starting DPlace-Init at level 1, MEM:1874.0M, EPOCH TIME: 1763718194.723660
[11/21 15:13:14   1061s] Processing tracks to init pin-track alignment.
[11/21 15:13:14   1061s] z: 2, totalTracks: 1
[11/21 15:13:14   1061s] z: 4, totalTracks: 1
[11/21 15:13:14   1061s] z: 6, totalTracks: 1
[11/21 15:13:14   1061s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:14   1061s] All LLGs are deleted
[11/21 15:13:14   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:14   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:14   1061s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1874.0M, EPOCH TIME: 1763718194.727654
[11/21 15:13:14   1061s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1874.0M, EPOCH TIME: 1763718194.727868
[11/21 15:13:14   1061s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1874.0M, EPOCH TIME: 1763718194.766755
[11/21 15:13:14   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:14   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:14   1061s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1874.0M, EPOCH TIME: 1763718194.767031
[11/21 15:13:14   1061s] Max number of tech site patterns supported in site array is 256.
[11/21 15:13:14   1061s] Core basic site is tsm3site
[11/21 15:13:15   1061s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1874.0M, EPOCH TIME: 1763718195.161564
[11/21 15:13:15   1061s] After signature check, allow fast init is false, keep pre-filter is true.
[11/21 15:13:15   1061s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/21 15:13:15   1061s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1874.0M, EPOCH TIME: 1763718195.162101
[11/21 15:13:15   1061s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/21 15:13:15   1061s] SiteArray: use 1,069,056 bytes
[11/21 15:13:15   1061s] SiteArray: current memory after site array memory allocation 1874.0M
[11/21 15:13:15   1061s] SiteArray: FP blocked sites are writable
[11/21 15:13:15   1061s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 15:13:15   1061s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1874.0M, EPOCH TIME: 1763718195.189306
[11/21 15:13:15   1061s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.003, MEM:1874.0M, EPOCH TIME: 1763718195.191951
[11/21 15:13:15   1061s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/21 15:13:15   1061s] Atter site array init, number of instance map data is 0.
[11/21 15:13:15   1061s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.505, MEM:1874.0M, EPOCH TIME: 1763718195.271881
[11/21 15:13:15   1061s] 
[11/21 15:13:15   1061s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:15   1061s] OPERPROF:     Starting CMU at level 3, MEM:1874.0M, EPOCH TIME: 1763718195.308294
[11/21 15:13:15   1061s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.078, MEM:1874.0M, EPOCH TIME: 1763718195.386222
[11/21 15:13:15   1061s] 
[11/21 15:13:15   1061s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:15   1061s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.628, MEM:1874.0M, EPOCH TIME: 1763718195.394753
[11/21 15:13:15   1061s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1874.0M, EPOCH TIME: 1763718195.395010
[11/21 15:13:15   1061s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1874.0M, EPOCH TIME: 1763718195.395278
[11/21 15:13:15   1061s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1874.0MB).
[11/21 15:13:15   1061s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.711, MEM:1874.0M, EPOCH TIME: 1763718195.434417
[11/21 15:13:15   1061s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.8)
[11/21 15:13:15   1061s] Initializing placement interface done.
[11/21 15:13:15   1061s] Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:13:15   1061s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1874.0M, EPOCH TIME: 1763718195.434566
[11/21 15:13:15   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/21 15:13:15   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:15   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:15   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:15   1061s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1874.0M, EPOCH TIME: 1763718195.444778
[11/21 15:13:15   1061s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:15   1061s] Leaving CCOpt scope - Initializing placement interface...
[11/21 15:13:15   1061s] OPERPROF: Starting DPlace-Init at level 1, MEM:1874.0M, EPOCH TIME: 1763718195.721068
[11/21 15:13:15   1061s] Processing tracks to init pin-track alignment.
[11/21 15:13:15   1061s] z: 2, totalTracks: 1
[11/21 15:13:15   1061s] z: 4, totalTracks: 1
[11/21 15:13:15   1061s] z: 6, totalTracks: 1
[11/21 15:13:15   1061s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:15   1061s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1874.0M, EPOCH TIME: 1763718195.726097
[11/21 15:13:15   1061s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:15   1061s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:15   1061s] 
[11/21 15:13:15   1061s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:15   1061s] OPERPROF:     Starting CMU at level 3, MEM:1874.0M, EPOCH TIME: 1763718195.735809
[11/21 15:13:15   1061s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1874.0M, EPOCH TIME: 1763718195.736742
[11/21 15:13:15   1061s] 
[11/21 15:13:15   1061s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:15   1061s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1874.0M, EPOCH TIME: 1763718195.737406
[11/21 15:13:15   1061s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1874.0M, EPOCH TIME: 1763718195.737447
[11/21 15:13:15   1061s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1874.0M, EPOCH TIME: 1763718195.737489
[11/21 15:13:15   1061s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1874.0MB).
[11/21 15:13:15   1061s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1874.0M, EPOCH TIME: 1763718195.738149
[11/21 15:13:15   1061s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:15   1061s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:16   1061s] (I)      Load db... (mem=1874.0M)
[11/21 15:13:16   1061s] (I)      Read data from FE... (mem=1874.0M)
[11/21 15:13:16   1061s] (I)      Number of ignored instance 0
[11/21 15:13:16   1061s] (I)      Number of inbound cells 0
[11/21 15:13:16   1061s] (I)      Number of opened ILM blockages 0
[11/21 15:13:16   1061s] (I)      Number of instances temporarily fixed by detailed placement 75
[11/21 15:13:16   1061s] (I)      numMoveCells=5632, numMacros=75  numPads=57  numMultiRowHeightInsts=0
[11/21 15:13:16   1061s] (I)      cell height: 10080, count: 5632
[11/21 15:13:16   1061s] (I)      Read rows... (mem=1875.1M)
[11/21 15:13:16   1061s] (I)      rowRegion is not equal to core box, resetting core box
[11/21 15:13:16   1061s] (I)      rowRegion : (670560, 670880) - (2353560, 2354240)
[11/21 15:13:16   1061s] (I)      coreBox   : (670560, 670880) - (2353920, 2354240)
[11/21 15:13:16   1061s] (I)      Done Read rows (cpu=0.010s, mem=1875.1M)
[11/21 15:13:16   1061s] (I)      Done Read data from FE (cpu=0.010s, mem=1875.1M)
[11/21 15:13:16   1061s] (I)      Done Load db (cpu=0.010s, mem=1875.1M)
[11/21 15:13:16   1061s] (I)      Constructing placeable region... (mem=1875.1M)
[11/21 15:13:16   1061s] (I)      Constructing bin map
[11/21 15:13:16   1061s] (I)      Initialize bin information with width=100800 height=100800
[11/21 15:13:16   1061s] (I)      Done constructing bin map
[11/21 15:13:16   1061s] (I)      Compute region effective width... (mem=1875.1M)
[11/21 15:13:16   1061s] (I)      Done Compute region effective width (cpu=0.000s, mem=1875.1M)
[11/21 15:13:16   1061s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1875.1M)
[11/21 15:13:16   1061s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:01.8)
[11/21 15:13:16   1061s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:16   1061s] UM:*                                                                   Legalization setup
[11/21 15:13:16   1061s] Validating CTS configuration...
[11/21 15:13:16   1061s] Checking module port directions...
[11/21 15:13:16   1061s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:17   1061s] Non-default CCOpt properties:
[11/21 15:13:17   1061s]   Public non-default CCOpt properties:
[11/21 15:13:17   1061s]     buffer_cells is set for at least one object
[11/21 15:13:17   1061s]     cts_merge_clock_gates is set for at least one object
[11/21 15:13:17   1061s]     cts_merge_clock_logic is set for at least one object
[11/21 15:13:17   1061s]     inverter_cells is set for at least one object
[11/21 15:13:17   1061s]     route_type is set for at least one object
[11/21 15:13:17   1061s]   No private non-default CCOpt properties
[11/21 15:13:17   1061s] Route type trimming info:
[11/21 15:13:17   1061s]   No route type modifications were made.
[11/21 15:13:17   1061s] 
[11/21 15:13:17   1061s] Trim Metal Layers:
[11/21 15:13:17   1061s] LayerId::1 widthSet size::4
[11/21 15:13:17   1061s] LayerId::2 widthSet size::4
[11/21 15:13:17   1061s] LayerId::3 widthSet size::4
[11/21 15:13:17   1061s] LayerId::4 widthSet size::4
[11/21 15:13:17   1061s] LayerId::5 widthSet size::4
[11/21 15:13:17   1061s] LayerId::6 widthSet size::3
[11/21 15:13:18   1061s] Updating RC grid for preRoute extraction ...
[11/21 15:13:18   1061s] eee: pegSigSF::1.070000
[11/21 15:13:18   1061s] Initializing multi-corner capacitance tables ... 
[11/21 15:13:18   1061s] Initializing multi-corner resistance tables ...
[11/21 15:13:18   1061s] eee: l::1 avDens::0.084936 usedTrk::1067.007143 availTrk::12562.417107 sigTrk::1067.007143
[11/21 15:13:18   1061s] eee: l::2 avDens::0.174414 usedTrk::2090.052582 availTrk::11983.276815 sigTrk::2090.052582
[11/21 15:13:18   1061s] eee: l::3 avDens::0.162985 usedTrk::3174.073796 availTrk::19474.591329 sigTrk::3174.073796
[11/21 15:13:18   1061s] eee: l::4 avDens::0.072878 usedTrk::1184.160814 availTrk::16248.572582 sigTrk::1184.160814
[11/21 15:13:18   1061s] eee: l::5 avDens::0.037163 usedTrk::120.465278 availTrk::3241.533574 sigTrk::120.465278
[11/21 15:13:18   1061s] eee: l::6 avDens::0.044713 usedTrk::244.467461 availTrk::5467.473643 sigTrk::244.467461
[11/21 15:13:18   1061s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:13:18   1061s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260504 uaWl=1.000000 uaWlH=0.183742 aWlH=0.000000 lMod=0 pMax=0.853600 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:13:21   1061s] End AAE Lib Interpolated Model. (MEM=1875.09 CPU Time=0:00:00.0, Real Time=0:00:02.0)
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:24   1061s] (I)      Initializing Steiner engine. 
[11/21 15:13:24   1061s] (I)      ==================== Layers =====================
[11/21 15:13:24   1061s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:24   1061s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:13:24   1061s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:24   1061s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:13:24   1061s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:13:24   1061s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:13:24   1061s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:13:24   1061s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:13:24   1061s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:13:24   1061s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:13:24   1061s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:13:24   1061s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:13:24   1061s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:13:24   1061s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:13:24   1061s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:24   1061s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:13:24   1061s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:26   1061s] Library trimming buffers in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 2 of 9 cells
[11/21 15:13:26   1061s] Original list had 9 cells:
[11/21 15:13:26   1061s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 CLKBUFXL CLKBUFX1 
[11/21 15:13:26   1061s] New trimmed list has 7 cells:
[11/21 15:13:26   1061s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1 
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] Accumulated time to calculate placeable region: 0
[11/21 15:13:26   1061s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk1. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:13:27   1062s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<4>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:13:27   1062s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<3>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:13:27   1062s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<2>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:13:27   1062s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:13:27   1062s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:13:27   1062s] Library trimming inverters in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 5 of 9 cells
[11/21 15:13:27   1062s] Original list had 9 cells:
[11/21 15:13:27   1062s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 CLKINVXL 
[11/21 15:13:27   1062s] New trimmed list has 4 cells:
[11/21 15:13:27   1062s] CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL 
[11/21 15:13:27   1062s] Clock tree balancer configuration for clock_trees vclk1 vclk2<4> vclk2<3> vclk2<2> vclk2<1> vclk2:
[11/21 15:13:27   1062s] Non-default CCOpt properties:
[11/21 15:13:27   1062s]   Public non-default CCOpt properties:
[11/21 15:13:27   1062s]     cts_merge_clock_gates: true (default: false)
[11/21 15:13:27   1062s]     cts_merge_clock_logic: true (default: false)
[11/21 15:13:27   1062s]     route_type (leaf): default_route_type_leaf (default: default)
[11/21 15:13:27   1062s]     route_type (top): default_route_type_nonleaf (default: default)
[11/21 15:13:27   1062s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/21 15:13:27   1062s]   No private non-default CCOpt properties
[11/21 15:13:27   1062s] For power domain auto-default:
[11/21 15:13:27   1062s]   Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
[11/21 15:13:27   1062s]   Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL}
[11/21 15:13:27   1062s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 303553.958um^2
[11/21 15:13:27   1062s] Top Routing info:
[11/21 15:13:27   1062s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:13:27   1062s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/21 15:13:27   1062s] Trunk Routing info:
[11/21 15:13:27   1062s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:13:27   1062s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/21 15:13:27   1062s] Leaf Routing info:
[11/21 15:13:27   1062s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:13:27   1062s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/21 15:13:27   1062s] For timing_corner dtmf_corner_max:setup, late and power domain auto-default:
[11/21 15:13:27   1062s]   Slew time target (leaf):    0.398ns
[11/21 15:13:27   1062s]   Slew time target (trunk):   0.398ns
[11/21 15:13:27   1062s]   Slew time target (top):     0.398ns (Note: no nets are considered top nets in this clock tree)
[11/21 15:13:27   1062s]   Buffer unit delay: 0.171ns
[11/21 15:13:27   1062s]   Buffer max distance: 2326.733um
[11/21 15:13:27   1062s] Fastest wire driving cells and distances:
[11/21 15:13:27   1062s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=2326.733um, saturatedSlew=0.353ns, speed=6843.333um per ns, cellArea=34.311um^2 per 1000um}
[11/21 15:13:27   1062s]   Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=1195.888um, saturatedSlew=0.354ns, speed=4314.949um per ns, cellArea=16.689um^2 per 1000um}
[11/21 15:13:27   1062s] 
[11/21 15:13:27   1062s] 
[11/21 15:13:27   1062s] Logic Sizing Table:
[11/21 15:13:27   1062s] 
[11/21 15:13:27   1062s] ----------------------------------------------------------
[11/21 15:13:27   1062s] Cell    Instance count    Source    Eligible library cells
[11/21 15:13:27   1062s] ----------------------------------------------------------
[11/21 15:13:27   1062s]   (empty table)
[11/21 15:13:27   1062s] ----------------------------------------------------------
[11/21 15:13:27   1062s] 
[11/21 15:13:27   1062s] 
[11/21 15:13:27   1062s] Clock tree balancer configuration for skew_group vclk1/common:
[11/21 15:13:27   1062s]   Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_150/Y
[11/21 15:13:27   1062s]   Total number of sinks:       394
[11/21 15:13:27   1062s]   Delay constrained sinks:     392
[11/21 15:13:27   1062s]   Constrains:                  default
[11/21 15:13:27   1062s]   Non-leaf sinks:              0
[11/21 15:13:27   1062s]   Ignore pins:                 0
[11/21 15:13:27   1062s]  Timing corner dtmf_corner_max:setup.late:
[11/21 15:13:27   1062s]   Skew target:                 0.171ns
[11/21 15:13:27   1062s] Clock tree balancer configuration for skew_group vclk2/common:
[11/21 15:13:27   1062s]   Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_152/Y
[11/21 15:13:27   1062s]                                pin DTMF_INST/TEST_CONTROL_INST/i_154/Y
[11/21 15:13:27   1062s]                                pin DTMF_INST/TEST_CONTROL_INST/i_156/Y
[11/21 15:13:27   1062s]                                pin DTMF_INST/TEST_CONTROL_INST/i_158/Y
[11/21 15:13:27   1062s]                                pin DTMF_INST/TEST_CONTROL_INST/i_160/Y
[11/21 15:13:27   1062s]   Total number of sinks:       152
[11/21 15:13:27   1062s]   Delay constrained sinks:     152
[11/21 15:13:27   1062s]   Constrains:                  default
[11/21 15:13:27   1062s]   Non-leaf sinks:              0
[11/21 15:13:27   1062s]   Ignore pins:                 0
[11/21 15:13:27   1062s]  Timing corner dtmf_corner_max:setup.late:
[11/21 15:13:27   1062s]   Skew target:                 0.171ns
[11/21 15:13:27   1062s] Primary reporting skew groups are:
[11/21 15:13:27   1062s] skew_group vclk1/common with 394 clock sinks
[11/21 15:13:27   1062s] 
[11/21 15:13:27   1062s] Clock DAG stats initial state:
[11/21 15:13:27   1062s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/21 15:13:27   1062s]   sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:27   1062s]   misc counts      : r=6, pp=0
[11/21 15:13:27   1062s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/21 15:13:27   1062s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/21 15:13:27   1062s] Clock DAG hash initial state: 6042355342048263692 13689550408593578811
[11/21 15:13:27   1062s] CTS services accumulated run-time stats initial state:
[11/21 15:13:27   1062s]   delay calculator: calls=3866, total_wall_time=0.201s, mean_wall_time=0.052ms
[11/21 15:13:27   1062s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/21 15:13:27   1062s]   steiner router: calls=3872, total_wall_time=0.042s, mean_wall_time=0.011ms
[11/21 15:13:27   1062s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:27   1062s] UM:*                                                                   InitialState
[11/21 15:13:28   1062s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:13:28   1062s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] Layer information for route type default_route_type_leaf:
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] Layer     Preferred    Route    Res.          Cap.          RC
[11/21 15:13:28   1062s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] Metal1    N            H          0.339         0.169         0.057
[11/21 15:13:28   1062s] Metal2    N            V          0.279         0.167         0.046
[11/21 15:13:28   1062s] Metal3    Y            H          0.279         0.178         0.049
[11/21 15:13:28   1062s] Metal4    Y            V          0.279         0.167         0.046
[11/21 15:13:28   1062s] Metal5    N            H          0.279         0.144         0.040
[11/21 15:13:28   1062s] Metal6    N            V          0.082         0.190         0.016
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:13:28   1062s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] Layer information for route type default_route_type_nonleaf:
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] Layer     Preferred    Route    Res.          Cap.          RC
[11/21 15:13:28   1062s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] Metal1    N            H          0.339         0.244         0.083
[11/21 15:13:28   1062s] Metal2    N            V          0.279         0.229         0.064
[11/21 15:13:28   1062s] Metal3    Y            H          0.279         0.253         0.070
[11/21 15:13:28   1062s] Metal4    Y            V          0.279         0.229         0.064
[11/21 15:13:28   1062s] Metal5    N            H          0.279         0.175         0.049
[11/21 15:13:28   1062s] Metal6    N            V          0.082         0.263         0.022
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:13:28   1062s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] Layer information for route type default_route_type_nonleaf:
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] Layer     Preferred    Route    Res.          Cap.          RC
[11/21 15:13:28   1062s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] Metal1    N            H          0.339         0.169         0.057
[11/21 15:13:28   1062s] Metal2    N            V          0.279         0.167         0.046
[11/21 15:13:28   1062s] Metal3    Y            H          0.279         0.178         0.049
[11/21 15:13:28   1062s] Metal4    Y            V          0.279         0.167         0.046
[11/21 15:13:28   1062s] Metal5    N            H          0.279         0.144         0.040
[11/21 15:13:28   1062s] Metal6    N            V          0.082         0.190         0.016
[11/21 15:13:28   1062s] ---------------------------------------------------------------------
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] Via selection for estimated routes (rule default):
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] --------------------------------------------------------------------
[11/21 15:13:28   1062s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[11/21 15:13:28   1062s] Range                        (Ohm)    (fF)     (fs)     Only
[11/21 15:13:28   1062s] --------------------------------------------------------------------
[11/21 15:13:28   1062s] Metal1-Metal2    V12_VV      6.400    0.034    0.218    false
[11/21 15:13:28   1062s] Metal2-Metal3    V23_VH      6.400    0.025    0.163    false
[11/21 15:13:28   1062s] Metal3-Metal4    via3        6.400    0.029    0.184    false
[11/21 15:13:28   1062s] Metal4-Metal5    V45_VV      6.400    0.029    0.184    false
[11/21 15:13:28   1062s] Metal5-Metal6    V56_VV      2.540    0.054    0.138    false
[11/21 15:13:28   1062s] --------------------------------------------------------------------
[11/21 15:13:28   1062s] 
[11/21 15:13:28   1062s] No ideal or dont_touch nets found in the clock tree
[11/21 15:13:28   1062s] No dont_touch hnets found in the clock tree
[11/21 15:13:28   1062s] No dont_touch hpins found in the clock network.
[11/21 15:13:28   1062s] Checking for illegal sizes of clock logic instances...
[11/21 15:13:28   1062s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:28   1062s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:28   1062s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[11/21 15:13:29   1062s] 
[11/21 15:13:29   1062s] Filtering reasons for cell type: buffer
[11/21 15:13:29   1062s] =======================================
[11/21 15:13:29   1062s] 
[11/21 15:13:29   1062s] ------------------------------------------------------------------------
[11/21 15:13:29   1062s] Clock trees    Power domain    Reason              Library cells
[11/21 15:13:29   1062s] ------------------------------------------------------------------------
[11/21 15:13:29   1062s] all            auto-default    Library trimming    { CLKBUFX2 CLKBUFXL }
[11/21 15:13:29   1062s] ------------------------------------------------------------------------
[11/21 15:13:29   1062s] 
[11/21 15:13:29   1062s] Filtering reasons for cell type: inverter
[11/21 15:13:29   1062s] =========================================
[11/21 15:13:29   1062s] 
[11/21 15:13:29   1062s] ------------------------------------------------------------------------------------------------------
[11/21 15:13:29   1062s] Clock trees    Power domain    Reason              Library cells
[11/21 15:13:29   1062s] ------------------------------------------------------------------------------------------------------
[11/21 15:13:29   1062s] all            auto-default    Library trimming    { CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 }
[11/21 15:13:29   1062s] ------------------------------------------------------------------------------------------------------
[11/21 15:13:29   1062s] 
[11/21 15:13:29   1062s] 
[11/21 15:13:29   1062s] Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:13.1)
[11/21 15:13:29   1062s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:29   1062s] UM:*                                                                   Validating CTS configuration
[11/21 15:13:29   1062s] CCOpt configuration status: all checks passed.
[11/21 15:13:29   1062s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/21 15:13:29   1062s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/21 15:13:29   1062s]   No exclusion drivers are needed.
[11/21 15:13:29   1062s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/21 15:13:29   1062s] Antenna diode management...
[11/21 15:13:29   1062s]   Found 0 antenna diodes in the clock trees.
[11/21 15:13:29   1062s]   
[11/21 15:13:29   1062s] Antenna diode management done.
[11/21 15:13:29   1062s] Adding driver cells for primary IOs...
[11/21 15:13:29   1062s]   
[11/21 15:13:29   1062s]   ----------------------------------------------------------------------------------------------
[11/21 15:13:29   1062s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/21 15:13:29   1062s]   ----------------------------------------------------------------------------------------------
[11/21 15:13:29   1062s]     (empty table)
[11/21 15:13:29   1062s]   ----------------------------------------------------------------------------------------------
[11/21 15:13:29   1062s]   
[11/21 15:13:29   1062s]   
[11/21 15:13:29   1062s] Adding driver cells for primary IOs done.
[11/21 15:13:29   1062s] Adding driver cell for primary IO roots...
[11/21 15:13:29   1062s] Adding driver cell for primary IO roots done.
[11/21 15:13:29   1062s] Maximizing clock DAG abstraction...
[11/21 15:13:29   1062s]   Removing clock DAG drivers
[11/21 15:13:29   1062s] Maximizing clock DAG abstraction done.
[11/21 15:13:29   1062s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:20.3)
[11/21 15:13:29   1062s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:29   1062s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[11/21 15:13:29   1062s] Synthesizing clock trees...
[11/21 15:13:29   1062s]   Preparing To Balance...
[11/21 15:13:29   1062s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:13:29   1062s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1942.0M, EPOCH TIME: 1763718209.396125
[11/21 15:13:29   1062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/21 15:13:29   1062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:29   1062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:29   1062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:29   1062s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1939.0M, EPOCH TIME: 1763718209.405991
[11/21 15:13:29   1062s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:29   1062s]   Leaving CCOpt scope - Initializing placement interface...
[11/21 15:13:29   1062s] OPERPROF: Starting DPlace-Init at level 1, MEM:1929.5M, EPOCH TIME: 1763718209.406183
[11/21 15:13:29   1062s] Processing tracks to init pin-track alignment.
[11/21 15:13:29   1062s] z: 2, totalTracks: 1
[11/21 15:13:29   1062s] z: 4, totalTracks: 1
[11/21 15:13:29   1062s] z: 6, totalTracks: 1
[11/21 15:13:29   1062s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:29   1062s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1929.5M, EPOCH TIME: 1763718209.410975
[11/21 15:13:29   1062s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:29   1062s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:29   1062s] 
[11/21 15:13:29   1062s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:29   1062s] OPERPROF:     Starting CMU at level 3, MEM:1929.5M, EPOCH TIME: 1763718209.420654
[11/21 15:13:29   1062s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1929.5M, EPOCH TIME: 1763718209.421577
[11/21 15:13:29   1062s] 
[11/21 15:13:29   1062s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:29   1062s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1929.5M, EPOCH TIME: 1763718209.422272
[11/21 15:13:29   1062s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1929.5M, EPOCH TIME: 1763718209.422314
[11/21 15:13:29   1062s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1929.5M, EPOCH TIME: 1763718209.422355
[11/21 15:13:29   1062s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1929.5MB).
[11/21 15:13:29   1062s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.017, MEM:1929.5M, EPOCH TIME: 1763718209.423027
[11/21 15:13:29   1062s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:29   1062s]   Merging duplicate siblings in DAG...
[11/21 15:13:29   1062s]     Clock DAG stats before merging:
[11/21 15:13:29   1062s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/21 15:13:29   1062s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:29   1062s]       misc counts      : r=6, pp=0
[11/21 15:13:29   1062s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/21 15:13:29   1062s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/21 15:13:29   1062s]     Clock DAG hash before merging: 6042355342048263692 13689550408593578811
[11/21 15:13:29   1062s]     CTS services accumulated run-time stats before merging:
[11/21 15:13:29   1062s]       delay calculator: calls=3866, total_wall_time=0.201s, mean_wall_time=0.052ms
[11/21 15:13:29   1062s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/21 15:13:29   1062s]       steiner router: calls=3872, total_wall_time=0.042s, mean_wall_time=0.011ms
[11/21 15:13:29   1062s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:29   1062s] UM:*                                                                   before merging
[11/21 15:13:29   1062s]     Resynthesising clock tree into netlist...
[11/21 15:13:29   1062s]       Reset timing graph...
[11/21 15:13:29   1062s] Ignoring AAE DB Resetting ...
[11/21 15:13:29   1062s]       Reset timing graph done.
[11/21 15:13:29   1062s]     Resynthesising clock tree into netlist done.
[11/21 15:13:29   1062s]     Merging duplicate clock dag driver clones in DAG...
[11/21 15:13:29   1062s]     Merging duplicate clock dag driver clones in DAG done.
[11/21 15:13:29   1062s]     
[11/21 15:13:29   1062s]     Disconnecting clock tree from netlist...
[11/21 15:13:29   1062s]     Disconnecting clock tree from netlist done.
[11/21 15:13:29   1062s]   Merging duplicate siblings in DAG done.
[11/21 15:13:29   1062s]   Applying movement limits...
[11/21 15:13:29   1062s]   Applying movement limits done.
[11/21 15:13:29   1062s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:29   1062s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:29   1062s] UM:*                                                                   Preparing To Balance
[11/21 15:13:29   1062s]   CCOpt::Phase::Construction...
[11/21 15:13:29   1062s]   Stage::Clustering...
[11/21 15:13:29   1062s]   Clustering...
[11/21 15:13:29   1062s]     Clock DAG hash before 'Clustering': 6042355342048263692 13689550408593578811
[11/21 15:13:29   1062s]     CTS services accumulated run-time stats before 'Clustering':
[11/21 15:13:29   1062s]       delay calculator: calls=3866, total_wall_time=0.201s, mean_wall_time=0.052ms
[11/21 15:13:29   1062s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/21 15:13:29   1062s]       steiner router: calls=3872, total_wall_time=0.042s, mean_wall_time=0.011ms
[11/21 15:13:29   1062s]     Initialize for clustering...
[11/21 15:13:29   1062s]     Clock DAG stats before clustering:
[11/21 15:13:29   1062s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/21 15:13:29   1062s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:29   1062s]       misc counts      : r=6, pp=0
[11/21 15:13:29   1062s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/21 15:13:29   1062s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/21 15:13:29   1062s]     Clock DAG hash before clustering: 6042355342048263692 13689550408593578811
[11/21 15:13:29   1062s]     CTS services accumulated run-time stats before clustering:
[11/21 15:13:29   1062s]       delay calculator: calls=3866, total_wall_time=0.201s, mean_wall_time=0.052ms
[11/21 15:13:29   1062s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/21 15:13:29   1062s]       steiner router: calls=3872, total_wall_time=0.042s, mean_wall_time=0.011ms
[11/21 15:13:29   1062s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:29   1062s] UM:*                                                                   before clustering
[11/21 15:13:29   1062s]     Computing max distances from locked parents...
[11/21 15:13:29   1062s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/21 15:13:29   1062s]     Computing max distances from locked parents done.
[11/21 15:13:29   1062s]     Computing optimal clock node locations...
[11/21 15:13:29   1062s]     : ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:29   1062s]     Optimal path computation stats:
[11/21 15:13:29   1062s]       Successful          : 0
[11/21 15:13:29   1062s]       Unsuccessful        : 0
[11/21 15:13:29   1062s]       Immovable           : 140402480906246
[11/21 15:13:29   1062s]       lockedParentLocation: 0
[11/21 15:13:29   1062s]       Region hash         : 4a2d733381f4f045
[11/21 15:13:29   1062s]     Unsuccessful details:
[11/21 15:13:29   1062s]     
[11/21 15:13:29   1062s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:29   1062s] End AAE Lib Interpolated Model. (MEM=1929.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:13:29   1062s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:13:29   1062s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:29   1062s] UM:*                                                                   Initialize for clustering
[11/21 15:13:29   1062s]     Bottom-up phase...
[11/21 15:13:29   1062s]     Clustering bottom-up starting from leaves...
[11/21 15:13:29   1062s]       Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:13:29   1062s]       Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:29   1062s]       Clustering clock_tree vclk1...
[11/21 15:13:30   1062s]       Clustering clock_tree vclk1 done.
[11/21 15:13:30   1062s]       Clustering clock_tree vclk2<3>...
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2<3> done.
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2<1>...
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2<1> done.
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2<2>...
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2<2> done.
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2...
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2 done.
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2<4>...
[11/21 15:13:30   1063s]       Clustering clock_tree vclk2<4> done.
[11/21 15:13:30   1063s]     Clustering bottom-up starting from leaves done.
[11/21 15:13:30   1063s]     Rebuilding the clock tree after clustering...
[11/21 15:13:30   1063s]     Rebuilding the clock tree after clustering done.
[11/21 15:13:30   1063s]     Clock DAG stats after bottom-up phase:
[11/21 15:13:30   1063s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:13:30   1063s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:30   1063s]       misc counts      : r=6, pp=0
[11/21 15:13:30   1063s]       cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
[11/21 15:13:30   1063s]       hp wire lengths  : top=0.000um, trunk=939.300um, leaf=3029.755um, total=3969.055um
[11/21 15:13:30   1063s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/21 15:13:30   1063s]        Bufs: CLKBUFX20: 17 
[11/21 15:13:30   1063s]     Clock DAG hash after bottom-up phase: 625037718986894376 18111916787053635542
[11/21 15:13:30   1063s]     CTS services accumulated run-time stats after bottom-up phase:
[11/21 15:13:30   1063s]       delay calculator: calls=4208, total_wall_time=0.222s, mean_wall_time=0.053ms
[11/21 15:13:30   1063s]       legalizer: calls=153, total_wall_time=0.045s, mean_wall_time=0.294ms
[11/21 15:13:30   1063s]       steiner router: calls=4121, total_wall_time=0.073s, mean_wall_time=0.018ms
[11/21 15:13:31   1063s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:31   1063s] UM:*                                                                   after bottom-up phase
[11/21 15:13:31   1063s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:01.3)
[11/21 15:13:31   1063s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:31   1063s] UM:*                                                                   Bottom-up phase
[11/21 15:13:31   1063s]     Legalizing clock trees...
[11/21 15:13:31   1063s]     Resynthesising clock tree into netlist...
[11/21 15:13:33   1063s]       Reset timing graph...
[11/21 15:13:33   1063s] Ignoring AAE DB Resetting ...
[11/21 15:13:33   1063s]       Reset timing graph done.
[11/21 15:13:33   1063s]     Resynthesising clock tree into netlist done.
[11/21 15:13:33   1063s]     Commiting net attributes....
[11/21 15:13:33   1063s]     Commiting net attributes. done.
[11/21 15:13:33   1063s]     Leaving CCOpt scope - ClockRefiner...
[11/21 15:13:33   1063s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1935.6M, EPOCH TIME: 1763718213.878309
[11/21 15:13:33   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/21 15:13:33   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:33   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:33   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:33   1063s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.015, MEM:1894.6M, EPOCH TIME: 1763718213.893015
[11/21 15:13:33   1063s]     Assigned high priority to 563 instances.
[11/21 15:13:33   1063s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/21 15:13:33   1063s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/21 15:13:34   1063s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1894.6M, EPOCH TIME: 1763718214.002333
[11/21 15:13:34   1063s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1894.6M, EPOCH TIME: 1763718214.002425
[11/21 15:13:34   1063s] Processing tracks to init pin-track alignment.
[11/21 15:13:34   1063s] z: 2, totalTracks: 1
[11/21 15:13:34   1063s] z: 4, totalTracks: 1
[11/21 15:13:34   1063s] z: 6, totalTracks: 1
[11/21 15:13:34   1063s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:34   1063s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1894.6M, EPOCH TIME: 1763718214.007387
[11/21 15:13:34   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:34   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:34   1063s] 
[11/21 15:13:34   1063s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:34   1063s] # Found 3 fixed insts to be non-legal.
[11/21 15:13:34   1063s] OPERPROF:       Starting CMU at level 4, MEM:1894.6M, EPOCH TIME: 1763718214.017155
[11/21 15:13:34   1063s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1894.6M, EPOCH TIME: 1763718214.018067
[11/21 15:13:34   1063s] 
[11/21 15:13:34   1063s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:34   1063s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1894.6M, EPOCH TIME: 1763718214.018739
[11/21 15:13:34   1063s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1894.6M, EPOCH TIME: 1763718214.018781
[11/21 15:13:34   1063s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1894.6M, EPOCH TIME: 1763718214.018822
[11/21 15:13:34   1063s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1894.6MB).
[11/21 15:13:34   1063s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:1894.6M, EPOCH TIME: 1763718214.019449
[11/21 15:13:34   1063s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.034, MEM:1894.6M, EPOCH TIME: 1763718214.035933
[11/21 15:13:34   1063s] TDRefine: refinePlace mode is spiral
[11/21 15:13:34   1063s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.1
[11/21 15:13:34   1063s] OPERPROF: Starting RefinePlace at level 1, MEM:1894.6M, EPOCH TIME: 1763718214.125462
[11/21 15:13:34   1063s] *** Starting refinePlace (0:17:43 mem=1894.6M) ***
[11/21 15:13:34   1063s] Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.823e+04)
[11/21 15:13:34   1063s] 
[11/21 15:13:34   1063s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:34   1063s] # spcSbClkGt: 6
[11/21 15:13:34   1063s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:34   1063s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1894.6M, EPOCH TIME: 1763718214.476227
[11/21 15:13:34   1063s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1894.6M, EPOCH TIME: 1763718214.478708
[11/21 15:13:34   1063s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:34   1063s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:34   1063s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1894.6M, EPOCH TIME: 1763718214.570462
[11/21 15:13:34   1063s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.002, MEM:1894.6M, EPOCH TIME: 1763718214.572782
[11/21 15:13:34   1063s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1894.6M, EPOCH TIME: 1763718214.573065
[11/21 15:13:34   1063s] Starting refinePlace ...
[11/21 15:13:34   1063s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:34   1063s] One DDP V2 for no tweak run.
[11/21 15:13:35   1063s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:35   1063s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1898.6M, EPOCH TIME: 1763718215.176994
[11/21 15:13:35   1063s] DDP initSite1 nrRow 167 nrJob 167
[11/21 15:13:35   1063s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1898.6M, EPOCH TIME: 1763718215.177128
[11/21 15:13:35   1063s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1898.6M, EPOCH TIME: 1763718215.177313
[11/21 15:13:35   1063s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1898.6M, EPOCH TIME: 1763718215.177350
[11/21 15:13:35   1063s] DDP markSite nrRow 167 nrJob 167
[11/21 15:13:35   1063s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1898.6M, EPOCH TIME: 1763718215.177733
[11/21 15:13:35   1063s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1898.6M, EPOCH TIME: 1763718215.177766
[11/21 15:13:35   1063s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1899.6M, EPOCH TIME: 1763718215.256483
[11/21 15:13:35   1063s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1899.6M, EPOCH TIME: 1763718215.256542
[11/21 15:13:35   1063s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.001, MEM:1899.6M, EPOCH TIME: 1763718215.257688
[11/21 15:13:35   1063s] ** Cut row section cpu time 0:00:00.0.
[11/21 15:13:35   1063s]  ** Cut row section real time 0:00:00.0.
[11/21 15:13:35   1063s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1899.6M, EPOCH TIME: 1763718215.257756
[11/21 15:13:35   1063s]   Spread Effort: high, standalone mode, useDDP on.
[11/21 15:13:35   1063s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1903.6MB) @(0:17:43 - 0:17:43).
[11/21 15:13:35   1063s] Move report: preRPlace moves 117 insts, mean move: 3.61 um, max move: 14.28 um 
[11/21 15:13:35   1063s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_3364): (683.10, 567.28) --> (692.34, 562.24)
[11/21 15:13:35   1063s] 	Length: 8 sites, height: 1 rows, site name: tsm3site, cell type: MX2X1
[11/21 15:13:35   1063s] wireLenOptFixPriorityInst 543 inst fixed
[11/21 15:13:35   1063s] 
[11/21 15:13:35   1063s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:13:35   1063s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/21 15:13:35   1063s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/21 15:13:35   1063s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:13:35   1063s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1920.6MB) @(0:17:43 - 0:17:43).
[11/21 15:13:35   1063s] Move report: Detail placement moves 117 insts, mean move: 3.61 um, max move: 14.28 um 
[11/21 15:13:35   1063s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_3364): (683.10, 567.28) --> (692.34, 562.24)
[11/21 15:13:35   1063s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1920.6MB
[11/21 15:13:35   1063s] Statistics of distance of Instance movement in refine placement:
[11/21 15:13:35   1063s]   maximum (X+Y) =        14.28 um
[11/21 15:13:35   1063s]   inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_3364) with max move: (683.1, 567.28) -> (692.34, 562.24)
[11/21 15:13:35   1063s]   mean    (X+Y) =         3.61 um
[11/21 15:13:35   1063s] Summary Report:
[11/21 15:13:35   1063s] Instances move: 117 (out of 5649 movable)
[11/21 15:13:35   1063s] Instances flipped: 0
[11/21 15:13:35   1063s] Mean displacement: 3.61 um
[11/21 15:13:35   1063s] Max displacement: 14.28 um (Instance: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_3364) (683.1, 567.28) -> (692.34, 562.24)
[11/21 15:13:35   1063s] 	Length: 8 sites, height: 1 rows, site name: tsm3site, cell type: MX2X1
[11/21 15:13:35   1063s] Total instances moved : 117
[11/21 15:13:35   1063s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:1.320, MEM:1920.6M, EPOCH TIME: 1763718215.892923
[11/21 15:13:35   1063s] Total net bbox length = 2.587e+05 (1.234e+05 1.353e+05) (ext = 2.822e+04)
[11/21 15:13:35   1063s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1920.6MB
[11/21 15:13:35   1063s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1920.6MB) @(0:17:43 - 0:17:43).
[11/21 15:13:35   1063s] *** Finished refinePlace (0:17:43 mem=1920.6M) ***
[11/21 15:13:35   1063s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.1
[11/21 15:13:35   1063s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:1.769, MEM:1920.6M, EPOCH TIME: 1763718215.894805
[11/21 15:13:35   1063s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1920.6M, EPOCH TIME: 1763718215.894849
[11/21 15:13:35   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5817).
[11/21 15:13:35   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1917.6M, EPOCH TIME: 1763718215.905868
[11/21 15:13:35   1063s]     ClockRefiner summary
[11/21 15:13:35   1063s]     All clock instances: Moved 32, flipped 10 and cell swapped 0 (out of a total of 569).
[11/21 15:13:35   1063s]     The largest move was 10.1 um for DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0.
[11/21 15:13:35   1063s]     Non-sink clock instances: Moved 10, flipped 1 and cell swapped 0 (out of a total of 23).
[11/21 15:13:35   1063s]     The largest move was 10.1 um for DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00012.
[11/21 15:13:35   1063s]     Clock sinks: Moved 22, flipped 9 and cell swapped 0 (out of a total of 546).
[11/21 15:13:35   1063s]     The largest move was 10.1 um for DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0.
[11/21 15:13:35   1063s]     Revert refine place priority changes on 0 instances.
[11/21 15:13:35   1063s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.6M, EPOCH TIME: 1763718215.917432
[11/21 15:13:35   1063s] Processing tracks to init pin-track alignment.
[11/21 15:13:35   1063s] z: 2, totalTracks: 1
[11/21 15:13:35   1063s] z: 4, totalTracks: 1
[11/21 15:13:35   1063s] z: 6, totalTracks: 1
[11/21 15:13:35   1063s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:35   1063s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.6M, EPOCH TIME: 1763718215.922920
[11/21 15:13:35   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] 
[11/21 15:13:35   1063s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:35   1063s] OPERPROF:     Starting CMU at level 3, MEM:1917.6M, EPOCH TIME: 1763718215.932940
[11/21 15:13:35   1063s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1917.6M, EPOCH TIME: 1763718215.933888
[11/21 15:13:35   1063s] 
[11/21 15:13:35   1063s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:35   1063s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1917.6M, EPOCH TIME: 1763718215.934642
[11/21 15:13:35   1063s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1917.6M, EPOCH TIME: 1763718215.934690
[11/21 15:13:35   1063s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1917.6M, EPOCH TIME: 1763718215.934734
[11/21 15:13:35   1063s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1917.6MB).
[11/21 15:13:35   1063s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1917.6M, EPOCH TIME: 1763718215.935424
[11/21 15:13:35   1063s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:02.1)
[11/21 15:13:35   1063s]     Disconnecting clock tree from netlist...
[11/21 15:13:35   1063s]     Disconnecting clock tree from netlist done.
[11/21 15:13:35   1063s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:13:35   1063s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1917.6M, EPOCH TIME: 1763718215.950553
[11/21 15:13:35   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/21 15:13:35   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1917.6M, EPOCH TIME: 1763718215.961618
[11/21 15:13:35   1063s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:35   1063s]     Leaving CCOpt scope - Initializing placement interface...
[11/21 15:13:35   1063s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.6M, EPOCH TIME: 1763718215.961903
[11/21 15:13:35   1063s] Processing tracks to init pin-track alignment.
[11/21 15:13:35   1063s] z: 2, totalTracks: 1
[11/21 15:13:35   1063s] z: 4, totalTracks: 1
[11/21 15:13:35   1063s] z: 6, totalTracks: 1
[11/21 15:13:35   1063s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:35   1063s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.6M, EPOCH TIME: 1763718215.967678
[11/21 15:13:35   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:35   1063s] 
[11/21 15:13:35   1063s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:35   1063s] OPERPROF:     Starting CMU at level 3, MEM:1917.6M, EPOCH TIME: 1763718215.980337
[11/21 15:13:35   1063s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1917.6M, EPOCH TIME: 1763718215.981325
[11/21 15:13:35   1063s] 
[11/21 15:13:35   1063s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:35   1063s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1917.6M, EPOCH TIME: 1763718215.982250
[11/21 15:13:35   1063s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1917.6M, EPOCH TIME: 1763718215.982317
[11/21 15:13:35   1063s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1917.6M, EPOCH TIME: 1763718215.982361
[11/21 15:13:35   1063s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1917.6MB).
[11/21 15:13:35   1063s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1917.6M, EPOCH TIME: 1763718215.983018
[11/21 15:13:35   1063s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:35   1063s]     Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:13:35   1063s] End AAE Lib Interpolated Model. (MEM=1917.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:13:36   1063s]     Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:13:36   1063s]     
[11/21 15:13:36   1063s]     Clock tree legalization - Histogram:
[11/21 15:13:36   1063s]     ====================================
[11/21 15:13:36   1063s]     
[11/21 15:13:36   1063s]     --------------------------------
[11/21 15:13:36   1063s]     Movement (um)    Number of cells
[11/21 15:13:36   1063s]     --------------------------------
[11/21 15:13:36   1063s]     [0.66,3.015)            1
[11/21 15:13:36   1063s]     [3.015,5.37)            3
[11/21 15:13:36   1063s]     [5.37,7.725)            0
[11/21 15:13:36   1063s]     [7.725,10.08)           6
[11/21 15:13:36   1063s]     --------------------------------
[11/21 15:13:36   1063s]     
[11/21 15:13:36   1063s]     
[11/21 15:13:36   1063s]     Clock tree legalization - Top 10 Movements:
[11/21 15:13:36   1063s]     ===========================================
[11/21 15:13:36   1063s]     
[11/21 15:13:36   1063s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]     Movement (um)    Desired               Achieved              Node
[11/21 15:13:36   1063s]                      location              location              
[11/21 15:13:36   1063s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]         10.08        (682.440,567.280)     (682.440,557.200)     CTS_ccl_a_buf_00014 (a lib_cell CLKBUFX20) at (682.440,557.200), in power domain auto-default
[11/21 15:13:36   1063s]         10.08        (682.440,496.720)     (682.440,506.800)     CTS_ccl_a_buf_00013 (a lib_cell CLKBUFX20) at (682.440,506.800), in power domain auto-default
[11/21 15:13:36   1063s]         10.08        (950.400,663.040)     (950.400,652.960)     CTS_ccl_a_buf_00012 (a lib_cell CLKBUFX20) at (950.400,652.960), in power domain auto-default
[11/21 15:13:36   1063s]         10.08        (682.440,496.720)     (682.440,486.640)     CTS_ccl_a_buf_00017 (a lib_cell CLKBUFX20) at (682.440,486.640), in power domain auto-default
[11/21 15:13:36   1063s]         10.08        (874.500,738.640)     (874.500,748.720)     CTS_ccl_a_buf_00006 (a lib_cell CLKBUFX20) at (874.500,748.720), in power domain auto-default
[11/21 15:13:36   1063s]          8.54        (874.170,740.600)     (869.550,736.680)     the root driver for clock_tree vclk2<4> at (869.550,736.680), in power domain auto-default
[11/21 15:13:36   1063s]          4.62        (682.110,498.680)     (677.490,498.680)     the root driver for clock_tree vclk1 at (677.490,498.680), in power domain auto-default
[11/21 15:13:36   1063s]          4.62        (862.290,730.520)     (857.670,730.520)     the root driver for clock_tree vclk2<3> at (857.670,730.520), in power domain auto-default
[11/21 15:13:36   1063s]          4.62        (864.270,740.600)     (859.650,740.600)     the root driver for clock_tree vclk2 at (859.650,740.600), in power domain auto-default
[11/21 15:13:36   1063s]          0.66        (1152.690,676.200)    (1152.030,676.200)    the root driver for clock_tree vclk2<2> at (1152.030,676.200), in power domain auto-default
[11/21 15:13:36   1063s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]     
[11/21 15:13:36   1063s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:05.1)
[11/21 15:13:36   1063s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:36   1063s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:36   1063s]     Clock DAG stats after 'Clustering':
[11/21 15:13:36   1063s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:13:36   1063s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:36   1063s]       misc counts      : r=6, pp=0
[11/21 15:13:36   1063s]       cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
[11/21 15:13:36   1063s]       cell capacitance : b=0.518pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.518pF
[11/21 15:13:36   1063s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:36   1063s]       wire capacitance : top=0.000pF, trunk=0.144pF, leaf=1.073pF, total=1.217pF
[11/21 15:13:36   1063s]       wire lengths     : top=0.000um, trunk=1102.220um, leaf=7970.096um, total=9072.316um
[11/21 15:13:36   1063s]       hp wire lengths  : top=0.000um, trunk=969.540um, leaf=3020.955um, total=3990.495um
[11/21 15:13:36   1063s]     Clock DAG net violations after 'Clustering':
[11/21 15:13:36   1063s]       Remaining Transition : {count=6, worst=[0.070ns, 0.057ns, 0.048ns, 0.048ns, 0.047ns, 0.045ns]} avg=0.053ns sd=0.009ns sum=0.316ns
[11/21 15:13:36   1063s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/21 15:13:36   1063s]       Trunk : target=0.398ns count=12 avg=0.261ns sd=0.199ns min=0.053ns max=0.468ns {6 <= 0.239ns, 0 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns} {0 <= 0.418ns, 0 <= 0.438ns, 6 <= 0.478ns, 0 <= 0.597ns, 0 > 0.597ns}
[11/21 15:13:36   1063s]       Leaf  : target=0.398ns count=11 avg=0.175ns sd=0.094ns min=0.043ns max=0.328ns {8 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:36   1063s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/21 15:13:36   1063s]        Bufs: CLKBUFX20: 17 
[11/21 15:13:36   1063s]     Clock DAG hash after 'Clustering': 14157979158912510164 9595610993513768482
[11/21 15:13:36   1063s]     CTS services accumulated run-time stats after 'Clustering':
[11/21 15:13:36   1063s]       delay calculator: calls=4249, total_wall_time=0.223s, mean_wall_time=0.053ms
[11/21 15:13:36   1063s]       legalizer: calls=204, total_wall_time=0.046s, mean_wall_time=0.223ms
[11/21 15:13:36   1063s]       steiner router: calls=4144, total_wall_time=0.078s, mean_wall_time=0.019ms
[11/21 15:13:36   1063s]     Primary reporting skew groups after 'Clustering':
[11/21 15:13:36   1063s]       skew_group vclk1/common: insertion delay [min=0.657, max=0.746, avg=0.690, sd=0.017], skew [0.089 vs 0.171], 100% {0.657, 0.746} (wid=0.091 ws=0.073) (gid=0.655 gs=0.018)
[11/21 15:13:36   1063s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:36   1063s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:36   1063s]     Skew group summary after 'Clustering':
[11/21 15:13:36   1063s]       skew_group vclk1/common: insertion delay [min=0.657, max=0.746, avg=0.690, sd=0.017], skew [0.089 vs 0.171], 100% {0.657, 0.746} (wid=0.091 ws=0.073) (gid=0.655 gs=0.018)
[11/21 15:13:36   1063s]       skew_group vclk2/common: insertion delay [min=0.192, max=0.500, avg=0.452, sd=0.107], skew [0.308 vs 0.171*], 84.9% {0.493, 0.500} (wid=0.073 ws=0.071) (gid=0.481 gs=0.291)
[11/21 15:13:36   1063s]     Legalizer API calls during this step: 201 succeeded with high effort: 198 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[11/21 15:13:36   1063s]   Clustering done. (took cpu=0:00:00.8 real=0:00:06.8)
[11/21 15:13:36   1063s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:36   1063s] UM:*                                                                   Clustering
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   Post-Clustering Statistics Report
[11/21 15:13:36   1063s]   =================================
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   Fanout Statistics:
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   --------------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/21 15:13:36   1063s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/21 15:13:36   1063s]   --------------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]   Trunk        13       1.769      1          6        1.536      {11 <= 2, 1 <= 4, 1 <= 6}
[11/21 15:13:36   1063s]   Leaf         11      49.636      1        100       44.639      {5 <= 20, 2 <= 80, 4 <= 100}
[11/21 15:13:36   1063s]   --------------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   Clustering Failure Statistics:
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   --------------------------------
[11/21 15:13:36   1063s]   Net Type    Clusters    Clusters
[11/21 15:13:36   1063s]               Tried       Failed
[11/21 15:13:36   1063s]   --------------------------------
[11/21 15:13:36   1063s]   Trunk           4          0
[11/21 15:13:36   1063s]   Leaf           13          0
[11/21 15:13:36   1063s]   --------------------------------
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   Clustering Partition Statistics:
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   ------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[11/21 15:13:36   1063s]               Fraction    Fraction    Count        Size      Size    Size    Size
[11/21 15:13:36   1063s]   ------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]   Trunk        0.000       1.000          4         1.500     1        2        0.577
[11/21 15:13:36   1063s]   Leaf         0.000       1.000          9        61.222     1      392      130.776
[11/21 15:13:36   1063s]   ------------------------------------------------------------------------------------
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   
[11/21 15:13:36   1063s]   Looking for fanout violations...
[11/21 15:13:36   1063s]   Looking for fanout violations done.
[11/21 15:13:36   1063s]   CongRepair After Initial Clustering...
[11/21 15:13:36   1063s]   Reset timing graph...
[11/21 15:13:36   1063s] Ignoring AAE DB Resetting ...
[11/21 15:13:36   1063s]   Reset timing graph done.
[11/21 15:13:36   1063s]   Leaving CCOpt scope - Early Global Route...
[11/21 15:13:36   1063s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1955.8M, EPOCH TIME: 1763718216.779685
[11/21 15:13:36   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:711).
[11/21 15:13:36   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:36   1063s] All LLGs are deleted
[11/21 15:13:36   1063s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:36   1063s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:36   1063s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1955.8M, EPOCH TIME: 1763718216.788741
[11/21 15:13:36   1063s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1955.8M, EPOCH TIME: 1763718216.788961
[11/21 15:13:36   1063s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:1917.8M, EPOCH TIME: 1763718216.789976
[11/21 15:13:36   1063s]   Clock implementation routing...
[11/21 15:13:36   1063s] Net route status summary:
[11/21 15:13:36   1063s]   Clock:        23 (unrouted=23, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:36   1063s]   Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:36   1063s]     Routing using eGR only...
[11/21 15:13:36   1063s]       Early Global Route - eGR only step...
[11/21 15:13:36   1063s] (ccopt eGR): There are 23 nets to be routed. 0 nets have skip routing designation.
[11/21 15:13:36   1063s] (ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
[11/21 15:13:38   1063s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:13:38   1063s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:13:38   1063s] (ccopt eGR): Start to route 23 all nets
[11/21 15:13:38   1063s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1917.77 MB )
[11/21 15:13:38   1063s] (I)      ==================== Layers =====================
[11/21 15:13:38   1063s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:38   1063s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:13:38   1063s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:38   1063s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:13:38   1063s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:13:38   1063s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:13:38   1063s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:13:38   1063s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:13:38   1063s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:13:38   1063s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:13:38   1063s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:13:38   1063s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:13:38   1063s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:13:38   1063s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:13:38   1063s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:38   1063s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:13:38   1063s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:38   1063s] (I)      Started Import and model ( Curr Mem: 1917.77 MB )
[11/21 15:13:38   1063s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:38   1063s] (I)      == Non-default Options ==
[11/21 15:13:38   1063s] (I)      Clean congestion better                            : true
[11/21 15:13:38   1063s] (I)      Estimate vias on DPT layer                         : true
[11/21 15:13:38   1063s] (I)      Clean congestion layer assignment rounds           : 3
[11/21 15:13:38   1063s] (I)      Layer constraints as soft constraints              : true
[11/21 15:13:38   1063s] (I)      Soft top layer                                     : true
[11/21 15:13:38   1063s] (I)      Skip prospective layer relax nets                  : true
[11/21 15:13:38   1063s] (I)      Better NDR handling                                : true
[11/21 15:13:38   1063s] (I)      Improved NDR modeling in LA                        : true
[11/21 15:13:38   1063s] (I)      Routing cost fix for NDR handling                  : true
[11/21 15:13:38   1063s] (I)      Block tracks for preroutes                         : true
[11/21 15:13:38   1063s] (I)      Assign IRoute by net group key                     : true
[11/21 15:13:38   1063s] (I)      Block unroutable channels                          : true
[11/21 15:13:38   1063s] (I)      Block unroutable channels 3D                       : true
[11/21 15:13:38   1063s] (I)      Bound layer relaxed segment wl                     : true
[11/21 15:13:38   1063s] (I)      Blocked pin reach length threshold                 : 2
[11/21 15:13:38   1063s] (I)      Check blockage within NDR space in TA              : true
[11/21 15:13:38   1063s] (I)      Skip must join for term with via pillar            : true
[11/21 15:13:38   1063s] (I)      Model find APA for IO pin                          : true
[11/21 15:13:38   1063s] (I)      On pin location for off pin term                   : true
[11/21 15:13:38   1063s] (I)      Handle EOL spacing                                 : true
[11/21 15:13:38   1063s] (I)      Merge PG vias by gap                               : true
[11/21 15:13:38   1063s] (I)      Maximum routing layer                              : 6
[11/21 15:13:38   1063s] (I)      Route selected nets only                           : true
[11/21 15:13:38   1063s] (I)      Refine MST                                         : true
[11/21 15:13:38   1063s] (I)      Honor PRL                                          : true
[11/21 15:13:38   1063s] (I)      Strong congestion aware                            : true
[11/21 15:13:38   1063s] (I)      Improved initial location for IRoutes              : true
[11/21 15:13:38   1063s] (I)      Multi panel TA                                     : true
[11/21 15:13:38   1063s] (I)      Penalize wire overlap                              : true
[11/21 15:13:38   1063s] (I)      Expand small instance blockage                     : true
[11/21 15:13:38   1063s] (I)      Reduce via in TA                                   : true
[11/21 15:13:38   1063s] (I)      SS-aware routing                                   : true
[11/21 15:13:38   1063s] (I)      Improve tree edge sharing                          : true
[11/21 15:13:38   1063s] (I)      Improve 2D via estimation                          : true
[11/21 15:13:38   1063s] (I)      Refine Steiner tree                                : true
[11/21 15:13:38   1063s] (I)      Build spine tree                                   : true
[11/21 15:13:38   1063s] (I)      Model pass through capacity                        : true
[11/21 15:13:38   1063s] (I)      Extend blockages by a half GCell                   : true
[11/21 15:13:38   1063s] (I)      Consider pin shapes                                : true
[11/21 15:13:38   1063s] (I)      Consider pin shapes for all nodes                  : true
[11/21 15:13:38   1063s] (I)      Consider NR APA                                    : true
[11/21 15:13:38   1063s] (I)      Consider IO pin shape                              : true
[11/21 15:13:38   1063s] (I)      Fix pin connection bug                             : true
[11/21 15:13:38   1063s] (I)      Consider layer RC for local wires                  : true
[11/21 15:13:38   1063s] (I)      Route to clock mesh pin                            : true
[11/21 15:13:38   1063s] (I)      LA-aware pin escape length                         : 2
[11/21 15:13:38   1063s] (I)      Connect multiple ports                             : true
[11/21 15:13:38   1063s] (I)      Split for must join                                : true
[11/21 15:13:38   1063s] (I)      Number of threads                                  : 1
[11/21 15:13:38   1063s] (I)      Routing effort level                               : 10000
[11/21 15:13:38   1063s] (I)      Prefer layer length threshold                      : 8
[11/21 15:13:38   1063s] (I)      Overflow penalty cost                              : 10
[11/21 15:13:38   1063s] (I)      A-star cost                                        : 0.300000
[11/21 15:13:38   1063s] (I)      Misalignment cost                                  : 10.000000
[11/21 15:13:38   1063s] (I)      Threshold for short IRoute                         : 6
[11/21 15:13:38   1063s] (I)      Via cost during post routing                       : 1.000000
[11/21 15:13:38   1063s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/21 15:13:38   1063s] (I)      Source-to-sink ratio                               : 0.300000
[11/21 15:13:38   1063s] (I)      Scenic ratio bound                                 : 3.000000
[11/21 15:13:38   1063s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/21 15:13:38   1063s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/21 15:13:38   1063s] (I)      PG-aware similar topology routing                  : true
[11/21 15:13:38   1063s] (I)      Maze routing via cost fix                          : true
[11/21 15:13:38   1063s] (I)      Apply PRL on PG terms                              : true
[11/21 15:13:38   1063s] (I)      Apply PRL on obs objects                           : true
[11/21 15:13:38   1063s] (I)      Handle range-type spacing rules                    : true
[11/21 15:13:38   1063s] (I)      PG gap threshold multiplier                        : 10.000000
[11/21 15:13:38   1063s] (I)      Parallel spacing query fix                         : true
[11/21 15:13:38   1063s] (I)      Force source to root IR                            : true
[11/21 15:13:38   1063s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/21 15:13:38   1063s] (I)      Do not relax to DPT layer                          : true
[11/21 15:13:38   1063s] (I)      No DPT in post routing                             : true
[11/21 15:13:38   1063s] (I)      Modeling PG via merging fix                        : true
[11/21 15:13:38   1063s] (I)      Shield aware TA                                    : true
[11/21 15:13:38   1063s] (I)      Strong shield aware TA                             : true
[11/21 15:13:38   1063s] (I)      Overflow calculation fix in LA                     : true
[11/21 15:13:38   1063s] (I)      Post routing fix                                   : true
[11/21 15:13:38   1063s] (I)      Strong post routing                                : true
[11/21 15:13:38   1063s] (I)      Access via pillar from top                         : true
[11/21 15:13:38   1063s] (I)      NDR via pillar fix                                 : true
[11/21 15:13:38   1063s] (I)      Violation on path threshold                        : 1
[11/21 15:13:38   1063s] (I)      Pass through capacity modeling                     : true
[11/21 15:13:38   1063s] (I)      Select the non-relaxed segments in post routing stage : true
[11/21 15:13:38   1063s] (I)      Select term pin box for io pin                     : true
[11/21 15:13:38   1063s] (I)      Penalize NDR sharing                               : true
[11/21 15:13:38   1063s] (I)      Enable special modeling                            : false
[11/21 15:13:38   1063s] (I)      Keep fixed segments                                : true
[11/21 15:13:38   1063s] (I)      Reorder net groups by key                          : true
[11/21 15:13:38   1063s] (I)      Increase net scenic ratio                          : true
[11/21 15:13:38   1063s] (I)      Method to set GCell size                           : row
[11/21 15:13:38   1063s] (I)      Connect multiple ports and must join fix           : true
[11/21 15:13:38   1063s] (I)      Avoid high resistance layers                       : true
[11/21 15:13:38   1063s] (I)      Model find APA for IO pin fix                      : true
[11/21 15:13:38   1063s] (I)      Avoid connecting non-metal layers                  : true
[11/21 15:13:38   1063s] (I)      Use track pitch for NDR                            : true
[11/21 15:13:38   1063s] (I)      Enable layer relax to lower layer                  : true
[11/21 15:13:38   1063s] (I)      Enable layer relax to upper layer                  : true
[11/21 15:13:38   1063s] (I)      Top layer relaxation fix                           : true
[11/21 15:13:38   1063s] (I)      Handle non-default track width                     : false
[11/21 15:13:38   1063s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:13:38   1063s] (I)      Use row-based GCell size
[11/21 15:13:38   1063s] (I)      Use row-based GCell align
[11/21 15:13:38   1063s] (I)      layer 0 area = 0
[11/21 15:13:38   1063s] (I)      layer 1 area = 0
[11/21 15:13:38   1063s] (I)      layer 2 area = 0
[11/21 15:13:38   1063s] (I)      layer 3 area = 0
[11/21 15:13:38   1063s] (I)      layer 4 area = 0
[11/21 15:13:38   1063s] (I)      layer 5 area = 0
[11/21 15:13:38   1063s] (I)      GCell unit size   : 10080
[11/21 15:13:38   1063s] (I)      GCell multiplier  : 1
[11/21 15:13:38   1063s] (I)      GCell row height  : 10080
[11/21 15:13:38   1063s] (I)      Actual row height : 10080
[11/21 15:13:38   1063s] (I)      GCell align ref   : 670560 670880
[11/21 15:13:38   1063s] [NR-eGR] Track table information for default rule: 
[11/21 15:13:38   1063s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:13:38   1063s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:13:38   1063s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:13:38   1063s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:13:38   1063s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:13:38   1063s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:13:38   1063s] (I)      ================ Default via ================
[11/21 15:13:38   1063s] (I)      +---+------------------+--------------------+
[11/21 15:13:38   1063s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:13:38   1063s] (I)      +---+------------------+--------------------+
[11/21 15:13:38   1063s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/21 15:13:38   1063s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:13:38   1063s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:13:38   1063s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:13:38   1063s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:13:38   1063s] (I)      +---+------------------+--------------------+
[11/21 15:13:38   1063s] [NR-eGR] Read 4796 PG shapes
[11/21 15:13:38   1063s] [NR-eGR] Read 0 clock shapes
[11/21 15:13:38   1063s] [NR-eGR] Read 0 other shapes
[11/21 15:13:38   1063s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:13:38   1063s] [NR-eGR] #Instance Blockages : 3227
[11/21 15:13:38   1063s] [NR-eGR] #PG Blockages       : 4796
[11/21 15:13:38   1063s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:13:38   1063s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:13:38   1063s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:13:38   1063s] [NR-eGR] #Other Blockages    : 0
[11/21 15:13:38   1063s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:13:38   1063s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 15:13:38   1063s] [NR-eGR] Read 6017 nets ( ignored 5994 )
[11/21 15:13:38   1063s] [NR-eGR] Connected 0 must-join pins/ports
[11/21 15:13:38   1063s] (I)      early_global_route_priority property id does not exist.
[11/21 15:13:38   1063s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/21 15:13:38   1063s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/21 15:13:38   1063s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/21 15:13:38   1063s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/21 15:13:38   1063s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/21 15:13:38   1063s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/21 15:13:38   1063s] (I)      Moved 3 terms for better access 
[11/21 15:13:38   1063s] (I)      Number of ignored nets                =      0
[11/21 15:13:38   1063s] (I)      Number of connected nets              =      0
[11/21 15:13:38   1063s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 15:13:38   1063s] (I)      Number of clock nets                  =     23.  Ignored: No
[11/21 15:13:38   1063s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:13:38   1063s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:13:38   1063s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:13:38   1063s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:13:38   1063s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:13:38   1063s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:13:38   1063s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:13:38   1063s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[11/21 15:13:38   1063s] (I)      Ndr track 0 does not exist
[11/21 15:13:38   1063s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:13:38   1063s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:13:38   1063s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:13:38   1063s] (I)      Site width          :  1320  (dbu)
[11/21 15:13:38   1063s] (I)      Row height          : 10080  (dbu)
[11/21 15:13:38   1063s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:13:38   1063s] (I)      GCell width         : 10080  (dbu)
[11/21 15:13:38   1063s] (I)      GCell height        : 10080  (dbu)
[11/21 15:13:38   1063s] (I)      Grid                :   300   300     6
[11/21 15:13:38   1063s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/21 15:13:38   1063s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/21 15:13:38   1063s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/21 15:13:38   1063s] (I)      Default wire width  :   460   560   560   560   560   880
[11/21 15:13:38   1063s] (I)      Default wire space  :   460   560   560   560   560   920
[11/21 15:13:38   1063s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/21 15:13:38   1063s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/21 15:13:38   1063s] (I)      First track coord   :   560   660   560   660  1680   660
[11/21 15:13:38   1063s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/21 15:13:38   1063s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/21 15:13:38   1063s] (I)      Num of masks        :     1     1     1     1     1     1
[11/21 15:13:38   1063s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/21 15:13:38   1063s] (I)      --------------------------------------------------------
[11/21 15:13:38   1063s] 
[11/21 15:13:38   1063s] [NR-eGR] ============ Routing rule table ============
[11/21 15:13:38   1063s] [NR-eGR] Rule id: 0  Nets: 23
[11/21 15:13:38   1063s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/21 15:13:38   1063s] (I)                    Layer     2     3     4     5     6 
[11/21 15:13:38   1063s] (I)                    Pitch  2640  2240  2640  4480  5280 
[11/21 15:13:38   1063s] (I)             #Used tracks     2     2     2     2     2 
[11/21 15:13:38   1063s] (I)       #Fully used tracks     1     1     1     1     1 
[11/21 15:13:38   1063s] [NR-eGR] ========================================
[11/21 15:13:38   1063s] [NR-eGR] 
[11/21 15:13:38   1063s] (I)      =============== Blocked Tracks ===============
[11/21 15:13:38   1063s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:38   1063s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:13:38   1063s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:38   1063s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:13:38   1063s] (I)      |     2 |  687300 |   378513 |        55.07% |
[11/21 15:13:38   1063s] (I)      |     3 |  810000 |   455558 |        56.24% |
[11/21 15:13:39   1063s] (I)      |     4 |  687300 |   396588 |        57.70% |
[11/21 15:13:39   1063s] (I)      |     5 |  405000 |   198637 |        49.05% |
[11/21 15:13:39   1063s] (I)      |     6 |  343800 |   167870 |        48.83% |
[11/21 15:13:39   1063s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:39   1063s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.15 sec, Curr Mem: 1930.38 MB )
[11/21 15:13:39   1063s] (I)      Reset routing kernel
[11/21 15:13:39   1063s] (I)      Started Global Routing ( Curr Mem: 1930.38 MB )
[11/21 15:13:39   1063s] (I)      totalPins=586  totalGlobalPin=578 (98.63%)
[11/21 15:13:39   1063s] (I)      total 2D Cap : 674057 = (367515 H, 306542 V)
[11/21 15:13:39   1063s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1a Route ============
[11/21 15:13:39   1063s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 29
[11/21 15:13:39   1063s] (I)      Usage: 1697 = (747 H, 950 V) = (0.20% H, 0.31% V) = (3.765e+03um H, 4.788e+03um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1b Route ============
[11/21 15:13:39   1063s] (I)      Usage: 1697 = (747 H, 950 V) = (0.20% H, 0.31% V) = (3.765e+03um H, 4.788e+03um V)
[11/21 15:13:39   1063s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.552880e+03um
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1c Route ============
[11/21 15:13:39   1063s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:39   1063s] (I)      Usage: 1697 = (747 H, 950 V) = (0.20% H, 0.31% V) = (3.765e+03um H, 4.788e+03um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1d Route ============
[11/21 15:13:39   1063s] (I)      Usage: 1706 = (749 H, 957 V) = (0.20% H, 0.31% V) = (3.775e+03um H, 4.823e+03um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1e Route ============
[11/21 15:13:39   1063s] (I)      Usage: 1706 = (749 H, 957 V) = (0.20% H, 0.31% V) = (3.775e+03um H, 4.823e+03um V)
[11/21 15:13:39   1063s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.598240e+03um
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1f Route ============
[11/21 15:13:39   1063s] (I)      Usage: 1717 = (764 H, 953 V) = (0.21% H, 0.31% V) = (3.851e+03um H, 4.803e+03um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1g Route ============
[11/21 15:13:39   1063s] (I)      Usage: 1614 = (728 H, 886 V) = (0.20% H, 0.29% V) = (3.669e+03um H, 4.465e+03um V)
[11/21 15:13:39   1063s] (I)      #Nets         : 23
[11/21 15:13:39   1063s] (I)      #Relaxed nets : 5
[11/21 15:13:39   1063s] (I)      Wire length   : 691
[11/21 15:13:39   1063s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1h Route ============
[11/21 15:13:39   1063s] (I)      Usage: 1548 = (712 H, 836 V) = (0.19% H, 0.27% V) = (3.588e+03um H, 4.213e+03um V)
[11/21 15:13:39   1063s] (I)      total 2D Cap : 1070863 = (582540 H, 488323 V)
[11/21 15:13:39   1063s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1a Route ============
[11/21 15:13:39   1063s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 15:13:39   1063s] (I)      Usage: 2555 = (1150 H, 1405 V) = (0.20% H, 0.29% V) = (5.796e+03um H, 7.081e+03um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1b Route ============
[11/21 15:13:39   1063s] (I)      Usage: 2555 = (1150 H, 1405 V) = (0.20% H, 0.29% V) = (5.796e+03um H, 7.081e+03um V)
[11/21 15:13:39   1063s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.287720e+04um
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1c Route ============
[11/21 15:13:39   1063s] (I)      Usage: 2555 = (1150 H, 1405 V) = (0.20% H, 0.29% V) = (5.796e+03um H, 7.081e+03um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1d Route ============
[11/21 15:13:39   1063s] (I)      Usage: 2555 = (1150 H, 1405 V) = (0.20% H, 0.29% V) = (5.796e+03um H, 7.081e+03um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1e Route ============
[11/21 15:13:39   1063s] (I)      Usage: 2555 = (1150 H, 1405 V) = (0.20% H, 0.29% V) = (5.796e+03um H, 7.081e+03um V)
[11/21 15:13:39   1063s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.287720e+04um
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1f Route ============
[11/21 15:13:39   1063s] (I)      Usage: 2555 = (1150 H, 1405 V) = (0.20% H, 0.29% V) = (5.796e+03um H, 7.081e+03um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1g Route ============
[11/21 15:13:39   1063s] (I)      Usage: 2471 = (1119 H, 1352 V) = (0.19% H, 0.28% V) = (5.640e+03um H, 6.814e+03um V)
[11/21 15:13:39   1063s] (I)      #Nets         : 5
[11/21 15:13:39   1063s] (I)      #Relaxed nets : 4
[11/21 15:13:39   1063s] (I)      Wire length   : 56
[11/21 15:13:39   1063s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 6]
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1h Route ============
[11/21 15:13:39   1063s] (I)      Usage: 2471 = (1119 H, 1352 V) = (0.19% H, 0.28% V) = (5.640e+03um H, 6.814e+03um V)
[11/21 15:13:39   1063s] (I)      total 2D Cap : 1398979 = (582540 H, 816439 V)
[11/21 15:13:39   1063s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [2, 6]
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1a Route ============
[11/21 15:13:39   1063s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 15:13:39   1063s] (I)      Usage: 4274 = (1932 H, 2342 V) = (0.33% H, 0.29% V) = (9.737e+03um H, 1.180e+04um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1b Route ============
[11/21 15:13:39   1063s] (I)      Usage: 4274 = (1932 H, 2342 V) = (0.33% H, 0.29% V) = (9.737e+03um H, 1.180e+04um V)
[11/21 15:13:39   1063s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.154096e+04um
[11/21 15:13:39   1063s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/21 15:13:39   1063s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1c Route ============
[11/21 15:13:39   1063s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:39   1063s] (I)      Usage: 4274 = (1932 H, 2342 V) = (0.33% H, 0.29% V) = (9.737e+03um H, 1.180e+04um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1d Route ============
[11/21 15:13:39   1063s] (I)      Usage: 4296 = (1956 H, 2340 V) = (0.34% H, 0.29% V) = (9.858e+03um H, 1.179e+04um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1e Route ============
[11/21 15:13:39   1063s] (I)      Usage: 4296 = (1956 H, 2340 V) = (0.34% H, 0.29% V) = (9.858e+03um H, 1.179e+04um V)
[11/21 15:13:39   1063s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.165184e+04um
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1f Route ============
[11/21 15:13:39   1063s] (I)      Usage: 4296 = (1956 H, 2340 V) = (0.34% H, 0.29% V) = (9.858e+03um H, 1.179e+04um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1g Route ============
[11/21 15:13:39   1063s] (I)      Usage: 4289 = (1953 H, 2336 V) = (0.34% H, 0.29% V) = (9.843e+03um H, 1.177e+04um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] (I)      ============  Phase 1h Route ============
[11/21 15:13:39   1063s] (I)      Usage: 4290 = (1957 H, 2333 V) = (0.34% H, 0.29% V) = (9.863e+03um H, 1.176e+04um V)
[11/21 15:13:39   1063s] (I)      
[11/21 15:13:39   1063s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:13:39   1063s] [NR-eGR]                        OverCon            
[11/21 15:13:39   1063s] [NR-eGR]                         #Gcell     %Gcell
[11/21 15:13:39   1063s] [NR-eGR]        Layer               (1)    OverCon
[11/21 15:13:39   1063s] [NR-eGR] ----------------------------------------------
[11/21 15:13:39   1063s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:39   1063s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:39   1063s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:39   1063s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[11/21 15:13:39   1063s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:39   1063s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:39   1063s] [NR-eGR] ----------------------------------------------
[11/21 15:13:39   1063s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/21 15:13:39   1063s] [NR-eGR] 
[11/21 15:13:39   1063s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.15 sec, Curr Mem: 1930.38 MB )
[11/21 15:13:39   1063s] (I)      total 2D Cap : 1413096 = (586615 H, 826481 V)
[11/21 15:13:39   1063s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/21 15:13:39   1063s] (I)      ============= Track Assignment ============
[11/21 15:13:39   1063s] (I)      Started Track Assignment (1T) ( Curr Mem: 1930.38 MB )
[11/21 15:13:39   1063s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:13:39   1063s] (I)      Run Multi-thread track assignment
[11/21 15:13:39   1063s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1930.38 MB )
[11/21 15:13:39   1063s] (I)      Started Export ( Curr Mem: 1930.38 MB )
[11/21 15:13:39   1063s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:13:39   1063s] [NR-eGR] -----------------------------------
[11/21 15:13:39   1063s] [NR-eGR]  Metal1  (1H)             0  22230 
[11/21 15:13:39   1063s] [NR-eGR]  Metal2  (2V)        102958  31765 
[11/21 15:13:39   1063s] [NR-eGR]  Metal3  (3H)        159768   4398 
[11/21 15:13:39   1063s] [NR-eGR]  Metal4  (4V)         61766     96 
[11/21 15:13:39   1063s] [NR-eGR]  Metal5  (5H)           353     63 
[11/21 15:13:39   1063s] [NR-eGR]  Metal6  (6V)           333      0 
[11/21 15:13:39   1063s] [NR-eGR] -----------------------------------
[11/21 15:13:39   1063s] [NR-eGR]          Total       325178  58552 
[11/21 15:13:39   1063s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:39   1063s] [NR-eGR] Total half perimeter of net bounding box: 258738um
[11/21 15:13:39   1063s] [NR-eGR] Total length: 325178um, number of vias: 58552
[11/21 15:13:39   1063s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:39   1063s] [NR-eGR] Total eGR-routed clock nets wire length: 8732um, number of vias: 1631
[11/21 15:13:39   1063s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:39   1063s] [NR-eGR] Report for selected net(s) only.
[11/21 15:13:39   1063s] [NR-eGR]                 Length (um)  Vias 
[11/21 15:13:39   1063s] [NR-eGR] ----------------------------------
[11/21 15:13:39   1063s] [NR-eGR]  Metal1  (1H)             0   583 
[11/21 15:13:39   1063s] [NR-eGR]  Metal2  (2V)          1513   662 
[11/21 15:13:39   1063s] [NR-eGR]  Metal3  (3H)          3533   341 
[11/21 15:13:39   1063s] [NR-eGR]  Metal4  (4V)          3000    39 
[11/21 15:13:39   1063s] [NR-eGR]  Metal5  (5H)           353     6 
[11/21 15:13:39   1063s] [NR-eGR]  Metal6  (6V)           333     0 
[11/21 15:13:39   1063s] [NR-eGR] ----------------------------------
[11/21 15:13:39   1063s] [NR-eGR]          Total         8732  1631 
[11/21 15:13:39   1063s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:39   1063s] [NR-eGR] Total half perimeter of net bounding box: 4097um
[11/21 15:13:39   1063s] [NR-eGR] Total length: 8732um, number of vias: 1631
[11/21 15:13:39   1063s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:39   1063s] [NR-eGR] Total routed clock nets wire length: 8732um, number of vias: 1631
[11/21 15:13:39   1063s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:39   1063s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 1930.38 MB )
[11/21 15:13:39   1063s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.43 sec, Curr Mem: 1926.38 MB )
[11/21 15:13:39   1063s] (I)      ======================================= Runtime Summary =======================================
[11/21 15:13:39   1063s] (I)       Step                                              %      Start     Finish      Real       CPU 
[11/21 15:13:39   1063s] (I)      -----------------------------------------------------------------------------------------------
[11/21 15:13:39   1063s] (I)       Early Global Route kernel                   100.00%  28.71 sec  29.14 sec  0.43 sec  0.20 sec 
[11/21 15:13:39   1063s] (I)       +-Import and model                           34.69%  28.74 sec  28.89 sec  0.15 sec  0.06 sec 
[11/21 15:13:39   1063s] (I)       | +-Create place DB                           8.61%  28.74 sec  28.78 sec  0.04 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)       | | +-Import place data                       8.60%  28.74 sec  28.78 sec  0.04 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Read instances and placement          1.03%  28.74 sec  28.74 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Read nets                             7.52%  28.74 sec  28.78 sec  0.03 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | +-Create route DB                          17.49%  28.78 sec  28.85 sec  0.07 sec  0.04 sec 
[11/21 15:13:39   1063s] (I)       | | +-Import route data (1T)                 17.30%  28.78 sec  28.85 sec  0.07 sec  0.04 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Read blockages ( Layer 2-6 )          5.26%  28.78 sec  28.80 sec  0.02 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Read routing blockages              0.00%  28.78 sec  28.78 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Read instance blockages             5.07%  28.78 sec  28.80 sec  0.02 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Read PG blockages                   0.03%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Read clock blockages                0.00%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Read other blockages                0.00%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Read halo blockages                 0.01%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Read boundary cut boxes             0.00%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Read blackboxes                       0.00%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Read prerouted                        0.30%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Read unlegalized nets                 0.11%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Read nets                             0.02%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Set up via pillars                    0.00%  28.82 sec  28.82 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Initialize 3D grid graph              0.54%  28.82 sec  28.82 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Model blockage capacity               7.02%  28.82 sec  28.85 sec  0.03 sec  0.03 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Initialize 3D capacity              6.45%  28.82 sec  28.85 sec  0.03 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Move terms for access (1T)            0.06%  28.85 sec  28.85 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | +-Read aux data                             0.00%  28.85 sec  28.85 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | +-Others data preparation                   0.03%  28.85 sec  28.85 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | +-Create route kernel                       8.34%  28.85 sec  28.89 sec  0.04 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       +-Global Routing                             34.84%  28.89 sec  29.04 sec  0.15 sec  0.09 sec 
[11/21 15:13:39   1063s] (I)       | +-Initialization                            1.77%  28.89 sec  28.90 sec  0.01 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | +-Net group 1                              21.25%  28.90 sec  28.99 sec  0.09 sec  0.04 sec 
[11/21 15:13:39   1063s] (I)       | | +-Generate topology                      10.26%  28.90 sec  28.94 sec  0.04 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1a                                0.52%  28.95 sec  28.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Pattern routing (1T)                  0.17%  28.95 sec  28.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.24%  28.95 sec  28.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1b                                0.33%  28.95 sec  28.95 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Monotonic routing (1T)                0.22%  28.95 sec  28.95 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1c                                0.43%  28.95 sec  28.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Two level Routing                     0.41%  28.95 sec  28.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  28.95 sec  28.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Two Level Routing (Strong)          0.11%  28.95 sec  28.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1d                                2.73%  28.95 sec  28.97 sec  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Detoured routing (1T)                 2.70%  28.95 sec  28.97 sec  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1e                                0.09%  28.97 sec  28.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Route legalization                    0.02%  28.97 sec  28.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Legalize Blockage Violations        0.01%  28.97 sec  28.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1f                                2.77%  28.97 sec  28.98 sec  0.01 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Congestion clean                      1.03%  28.97 sec  28.98 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1g                                0.82%  28.98 sec  28.98 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Post Routing                          0.67%  28.98 sec  28.98 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1h                                0.32%  28.98 sec  28.98 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Post Routing                          0.30%  28.98 sec  28.98 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Layer assignment (1T)                   1.38%  28.98 sec  28.99 sec  0.01 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | +-Net group 2                               3.66%  28.99 sec  29.00 sec  0.02 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)       | | +-Generate topology                       0.44%  28.99 sec  28.99 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1a                                0.44%  29.00 sec  29.00 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Pattern routing (1T)                  0.17%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.19%  29.00 sec  29.00 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1b                                0.24%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Monotonic routing (1T)                0.15%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1c                                0.00%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1d                                0.00%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1e                                0.09%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Route legalization                    0.02%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Legalize Blockage Violations        0.00%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1f                                0.00%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1g                                0.36%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Post Routing                          0.34%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1h                                0.09%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Post Routing                          0.07%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Layer assignment (1T)                   0.04%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | +-Net group 3                               6.07%  29.00 sec  29.03 sec  0.03 sec  0.03 sec 
[11/21 15:13:39   1063s] (I)       | | +-Generate topology                       0.00%  29.00 sec  29.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1a                                0.52%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Pattern routing (1T)                  0.16%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.18%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Add via demand to 2D                  0.13%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1b                                0.24%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Monotonic routing (1T)                0.15%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1c                                0.35%  29.02 sec  29.02 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Two level Routing                     0.33%  29.02 sec  29.02 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Two Level Routing (Regular)         0.08%  29.02 sec  29.02 sec  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1d                                0.52%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Detoured routing (1T)                 0.50%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1e                                0.08%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Route legalization                    0.02%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | | +-Legalize Blockage Violations        0.00%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1f                                0.09%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Congestion clean                      0.08%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1g                                0.23%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Post Routing                          0.20%  29.02 sec  29.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Phase 1h                                0.20%  29.02 sec  29.03 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | | +-Post Routing                          0.18%  29.02 sec  29.03 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Layer assignment (1T)                   0.14%  29.03 sec  29.03 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       +-Export 3D cong map                          2.56%  29.04 sec  29.05 sec  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | +-Export 2D cong map                        0.39%  29.04 sec  29.05 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       +-Extract Global 3D Wires                     0.01%  29.05 sec  29.05 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       +-Track Assignment (1T)                       4.71%  29.05 sec  29.07 sec  0.02 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)       | +-Initialization                            0.01%  29.05 sec  29.05 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | +-Track Assignment Kernel                   4.63%  29.05 sec  29.07 sec  0.02 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)       | +-Free Memory                               0.00%  29.07 sec  29.07 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       +-Export                                     15.96%  29.07 sec  29.13 sec  0.07 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)       | +-Export DB wires                           0.16%  29.07 sec  29.07 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Export all nets                         0.10%  29.07 sec  29.07 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | | +-Set wire vias                           0.02%  29.07 sec  29.07 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       | +-Report wirelength                         2.43%  29.07 sec  29.08 sec  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | +-Update net boxes                         13.28%  29.08 sec  29.13 sec  0.06 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)       | +-Update timing                             0.00%  29.13 sec  29.13 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)       +-Postprocess design                          0.22%  29.13 sec  29.14 sec  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)      ======================= Summary by functions ========================
[11/21 15:13:39   1063s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:13:39   1063s] (I)      ---------------------------------------------------------------------
[11/21 15:13:39   1063s] (I)        0  Early Global Route kernel           100.00%  0.43 sec  0.20 sec 
[11/21 15:13:39   1063s] (I)        1  Global Routing                       34.84%  0.15 sec  0.09 sec 
[11/21 15:13:39   1063s] (I)        1  Import and model                     34.69%  0.15 sec  0.06 sec 
[11/21 15:13:39   1063s] (I)        1  Export                               15.96%  0.07 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)        1  Track Assignment (1T)                 4.71%  0.02 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)        1  Export 3D cong map                    2.56%  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        1  Postprocess design                    0.22%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        2  Net group 1                          21.25%  0.09 sec  0.04 sec 
[11/21 15:13:39   1063s] (I)        2  Create route DB                      17.49%  0.07 sec  0.04 sec 
[11/21 15:13:39   1063s] (I)        2  Update net boxes                     13.28%  0.06 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        2  Create place DB                       8.61%  0.04 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)        2  Create route kernel                   8.34%  0.04 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        2  Net group 3                           6.07%  0.03 sec  0.03 sec 
[11/21 15:13:39   1063s] (I)        2  Track Assignment Kernel               4.63%  0.02 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)        2  Net group 2                           3.66%  0.02 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)        2  Report wirelength                     2.43%  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        2  Initialization                        1.78%  0.01 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        2  Export 2D cong map                    0.39%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        2  Export DB wires                       0.16%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        2  Others data preparation               0.03%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        3  Import route data (1T)               17.30%  0.07 sec  0.04 sec 
[11/21 15:13:39   1063s] (I)        3  Generate topology                    10.70%  0.05 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)        3  Import place data                     8.60%  0.04 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)        3  Phase 1d                              3.25%  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        3  Phase 1f                              2.87%  0.01 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        3  Layer assignment (1T)                 1.56%  0.01 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        3  Phase 1a                              1.49%  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        3  Phase 1g                              1.41%  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        3  Phase 1b                              0.81%  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        3  Phase 1c                              0.78%  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        3  Phase 1h                              0.62%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        3  Phase 1e                              0.26%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        3  Export all nets                       0.10%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        3  Set wire vias                         0.02%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Read nets                             7.54%  0.03 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        4  Model blockage capacity               7.02%  0.03 sec  0.03 sec 
[11/21 15:13:39   1063s] (I)        4  Read blockages ( Layer 2-6 )          5.26%  0.02 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Detoured routing (1T)                 3.20%  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        4  Post Routing                          1.77%  0.01 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        4  Congestion clean                      1.10%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Read instances and placement          1.03%  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        4  Two level Routing                     0.74%  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        4  Pattern Routing Avoiding Blockages    0.61%  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        4  Initialize 3D grid graph              0.54%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Monotonic routing (1T)                0.52%  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        4  Pattern routing (1T)                  0.50%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Read prerouted                        0.30%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Add via demand to 2D                  0.13%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Read unlegalized nets                 0.11%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Move terms for access (1T)            0.06%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Initialize 3D capacity                6.45%  0.03 sec  0.02 sec 
[11/21 15:13:39   1063s] (I)        5  Read instance blockages               5.07%  0.02 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Two Level Routing (Regular)           0.20%  0.00 sec  0.01 sec 
[11/21 15:13:39   1063s] (I)        5  Two Level Routing (Strong)            0.19%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:13:39   1063s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:13:39   1063s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:13:39   1063s] **WARN: (IMPDBTCL-200):	The command dbSelectObj will be obsoleted in a future release. Please use select_obj instead.
[11/21 15:13:39   1063s]       Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:02.6)
[11/21 15:13:39   1063s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:39   1063s] UM:*                                                                   Early Global Route - eGR only step
[11/21 15:13:39   1063s]     Routing using eGR only done.
[11/21 15:13:39   1063s] Net route status summary:
[11/21 15:13:39   1063s]   Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=23, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:39   1063s]   Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:39   1063s] 
[11/21 15:13:39   1063s] CCOPT: Done with clock implementation routing.
[11/21 15:13:39   1063s] 
[11/21 15:13:39   1063s]   Clock implementation routing done.
[11/21 15:13:39   1063s]   Fixed 23 wires.
[11/21 15:13:39   1063s]   CCOpt: Starting congestion repair using flow wrapper...
[11/21 15:13:39   1063s]     Congestion Repair...
[11/21 15:13:39   1063s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:17:43.9/2:19:43.3 (0.1), mem = 1926.4M
[11/21 15:13:40   1063s] Info: Disable timing driven in postCTS congRepair.
[11/21 15:13:40   1063s] 
[11/21 15:13:40   1063s] Starting congRepair ...
[11/21 15:13:40   1063s] User Input Parameters:
[11/21 15:13:40   1063s] - Congestion Driven    : On
[11/21 15:13:40   1063s] - Timing Driven        : Off
[11/21 15:13:40   1063s] - Area-Violation Based : On
[11/21 15:13:40   1063s] - Start Rollback Level : -5
[11/21 15:13:40   1063s] - Legalized            : On
[11/21 15:13:40   1063s] - Window Based         : Off
[11/21 15:13:40   1063s] - eDen incr mode       : Off
[11/21 15:13:40   1063s] - Small incr mode      : Off
[11/21 15:13:40   1063s] 
[11/21 15:13:40   1063s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1926.4M, EPOCH TIME: 1763718220.506064
[11/21 15:13:40   1063s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:1926.4M, EPOCH TIME: 1763718220.516811
[11/21 15:13:40   1063s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1926.4M, EPOCH TIME: 1763718220.516869
[11/21 15:13:40   1063s] Starting Early Global Route congestion estimation: mem = 1926.4M
[11/21 15:13:40   1063s] (I)      ==================== Layers =====================
[11/21 15:13:40   1063s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:40   1063s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:13:40   1063s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:40   1063s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:13:40   1063s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:13:40   1063s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:13:40   1063s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:13:40   1063s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:13:40   1063s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:13:40   1063s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:13:40   1063s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:13:40   1063s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:13:40   1063s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:13:40   1063s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:13:40   1063s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:40   1063s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:13:40   1063s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:40   1063s] (I)      Started Import and model ( Curr Mem: 1926.38 MB )
[11/21 15:13:40   1063s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:40   1063s] (I)      == Non-default Options ==
[11/21 15:13:40   1063s] (I)      Maximum routing layer                              : 4
[11/21 15:13:40   1063s] (I)      Number of threads                                  : 1
[11/21 15:13:40   1063s] (I)      Use non-blocking free Dbs wires                    : false
[11/21 15:13:40   1063s] (I)      Method to set GCell size                           : row
[11/21 15:13:40   1063s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:13:40   1063s] (I)      Use row-based GCell size
[11/21 15:13:40   1063s] (I)      Use row-based GCell align
[11/21 15:13:40   1063s] (I)      layer 0 area = 0
[11/21 15:13:40   1063s] (I)      layer 1 area = 0
[11/21 15:13:40   1063s] (I)      layer 2 area = 0
[11/21 15:13:40   1063s] (I)      layer 3 area = 0
[11/21 15:13:40   1063s] (I)      GCell unit size   : 10080
[11/21 15:13:40   1063s] (I)      GCell multiplier  : 1
[11/21 15:13:40   1063s] (I)      GCell row height  : 10080
[11/21 15:13:40   1063s] (I)      Actual row height : 10080
[11/21 15:13:40   1063s] (I)      GCell align ref   : 670560 670880
[11/21 15:13:40   1063s] [NR-eGR] Track table information for default rule: 
[11/21 15:13:40   1063s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:13:40   1063s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:13:40   1063s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:13:40   1063s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:13:40   1063s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:13:40   1063s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:13:40   1063s] (I)      ================ Default via ================
[11/21 15:13:40   1063s] (I)      +---+------------------+--------------------+
[11/21 15:13:40   1063s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:13:40   1063s] (I)      +---+------------------+--------------------+
[11/21 15:13:40   1063s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/21 15:13:40   1063s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:13:40   1063s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:13:40   1063s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:13:40   1063s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:13:40   1063s] (I)      +---+------------------+--------------------+
[11/21 15:13:40   1063s] [NR-eGR] Read 3049 PG shapes
[11/21 15:13:40   1063s] [NR-eGR] Read 0 clock shapes
[11/21 15:13:40   1063s] [NR-eGR] Read 0 other shapes
[11/21 15:13:40   1063s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:13:40   1063s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:13:40   1063s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:13:40   1063s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:13:40   1063s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:13:40   1063s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:13:40   1063s] [NR-eGR] #Other Blockages    : 0
[11/21 15:13:40   1063s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:13:40   1063s] [NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 1644
[11/21 15:13:40   1063s] [NR-eGR] Read 6017 nets ( ignored 23 )
[11/21 15:13:40   1063s] (I)      early_global_route_priority property id does not exist.
[11/21 15:13:40   1063s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1644  Num CS=0
[11/21 15:13:40   1063s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 836
[11/21 15:13:40   1063s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 664
[11/21 15:13:40   1063s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 144
[11/21 15:13:40   1063s] (I)      Number of ignored nets                =     23
[11/21 15:13:40   1063s] (I)      Number of connected nets              =      0
[11/21 15:13:40   1063s] (I)      Number of fixed nets                  =     23.  Ignored: Yes
[11/21 15:13:40   1063s] (I)      Number of clock nets                  =     23.  Ignored: No
[11/21 15:13:40   1063s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:13:40   1063s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:13:40   1063s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:13:40   1063s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:13:40   1063s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:13:40   1063s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:13:40   1063s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:13:40   1063s] (I)      Ndr track 0 does not exist
[11/21 15:13:40   1063s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:13:40   1063s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:13:40   1063s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:13:40   1063s] (I)      Site width          :  1320  (dbu)
[11/21 15:13:40   1063s] (I)      Row height          : 10080  (dbu)
[11/21 15:13:40   1063s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:13:40   1063s] (I)      GCell width         : 10080  (dbu)
[11/21 15:13:40   1063s] (I)      GCell height        : 10080  (dbu)
[11/21 15:13:40   1063s] (I)      Grid                :   300   300     4
[11/21 15:13:40   1063s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:13:40   1063s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:13:40   1063s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:13:40   1063s] (I)      Default wire width  :   460   560   560   560
[11/21 15:13:40   1063s] (I)      Default wire space  :   460   560   560   560
[11/21 15:13:40   1063s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:13:40   1063s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:13:40   1063s] (I)      First track coord   :   560   660   560   660
[11/21 15:13:40   1063s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:13:40   1063s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:13:40   1063s] (I)      Num of masks        :     1     1     1     1
[11/21 15:13:40   1063s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:13:40   1063s] (I)      --------------------------------------------------------
[11/21 15:13:40   1063s] 
[11/21 15:13:40   1063s] [NR-eGR] ============ Routing rule table ============
[11/21 15:13:40   1063s] [NR-eGR] Rule id: 1  Nets: 5937
[11/21 15:13:40   1063s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:13:40   1063s] (I)                    Layer     2     3     4 
[11/21 15:13:40   1063s] (I)                    Pitch  1320  1120  1320 
[11/21 15:13:40   1063s] (I)             #Used tracks     1     1     1 
[11/21 15:13:40   1063s] (I)       #Fully used tracks     1     1     1 
[11/21 15:13:40   1063s] [NR-eGR] ========================================
[11/21 15:13:40   1063s] [NR-eGR] 
[11/21 15:13:40   1063s] (I)      =============== Blocked Tracks ===============
[11/21 15:13:40   1063s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:40   1063s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:13:40   1063s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:40   1063s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:13:40   1063s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:13:40   1063s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:13:40   1063s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:13:40   1063s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:40   1063s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 1931.98 MB )
[11/21 15:13:40   1063s] (I)      Reset routing kernel
[11/21 15:13:40   1063s] (I)      Started Global Routing ( Curr Mem: 1931.98 MB )
[11/21 15:13:40   1063s] (I)      totalPins=21811  totalGlobalPin=20683 (94.83%)
[11/21 15:13:40   1063s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:13:40   1063s] [NR-eGR] Layer group 1: route 5937 net(s) in layer range [2, 4]
[11/21 15:13:40   1063s] (I)      
[11/21 15:13:40   1063s] (I)      ============  Phase 1a Route ============
[11/21 15:13:40   1064s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[11/21 15:13:40   1064s] (I)      Usage: 58331 = (28481 H, 29850 V) = (8.04% H, 4.84% V) = (1.435e+05um H, 1.504e+05um V)
[11/21 15:13:40   1064s] (I)      
[11/21 15:13:40   1064s] (I)      ============  Phase 1b Route ============
[11/21 15:13:40   1064s] (I)      Usage: 58355 = (28493 H, 29862 V) = (8.04% H, 4.84% V) = (1.436e+05um H, 1.505e+05um V)
[11/21 15:13:40   1064s] (I)      Overflow of layer group 1: 0.20% H + 0.48% V. EstWL: 2.941092e+05um
[11/21 15:13:40   1064s] (I)      Congestion metric : 0.20%H 0.48%V, 0.67%HV
[11/21 15:13:40   1064s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:13:40   1064s] (I)      
[11/21 15:13:40   1064s] (I)      ============  Phase 1c Route ============
[11/21 15:13:40   1064s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:40   1064s] (I)      Usage: 60136 = (30212 H, 29924 V) = (8.53% H, 4.85% V) = (1.523e+05um H, 1.508e+05um V)
[11/21 15:13:40   1064s] (I)      
[11/21 15:13:40   1064s] (I)      ============  Phase 1d Route ============
[11/21 15:13:40   1064s] (I)      Usage: 60124 = (30198 H, 29926 V) = (8.52% H, 4.85% V) = (1.522e+05um H, 1.508e+05um V)
[11/21 15:13:40   1064s] (I)      
[11/21 15:13:40   1064s] (I)      ============  Phase 1e Route ============
[11/21 15:13:40   1064s] (I)      Usage: 60124 = (30198 H, 29926 V) = (8.52% H, 4.85% V) = (1.522e+05um H, 1.508e+05um V)
[11/21 15:13:40   1064s] [NR-eGR] Early Global Route overflow of layer group 1: 0.18% H + 0.17% V. EstWL: 3.030250e+05um
[11/21 15:13:40   1064s] (I)      
[11/21 15:13:40   1064s] (I)      ============  Phase 1l Route ============
[11/21 15:13:40   1064s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:13:40   1064s] (I)      Layer  2:     316851     28864       179      335633      349348    (49.00%) 
[11/21 15:13:40   1064s] (I)      Layer  3:     355620     33628       170      414684      392616    (51.37%) 
[11/21 15:13:40   1064s] (I)      Layer  4:     300731     13200        27      346324      338657    (50.56%) 
[11/21 15:13:40   1064s] (I)      Total:        973202     75692       376     1096641     1080621    (50.37%) 
[11/21 15:13:40   1064s] (I)      
[11/21 15:13:40   1064s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:13:40   1064s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 15:13:40   1064s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:13:40   1064s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/21 15:13:40   1064s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:13:40   1064s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:40   1064s] [NR-eGR]  Metal2 ( 2)       127( 0.28%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[11/21 15:13:40   1064s] [NR-eGR]  Metal3 ( 3)        55( 0.13%)         3( 0.01%)         6( 0.01%)   ( 0.15%) 
[11/21 15:13:40   1064s] [NR-eGR]  Metal4 ( 4)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 15:13:40   1064s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:13:40   1064s] [NR-eGR]        Total       205( 0.15%)         3( 0.00%)         6( 0.00%)   ( 0.16%) 
[11/21 15:13:40   1064s] [NR-eGR] 
[11/21 15:13:40   1064s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1932.98 MB )
[11/21 15:13:40   1064s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 15:13:40   1064s] [NR-eGR] Overflow after Early Global Route 0.15% H + 0.14% V
[11/21 15:13:40   1064s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1933.0M
[11/21 15:13:40   1064s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.140, REAL:0.227, MEM:1933.0M, EPOCH TIME: 1763718220.743553
[11/21 15:13:40   1064s] OPERPROF: Starting HotSpotCal at level 1, MEM:1933.0M, EPOCH TIME: 1763718220.787859
[11/21 15:13:40   1064s] [hotspot] +------------+---------------+---------------+
[11/21 15:13:40   1064s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 15:13:40   1064s] [hotspot] +------------+---------------+---------------+
[11/21 15:13:40   1064s] [hotspot] | normalized |          0.00 |          0.00 |
[11/21 15:13:40   1064s] [hotspot] +------------+---------------+---------------+
[11/21 15:13:40   1064s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/21 15:13:40   1064s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/21 15:13:40   1064s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.043, MEM:1933.0M, EPOCH TIME: 1763718220.831098
[11/21 15:13:40   1064s] Skipped repairing congestion.
[11/21 15:13:40   1064s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1933.0M, EPOCH TIME: 1763718220.846055
[11/21 15:13:40   1064s] Starting Early Global Route wiring: mem = 1933.0M
[11/21 15:13:40   1064s] (I)      ============= Track Assignment ============
[11/21 15:13:40   1064s] (I)      Started Track Assignment (1T) ( Curr Mem: 1932.98 MB )
[11/21 15:13:40   1064s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:13:40   1064s] (I)      Run Multi-thread track assignment
[11/21 15:13:40   1064s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 1932.98 MB )
[11/21 15:13:40   1064s] (I)      Started Export ( Curr Mem: 1932.98 MB )
[11/21 15:13:40   1064s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:13:40   1064s] [NR-eGR] -----------------------------------
[11/21 15:13:40   1064s] [NR-eGR]  Metal1  (1H)             0  22230 
[11/21 15:13:40   1064s] [NR-eGR]  Metal2  (2V)        103377  31631 
[11/21 15:13:40   1064s] [NR-eGR]  Metal3  (3H)        159983   4542 
[11/21 15:13:40   1064s] [NR-eGR]  Metal4  (4V)         61444     96 
[11/21 15:13:40   1064s] [NR-eGR]  Metal5  (5H)           353     63 
[11/21 15:13:40   1064s] [NR-eGR]  Metal6  (6V)           333      0 
[11/21 15:13:40   1064s] [NR-eGR] -----------------------------------
[11/21 15:13:40   1064s] [NR-eGR]          Total       325490  58562 
[11/21 15:13:40   1064s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:40   1064s] [NR-eGR] Total half perimeter of net bounding box: 258738um
[11/21 15:13:40   1064s] [NR-eGR] Total length: 325490um, number of vias: 58562
[11/21 15:13:40   1064s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:40   1064s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/21 15:13:40   1064s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:40   1064s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1932.98 MB )
[11/21 15:13:40   1064s] Early Global Route wiring runtime: 0.12 seconds, mem = 1933.0M
[11/21 15:13:40   1064s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.123, MEM:1933.0M, EPOCH TIME: 1763718220.968858
[11/21 15:13:41   1064s] Tdgp not successfully inited but do clear! skip clearing
[11/21 15:13:41   1064s] End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
[11/21 15:13:41   1064s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.3/0:00:01.3 (0.2), totSession cpu/real = 0:17:44.2/2:19:44.6 (0.1), mem = 1933.0M
[11/21 15:13:41   1064s] 
[11/21 15:13:41   1064s] =============================================================================================
[11/21 15:13:41   1064s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[11/21 15:13:41   1064s] =============================================================================================
[11/21 15:13:41   1064s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:13:41   1064s] ---------------------------------------------------------------------------------------------
[11/21 15:13:41   1064s] [ MISC                   ]          0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.3    0.2
[11/21 15:13:41   1064s] ---------------------------------------------------------------------------------------------
[11/21 15:13:41   1064s]  IncrReplace #1 TOTAL               0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.3    0.2
[11/21 15:13:41   1064s] ---------------------------------------------------------------------------------------------
[11/21 15:13:41   1064s] 
[11/21 15:13:41   1064s]     Congestion Repair done. (took cpu=0:00:00.3 real=0:00:01.5)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   Congestion Repair
[11/21 15:13:41   1064s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/21 15:13:41   1064s] OPERPROF: Starting DPlace-Init at level 1, MEM:1933.0M, EPOCH TIME: 1763718221.116369
[11/21 15:13:41   1064s] Processing tracks to init pin-track alignment.
[11/21 15:13:41   1064s] z: 2, totalTracks: 1
[11/21 15:13:41   1064s] z: 4, totalTracks: 1
[11/21 15:13:41   1064s] z: 6, totalTracks: 1
[11/21 15:13:41   1064s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:41   1064s] All LLGs are deleted
[11/21 15:13:41   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:41   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:41   1064s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1933.0M, EPOCH TIME: 1763718221.120134
[11/21 15:13:41   1064s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1933.0M, EPOCH TIME: 1763718221.120374
[11/21 15:13:41   1064s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1933.0M, EPOCH TIME: 1763718221.121705
[11/21 15:13:41   1064s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:41   1064s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:41   1064s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1933.0M, EPOCH TIME: 1763718221.121955
[11/21 15:13:41   1064s] Max number of tech site patterns supported in site array is 256.
[11/21 15:13:41   1064s] Core basic site is tsm3site
[11/21 15:13:41   1064s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1933.0M, EPOCH TIME: 1763718221.129027
[11/21 15:13:41   1064s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 15:13:41   1064s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 15:13:41   1064s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1933.0M, EPOCH TIME: 1763718221.129525
[11/21 15:13:41   1064s] Fast DP-INIT is on for default
[11/21 15:13:41   1064s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 15:13:41   1064s] Atter site array init, number of instance map data is 0.
[11/21 15:13:41   1064s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.047, MEM:1933.0M, EPOCH TIME: 1763718221.168624
[11/21 15:13:41   1064s] 
[11/21 15:13:41   1064s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:41   1064s] OPERPROF:     Starting CMU at level 3, MEM:1933.0M, EPOCH TIME: 1763718221.170862
[11/21 15:13:41   1064s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1933.0M, EPOCH TIME: 1763718221.171837
[11/21 15:13:41   1064s] 
[11/21 15:13:41   1064s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:41   1064s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.051, MEM:1933.0M, EPOCH TIME: 1763718221.172538
[11/21 15:13:41   1064s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1933.0M, EPOCH TIME: 1763718221.172584
[11/21 15:13:41   1064s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1933.0M, EPOCH TIME: 1763718221.172628
[11/21 15:13:41   1064s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1933.0MB).
[11/21 15:13:41   1064s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.057, MEM:1933.0M, EPOCH TIME: 1763718221.173319
[11/21 15:13:41   1064s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:04.4)
[11/21 15:13:41   1064s]   Leaving CCOpt scope - extractRC...
[11/21 15:13:41   1064s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/21 15:13:41   1064s] Extraction called for design 'DTMF_CHIP' of instances=5724 and nets=8575 using extraction engine 'preRoute' .
[11/21 15:13:41   1064s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:13:41   1064s] RC Extraction called in multi-corner(1) mode.
[11/21 15:13:41   1064s] RCMode: PreRoute
[11/21 15:13:41   1064s]       RC Corner Indexes            0   
[11/21 15:13:41   1064s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:13:41   1064s] Resistance Scaling Factor    : 1.00000 
[11/21 15:13:41   1064s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:13:41   1064s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:13:41   1064s] Shrink Factor                : 1.00000
[11/21 15:13:41   1064s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:13:41   1064s] Using capacitance table file ...
[11/21 15:13:41   1064s] 
[11/21 15:13:41   1064s] Trim Metal Layers:
[11/21 15:13:41   1064s] LayerId::1 widthSet size::4
[11/21 15:13:41   1064s] LayerId::2 widthSet size::4
[11/21 15:13:41   1064s] LayerId::3 widthSet size::4
[11/21 15:13:41   1064s] LayerId::4 widthSet size::4
[11/21 15:13:41   1064s] LayerId::5 widthSet size::4
[11/21 15:13:41   1064s] LayerId::6 widthSet size::3
[11/21 15:13:41   1064s] Updating RC grid for preRoute extraction ...
[11/21 15:13:41   1064s] eee: pegSigSF::1.070000
[11/21 15:13:41   1064s] Initializing multi-corner capacitance tables ... 
[11/21 15:13:41   1064s] Initializing multi-corner resistance tables ...
[11/21 15:13:41   1064s] eee: l::1 avDens::0.084936 usedTrk::1067.007143 availTrk::12562.417107 sigTrk::1067.007143
[11/21 15:13:41   1064s] eee: l::2 avDens::0.168260 usedTrk::2062.707139 availTrk::12259.027394 sigTrk::2062.707139
[11/21 15:13:41   1064s] eee: l::3 avDens::0.163117 usedTrk::3176.640972 availTrk::19474.591329 sigTrk::3176.640972
[11/21 15:13:41   1064s] eee: l::4 avDens::0.075547 usedTrk::1221.457842 availTrk::16168.144529 sigTrk::1221.457842
[11/21 15:13:41   1064s] eee: l::5 avDens::0.031463 usedTrk::127.474206 availTrk::4051.533574 sigTrk::127.474206
[11/21 15:13:41   1064s] eee: l::6 avDens::0.043780 usedTrk::251.067461 availTrk::5734.746370 sigTrk::251.067461
[11/21 15:13:41   1064s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:13:41   1064s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.262589 uaWl=1.000000 uaWlH=0.184508 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:13:41   1064s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1932.984M)
[11/21 15:13:41   1064s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/21 15:13:41   1064s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
[11/21 15:13:41   1064s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:13:41   1064s] End AAE Lib Interpolated Model. (MEM=1932.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:13:41   1064s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:41   1064s]   Clock DAG stats after clustering cong repair call:
[11/21 15:13:41   1064s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:13:41   1064s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:41   1064s]     misc counts      : r=6, pp=0
[11/21 15:13:41   1064s]     cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
[11/21 15:13:41   1064s]     cell capacitance : b=0.518pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.518pF
[11/21 15:13:41   1064s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:41   1064s]     wire capacitance : top=0.000pF, trunk=0.145pF, leaf=1.075pF, total=1.220pF
[11/21 15:13:41   1064s]     wire lengths     : top=0.000um, trunk=1102.220um, leaf=7970.096um, total=9072.316um
[11/21 15:13:41   1064s]     hp wire lengths  : top=0.000um, trunk=969.540um, leaf=3020.955um, total=3990.495um
[11/21 15:13:41   1064s]   Clock DAG net violations after clustering cong repair call:
[11/21 15:13:41   1064s]     Remaining Transition : {count=6, worst=[0.070ns, 0.057ns, 0.048ns, 0.048ns, 0.047ns, 0.045ns]} avg=0.053ns sd=0.009ns sum=0.316ns
[11/21 15:13:41   1064s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/21 15:13:41   1064s]     Trunk : target=0.398ns count=12 avg=0.261ns sd=0.199ns min=0.053ns max=0.468ns {6 <= 0.239ns, 0 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns} {0 <= 0.418ns, 0 <= 0.438ns, 6 <= 0.478ns, 0 <= 0.597ns, 0 > 0.597ns}
[11/21 15:13:41   1064s]     Leaf  : target=0.398ns count=11 avg=0.175ns sd=0.094ns min=0.043ns max=0.328ns {8 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:41   1064s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/21 15:13:41   1064s]      Bufs: CLKBUFX20: 17 
[11/21 15:13:41   1064s]   Clock DAG hash after clustering cong repair call: 14157979158912510164 9595610993513768482
[11/21 15:13:41   1064s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/21 15:13:41   1064s]     delay calculator: calls=4290, total_wall_time=0.225s, mean_wall_time=0.052ms
[11/21 15:13:41   1064s]     legalizer: calls=204, total_wall_time=0.046s, mean_wall_time=0.223ms
[11/21 15:13:41   1064s]     steiner router: calls=4190, total_wall_time=0.087s, mean_wall_time=0.021ms
[11/21 15:13:41   1064s]   Primary reporting skew groups after clustering cong repair call:
[11/21 15:13:41   1064s]     skew_group vclk1/common: insertion delay [min=0.657, max=0.747, avg=0.691, sd=0.017], skew [0.090 vs 0.171], 100% {0.657, 0.747} (wid=0.091 ws=0.073) (gid=0.656 gs=0.019)
[11/21 15:13:41   1064s]         min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:41   1064s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:41   1064s]   Skew group summary after clustering cong repair call:
[11/21 15:13:41   1064s]     skew_group vclk1/common: insertion delay [min=0.657, max=0.747, avg=0.691, sd=0.017], skew [0.090 vs 0.171], 100% {0.657, 0.747} (wid=0.091 ws=0.073) (gid=0.656 gs=0.019)
[11/21 15:13:41   1064s]     skew_group vclk2/common: insertion delay [min=0.193, max=0.500, avg=0.452, sd=0.107], skew [0.307 vs 0.171*], 84.9% {0.492, 0.500} (wid=0.073 ws=0.071) (gid=0.481 gs=0.290)
[11/21 15:13:41   1064s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:04.8)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   CongRepair After Initial Clustering
[11/21 15:13:41   1064s]   Stage::Clustering done. (took cpu=0:00:01.6 real=0:00:11.8)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   Stage::Clustering
[11/21 15:13:41   1064s]   Stage::DRV Fixing...
[11/21 15:13:41   1064s]   Fixing clock tree slew time and max cap violations...
[11/21 15:13:41   1064s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 14157979158912510164 9595610993513768482
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/21 15:13:41   1064s]       delay calculator: calls=4290, total_wall_time=0.225s, mean_wall_time=0.052ms
[11/21 15:13:41   1064s]       legalizer: calls=204, total_wall_time=0.046s, mean_wall_time=0.223ms
[11/21 15:13:41   1064s]       steiner router: calls=4190, total_wall_time=0.087s, mean_wall_time=0.021ms
[11/21 15:13:41   1064s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:41   1064s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/21 15:13:41   1064s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:13:41   1064s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:41   1064s]       misc counts      : r=6, pp=0
[11/21 15:13:41   1064s]       cell areas       : b=1257.379um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1257.379um^2
[11/21 15:13:41   1064s]       cell capacitance : b=0.468pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.468pF
[11/21 15:13:41   1064s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:41   1064s]       wire capacitance : top=0.000pF, trunk=0.142pF, leaf=1.076pF, total=1.218pF
[11/21 15:13:41   1064s]       wire lengths     : top=0.000um, trunk=1079.600um, leaf=7981.536um, total=9061.136um
[11/21 15:13:41   1064s]       hp wire lengths  : top=0.000um, trunk=976.140um, leaf=3027.555um, total=4003.695um
[11/21 15:13:41   1064s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/21 15:13:41   1064s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/21 15:13:41   1064s]       Trunk : target=0.398ns count=12 avg=0.207ns sd=0.141ns min=0.053ns max=0.357ns {6 <= 0.239ns, 0 <= 0.318ns, 6 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:41   1064s]       Leaf  : target=0.398ns count=11 avg=0.179ns sd=0.094ns min=0.043ns max=0.328ns {8 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:41   1064s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/21 15:13:41   1064s]        Bufs: CLKBUFX20: 11 CLKBUFX16: 6 
[11/21 15:13:41   1064s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 507424499000543036 6406878937142342746
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/21 15:13:41   1064s]       delay calculator: calls=4393, total_wall_time=0.228s, mean_wall_time=0.052ms
[11/21 15:13:41   1064s]       legalizer: calls=218, total_wall_time=0.071s, mean_wall_time=0.324ms
[11/21 15:13:41   1064s]       steiner router: calls=4216, total_wall_time=0.088s, mean_wall_time=0.021ms
[11/21 15:13:41   1064s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.653, max=0.743], skew [0.090 vs 0.171]
[11/21 15:13:41   1064s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:41   1064s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:41   1064s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.653, max=0.743], skew [0.090 vs 0.171]
[11/21 15:13:41   1064s]       skew_group vclk2/common: insertion delay [min=0.185, max=0.496], skew [0.311 vs 0.171*]
[11/21 15:13:41   1064s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:41   1064s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[11/21 15:13:41   1064s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/21 15:13:41   1064s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 507424499000543036 6406878937142342746
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:13:41   1064s]       delay calculator: calls=4393, total_wall_time=0.228s, mean_wall_time=0.052ms
[11/21 15:13:41   1064s]       legalizer: calls=218, total_wall_time=0.071s, mean_wall_time=0.324ms
[11/21 15:13:41   1064s]       steiner router: calls=4216, total_wall_time=0.088s, mean_wall_time=0.021ms
[11/21 15:13:41   1064s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:41   1064s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:13:41   1064s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:13:41   1064s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:41   1064s]       misc counts      : r=6, pp=0
[11/21 15:13:41   1064s]       cell areas       : b=1257.379um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1257.379um^2
[11/21 15:13:41   1064s]       cell capacitance : b=0.468pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.468pF
[11/21 15:13:41   1064s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:41   1064s]       wire capacitance : top=0.000pF, trunk=0.142pF, leaf=1.076pF, total=1.218pF
[11/21 15:13:41   1064s]       wire lengths     : top=0.000um, trunk=1079.600um, leaf=7981.536um, total=9061.136um
[11/21 15:13:41   1064s]       hp wire lengths  : top=0.000um, trunk=976.140um, leaf=3027.555um, total=4003.695um
[11/21 15:13:41   1064s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/21 15:13:41   1064s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:13:41   1064s]       Trunk : target=0.398ns count=12 avg=0.207ns sd=0.141ns min=0.053ns max=0.357ns {6 <= 0.239ns, 0 <= 0.318ns, 6 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:41   1064s]       Leaf  : target=0.398ns count=11 avg=0.179ns sd=0.094ns min=0.043ns max=0.328ns {8 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:41   1064s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/21 15:13:41   1064s]        Bufs: CLKBUFX20: 11 CLKBUFX16: 6 
[11/21 15:13:41   1064s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 507424499000543036 6406878937142342746
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:13:41   1064s]       delay calculator: calls=4393, total_wall_time=0.228s, mean_wall_time=0.052ms
[11/21 15:13:41   1064s]       legalizer: calls=218, total_wall_time=0.071s, mean_wall_time=0.324ms
[11/21 15:13:41   1064s]       steiner router: calls=4216, total_wall_time=0.088s, mean_wall_time=0.021ms
[11/21 15:13:41   1064s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.653, max=0.743, avg=0.687, sd=0.017], skew [0.090 vs 0.171], 100% {0.653, 0.743} (wid=0.091 ws=0.073) (gid=0.652 gs=0.019)
[11/21 15:13:41   1064s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:41   1064s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:41   1064s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.653, max=0.743, avg=0.687, sd=0.017], skew [0.090 vs 0.171], 100% {0.653, 0.743} (wid=0.091 ws=0.073) (gid=0.652 gs=0.019)
[11/21 15:13:41   1064s]       skew_group vclk2/common: insertion delay [min=0.185, max=0.496, avg=0.447, sd=0.108], skew [0.311 vs 0.171*], 84.9% {0.488, 0.496} (wid=0.074 ws=0.072) (gid=0.477 gs=0.294)
[11/21 15:13:41   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:41   1064s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[11/21 15:13:41   1064s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.2)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   Stage::DRV Fixing
[11/21 15:13:41   1064s]   Stage::Insertion Delay Reduction...
[11/21 15:13:41   1064s]   Removing unnecessary root buffering...
[11/21 15:13:41   1064s]     Clock DAG hash before 'Removing unnecessary root buffering': 507424499000543036 6406878937142342746
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/21 15:13:41   1064s]       delay calculator: calls=4393, total_wall_time=0.228s, mean_wall_time=0.052ms
[11/21 15:13:41   1064s]       legalizer: calls=218, total_wall_time=0.071s, mean_wall_time=0.324ms
[11/21 15:13:41   1064s]       steiner router: calls=4216, total_wall_time=0.088s, mean_wall_time=0.021ms
[11/21 15:13:41   1064s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/21 15:13:41   1064s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:41   1064s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:41   1064s]       misc counts      : r=6, pp=0
[11/21 15:13:41   1064s]       cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
[11/21 15:13:41   1064s]       cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
[11/21 15:13:41   1064s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:41   1064s]       wire capacitance : top=0.000pF, trunk=0.095pF, leaf=1.117pF, total=1.212pF
[11/21 15:13:41   1064s]       wire lengths     : top=0.000um, trunk=712.300um, leaf=8310.336um, total=9022.636um
[11/21 15:13:41   1064s]       hp wire lengths  : top=0.000um, trunk=598.620um, leaf=3361.825um, total=3960.445um
[11/21 15:13:41   1064s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/21 15:13:41   1064s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/21 15:13:41   1064s]       Trunk : target=0.398ns count=8 avg=0.289ns sd=0.113ns min=0.089ns max=0.390ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:41   1064s]       Leaf  : target=0.398ns count=11 avg=0.197ns sd=0.085ns min=0.067ns max=0.328ns {7 <= 0.239ns, 3 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:41   1064s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/21 15:13:41   1064s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
[11/21 15:13:41   1064s]     Clock DAG hash after 'Removing unnecessary root buffering': 11097292867870245756 15538514171617023755
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/21 15:13:41   1064s]       delay calculator: calls=4934, total_wall_time=0.254s, mean_wall_time=0.051ms
[11/21 15:13:41   1064s]       legalizer: calls=276, total_wall_time=0.072s, mean_wall_time=0.260ms
[11/21 15:13:41   1064s]       steiner router: calls=4373, total_wall_time=0.104s, mean_wall_time=0.024ms
[11/21 15:13:41   1064s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
[11/21 15:13:41   1064s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:41   1064s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:41   1064s]     Skew group summary after 'Removing unnecessary root buffering':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
[11/21 15:13:41   1064s]       skew_group vclk2/common: insertion delay [min=0.185, max=0.387], skew [0.202 vs 0.171*]
[11/21 15:13:41   1064s]     Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:41   1064s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   Removing unnecessary root buffering
[11/21 15:13:41   1064s]   Removing unconstrained drivers...
[11/21 15:13:41   1064s]     Clock DAG hash before 'Removing unconstrained drivers': 11097292867870245756 15538514171617023755
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/21 15:13:41   1064s]       delay calculator: calls=4934, total_wall_time=0.254s, mean_wall_time=0.051ms
[11/21 15:13:41   1064s]       legalizer: calls=276, total_wall_time=0.072s, mean_wall_time=0.260ms
[11/21 15:13:41   1064s]       steiner router: calls=4373, total_wall_time=0.104s, mean_wall_time=0.024ms
[11/21 15:13:41   1064s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/21 15:13:41   1064s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:41   1064s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:41   1064s]       misc counts      : r=6, pp=0
[11/21 15:13:41   1064s]       cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
[11/21 15:13:41   1064s]       cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
[11/21 15:13:41   1064s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:41   1064s]       wire capacitance : top=0.000pF, trunk=0.095pF, leaf=1.117pF, total=1.212pF
[11/21 15:13:41   1064s]       wire lengths     : top=0.000um, trunk=712.300um, leaf=8310.336um, total=9022.636um
[11/21 15:13:41   1064s]       hp wire lengths  : top=0.000um, trunk=598.620um, leaf=3361.825um, total=3960.445um
[11/21 15:13:41   1064s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/21 15:13:41   1064s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/21 15:13:41   1064s]       Trunk : target=0.398ns count=8 avg=0.289ns sd=0.113ns min=0.089ns max=0.390ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:41   1064s]       Leaf  : target=0.398ns count=11 avg=0.197ns sd=0.085ns min=0.067ns max=0.328ns {7 <= 0.239ns, 3 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:41   1064s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/21 15:13:41   1064s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
[11/21 15:13:41   1064s]     Clock DAG hash after 'Removing unconstrained drivers': 11097292867870245756 15538514171617023755
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/21 15:13:41   1064s]       delay calculator: calls=4934, total_wall_time=0.254s, mean_wall_time=0.051ms
[11/21 15:13:41   1064s]       legalizer: calls=276, total_wall_time=0.072s, mean_wall_time=0.260ms
[11/21 15:13:41   1064s]       steiner router: calls=4373, total_wall_time=0.104s, mean_wall_time=0.024ms
[11/21 15:13:41   1064s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
[11/21 15:13:41   1064s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:41   1064s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:41   1064s]     Skew group summary after 'Removing unconstrained drivers':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
[11/21 15:13:41   1064s]       skew_group vclk2/common: insertion delay [min=0.185, max=0.387], skew [0.202 vs 0.171*]
[11/21 15:13:41   1064s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:41   1064s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   Removing unconstrained drivers
[11/21 15:13:41   1064s]   Reducing insertion delay 1...
[11/21 15:13:41   1064s]     Clock DAG hash before 'Reducing insertion delay 1': 11097292867870245756 15538514171617023755
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/21 15:13:41   1064s]       delay calculator: calls=4934, total_wall_time=0.254s, mean_wall_time=0.051ms
[11/21 15:13:41   1064s]       legalizer: calls=276, total_wall_time=0.072s, mean_wall_time=0.260ms
[11/21 15:13:41   1064s]       steiner router: calls=4373, total_wall_time=0.104s, mean_wall_time=0.024ms
[11/21 15:13:41   1064s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/21 15:13:41   1064s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:41   1064s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:41   1064s]       misc counts      : r=6, pp=0
[11/21 15:13:41   1064s]       cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
[11/21 15:13:41   1064s]       cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
[11/21 15:13:41   1064s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:41   1064s]       wire capacitance : top=0.000pF, trunk=0.095pF, leaf=1.117pF, total=1.212pF
[11/21 15:13:41   1064s]       wire lengths     : top=0.000um, trunk=712.300um, leaf=8310.336um, total=9022.636um
[11/21 15:13:41   1064s]       hp wire lengths  : top=0.000um, trunk=598.620um, leaf=3361.825um, total=3960.445um
[11/21 15:13:41   1064s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/21 15:13:41   1064s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/21 15:13:41   1064s]       Trunk : target=0.398ns count=8 avg=0.289ns sd=0.113ns min=0.089ns max=0.390ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:41   1064s]       Leaf  : target=0.398ns count=11 avg=0.197ns sd=0.085ns min=0.067ns max=0.328ns {7 <= 0.239ns, 3 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:41   1064s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/21 15:13:41   1064s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
[11/21 15:13:41   1064s]     Clock DAG hash after 'Reducing insertion delay 1': 11097292867870245756 15538514171617023755
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/21 15:13:41   1064s]       delay calculator: calls=5047, total_wall_time=0.258s, mean_wall_time=0.051ms
[11/21 15:13:41   1064s]       legalizer: calls=290, total_wall_time=0.072s, mean_wall_time=0.249ms
[11/21 15:13:41   1064s]       steiner router: calls=4403, total_wall_time=0.104s, mean_wall_time=0.024ms
[11/21 15:13:41   1064s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
[11/21 15:13:41   1064s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:41   1064s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:41   1064s]     Skew group summary after 'Reducing insertion delay 1':
[11/21 15:13:41   1064s]       skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
[11/21 15:13:41   1064s]       skew_group vclk2/common: insertion delay [min=0.185, max=0.387], skew [0.202 vs 0.171*]
[11/21 15:13:41   1064s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:41   1064s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:41   1064s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:41   1064s] UM:*                                                                   Reducing insertion delay 1
[11/21 15:13:41   1064s]   Removing longest path buffering...
[11/21 15:13:41   1064s]     Clock DAG hash before 'Removing longest path buffering': 11097292867870245756 15538514171617023755
[11/21 15:13:41   1064s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/21 15:13:41   1064s]       delay calculator: calls=5047, total_wall_time=0.258s, mean_wall_time=0.051ms
[11/21 15:13:41   1064s]       legalizer: calls=290, total_wall_time=0.072s, mean_wall_time=0.249ms
[11/21 15:13:41   1064s]       steiner router: calls=4403, total_wall_time=0.104s, mean_wall_time=0.024ms
[11/21 15:13:42   1065s]     Clock DAG stats after 'Removing longest path buffering':
[11/21 15:13:42   1065s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:42   1065s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:42   1065s]       misc counts      : r=6, pp=0
[11/21 15:13:42   1065s]       cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
[11/21 15:13:42   1065s]       cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
[11/21 15:13:42   1065s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:42   1065s]       wire capacitance : top=0.000pF, trunk=0.095pF, leaf=1.117pF, total=1.212pF
[11/21 15:13:42   1065s]       wire lengths     : top=0.000um, trunk=712.300um, leaf=8310.336um, total=9022.636um
[11/21 15:13:42   1065s]       hp wire lengths  : top=0.000um, trunk=598.620um, leaf=3361.825um, total=3960.445um
[11/21 15:13:42   1065s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/21 15:13:42   1065s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/21 15:13:42   1065s]       Trunk : target=0.398ns count=8 avg=0.289ns sd=0.113ns min=0.089ns max=0.390ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:42   1065s]       Leaf  : target=0.398ns count=11 avg=0.197ns sd=0.085ns min=0.067ns max=0.328ns {7 <= 0.239ns, 3 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:42   1065s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/21 15:13:42   1065s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
[11/21 15:13:42   1065s]     Clock DAG hash after 'Removing longest path buffering': 11097292867870245756 15538514171617023755
[11/21 15:13:42   1065s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/21 15:13:42   1065s]       delay calculator: calls=5500, total_wall_time=0.299s, mean_wall_time=0.054ms
[11/21 15:13:42   1065s]       legalizer: calls=339, total_wall_time=0.073s, mean_wall_time=0.216ms
[11/21 15:13:42   1065s]       steiner router: calls=4527, total_wall_time=0.144s, mean_wall_time=0.032ms
[11/21 15:13:42   1065s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/21 15:13:42   1065s]       skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
[11/21 15:13:42   1065s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:42   1065s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:42   1065s]     Skew group summary after 'Removing longest path buffering':
[11/21 15:13:42   1065s]       skew_group vclk1/common: insertion delay [min=0.434, max=0.523], skew [0.090 vs 0.171]
[11/21 15:13:42   1065s]       skew_group vclk2/common: insertion delay [min=0.185, max=0.387], skew [0.202 vs 0.171*]
[11/21 15:13:42   1065s]     Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:42   1065s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:13:42   1065s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:42   1065s] UM:*                                                                   Removing longest path buffering
[11/21 15:13:42   1065s]   Reducing insertion delay 2...
[11/21 15:13:42   1065s]     Clock DAG hash before 'Reducing insertion delay 2': 11097292867870245756 15538514171617023755
[11/21 15:13:42   1065s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[11/21 15:13:42   1065s]       delay calculator: calls=5500, total_wall_time=0.299s, mean_wall_time=0.054ms
[11/21 15:13:42   1065s]       legalizer: calls=339, total_wall_time=0.073s, mean_wall_time=0.216ms
[11/21 15:13:42   1065s]       steiner router: calls=4527, total_wall_time=0.144s, mean_wall_time=0.032ms
[11/21 15:13:42   1065s]     Path optimization required 441 stage delay updates 
[11/21 15:13:42   1065s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/21 15:13:42   1065s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:42   1065s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:42   1065s]       misc counts      : r=6, pp=0
[11/21 15:13:42   1065s]       cell areas       : b=861.538um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=861.538um^2
[11/21 15:13:42   1065s]       cell capacitance : b=0.315pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.315pF
[11/21 15:13:42   1065s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:42   1065s]       wire capacitance : top=0.000pF, trunk=0.091pF, leaf=1.126pF, total=1.217pF
[11/21 15:13:42   1065s]       wire lengths     : top=0.000um, trunk=685.320um, leaf=8375.764um, total=9061.084um
[11/21 15:13:42   1065s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:42   1065s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/21 15:13:42   1065s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/21 15:13:42   1065s]       Trunk : target=0.398ns count=8 avg=0.282ns sd=0.110ns min=0.092ns max=0.384ns {2 <= 0.239ns, 1 <= 0.318ns, 4 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:42   1065s]       Leaf  : target=0.398ns count=11 avg=0.194ns sd=0.079ns min=0.067ns max=0.291ns {7 <= 0.239ns, 4 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:42   1065s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/21 15:13:42   1065s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 5 CLKBUFX12: 1 CLKBUFX3: 1 
[11/21 15:13:43   1065s]     Clock DAG hash after 'Reducing insertion delay 2': 6572035118576091079 3376658341814031904
[11/21 15:13:43   1065s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[11/21 15:13:43   1065s]       delay calculator: calls=6656, total_wall_time=0.377s, mean_wall_time=0.057ms
[11/21 15:13:43   1065s]       legalizer: calls=565, total_wall_time=0.078s, mean_wall_time=0.137ms
[11/21 15:13:43   1065s]       steiner router: calls=4974, total_wall_time=0.220s, mean_wall_time=0.044ms
[11/21 15:13:43   1065s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/21 15:13:43   1065s]       skew_group vclk1/common: insertion delay [min=0.433, max=0.501, avg=0.470, sd=0.018], skew [0.068 vs 0.171], 100% {0.433, 0.501} (wid=0.074 ws=0.056) (gid=0.451 gs=0.036)
[11/21 15:13:43   1065s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:43   1065s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:43   1065s]     Skew group summary after 'Reducing insertion delay 2':
[11/21 15:13:43   1065s]       skew_group vclk1/common: insertion delay [min=0.433, max=0.501, avg=0.470, sd=0.018], skew [0.068 vs 0.171], 100% {0.433, 0.501} (wid=0.074 ws=0.056) (gid=0.451 gs=0.036)
[11/21 15:13:43   1065s]       skew_group vclk2/common: insertion delay [min=0.185, max=0.376, avg=0.345, sd=0.065], skew [0.191 vs 0.171*], 86.2% {0.246, 0.376} (wid=0.074 ws=0.072) (gid=0.356 gs=0.173)
[11/21 15:13:43   1065s]     Legalizer API calls during this step: 226 succeeded with high effort: 226 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:43   1065s]   Reducing insertion delay 2 done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/21 15:13:43   1065s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1065s] UM:*                                                                   Reducing insertion delay 2
[11/21 15:13:43   1065s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.3 real=0:00:01.4)
[11/21 15:13:43   1065s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1065s] UM:*                                                                   Stage::Insertion Delay Reduction
[11/21 15:13:43   1065s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.0 real=0:00:13.5)
[11/21 15:13:43   1065s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1065s] UM:*                                                                   CCOpt::Phase::Construction
[11/21 15:13:43   1065s]   CCOpt::Phase::Implementation...
[11/21 15:13:43   1065s]   Stage::Reducing Power...
[11/21 15:13:43   1065s]   Improving clock tree routing...
[11/21 15:13:43   1065s]     Clock DAG hash before 'Improving clock tree routing': 6572035118576091079 3376658341814031904
[11/21 15:13:43   1065s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/21 15:13:43   1065s]       delay calculator: calls=6656, total_wall_time=0.377s, mean_wall_time=0.057ms
[11/21 15:13:43   1065s]       legalizer: calls=565, total_wall_time=0.078s, mean_wall_time=0.137ms
[11/21 15:13:43   1065s]       steiner router: calls=4974, total_wall_time=0.220s, mean_wall_time=0.044ms
[11/21 15:13:43   1065s]     Iteration 1...
[11/21 15:13:43   1065s]     Iteration 1 done.
[11/21 15:13:43   1065s]     Clock DAG stats after 'Improving clock tree routing':
[11/21 15:13:43   1065s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1065s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1065s]       misc counts      : r=6, pp=0
[11/21 15:13:43   1065s]       cell areas       : b=861.538um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=861.538um^2
[11/21 15:13:43   1065s]       cell capacitance : b=0.315pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.315pF
[11/21 15:13:43   1065s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1065s]       wire capacitance : top=0.000pF, trunk=0.091pF, leaf=1.126pF, total=1.217pF
[11/21 15:13:43   1065s]       wire lengths     : top=0.000um, trunk=685.320um, leaf=8375.764um, total=9061.084um
[11/21 15:13:43   1065s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1065s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/21 15:13:43   1065s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/21 15:13:43   1065s]       Trunk : target=0.398ns count=8 avg=0.282ns sd=0.110ns min=0.092ns max=0.384ns {2 <= 0.239ns, 1 <= 0.318ns, 4 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1065s]       Leaf  : target=0.398ns count=11 avg=0.194ns sd=0.079ns min=0.067ns max=0.291ns {7 <= 0.239ns, 4 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1065s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/21 15:13:43   1065s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 5 CLKBUFX12: 1 CLKBUFX3: 1 
[11/21 15:13:43   1065s]     Clock DAG hash after 'Improving clock tree routing': 6572035118576091079 3376658341814031904
[11/21 15:13:43   1065s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/21 15:13:43   1065s]       delay calculator: calls=6686, total_wall_time=0.379s, mean_wall_time=0.057ms
[11/21 15:13:43   1065s]       legalizer: calls=571, total_wall_time=0.078s, mean_wall_time=0.136ms
[11/21 15:13:43   1065s]       steiner router: calls=4986, total_wall_time=0.220s, mean_wall_time=0.044ms
[11/21 15:13:43   1065s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/21 15:13:43   1065s]       skew_group vclk1/common: insertion delay [min=0.433, max=0.501], skew [0.068 vs 0.171]
[11/21 15:13:43   1065s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:13:43   1065s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:43   1065s]     Skew group summary after 'Improving clock tree routing':
[11/21 15:13:43   1065s]       skew_group vclk1/common: insertion delay [min=0.433, max=0.501], skew [0.068 vs 0.171]
[11/21 15:13:43   1065s]       skew_group vclk2/common: insertion delay [min=0.185, max=0.376], skew [0.191 vs 0.171*]
[11/21 15:13:43   1065s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:43   1065s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:43   1065s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1065s] UM:*                                                                   Improving clock tree routing
[11/21 15:13:43   1065s]   Reducing clock tree power 1...
[11/21 15:13:43   1065s]     Clock DAG hash before 'Reducing clock tree power 1': 6572035118576091079 3376658341814031904
[11/21 15:13:43   1065s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/21 15:13:43   1065s]       delay calculator: calls=6686, total_wall_time=0.379s, mean_wall_time=0.057ms
[11/21 15:13:43   1065s]       legalizer: calls=571, total_wall_time=0.078s, mean_wall_time=0.136ms
[11/21 15:13:43   1065s]       steiner router: calls=4986, total_wall_time=0.220s, mean_wall_time=0.044ms
[11/21 15:13:43   1065s]     Resizing gates: 
[11/21 15:13:43   1065s]     Legalizer releasing space for clock trees
[11/21 15:13:43   1065s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:13:43   1066s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:43   1066s]     100% 
[11/21 15:13:43   1066s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[11/21 15:13:43   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]       cell areas       : b=632.016um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=632.016um^2
[11/21 15:13:43   1066s]       cell capacitance : b=0.224pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.224pF
[11/21 15:13:43   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.126pF, total=1.214pF
[11/21 15:13:43   1066s]       wire lengths     : top=0.000um, trunk=663.540um, leaf=8374.954um, total=9038.494um
[11/21 15:13:43   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[11/21 15:13:43   1066s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[11/21 15:13:43   1066s]       Trunk : target=0.398ns count=8 avg=0.192ns sd=0.101ns min=0.092ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]       Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.074ns min=0.146ns max=0.397ns {3 <= 0.239ns, 6 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[11/21 15:13:43   1066s]        Bufs: CLKBUFX20: 3 CLKBUFX16: 1 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 9803777463421594436 3774439351722694083
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[11/21 15:13:43   1066s]       delay calculator: calls=6826, total_wall_time=0.391s, mean_wall_time=0.057ms
[11/21 15:13:43   1066s]       legalizer: calls=610, total_wall_time=0.079s, mean_wall_time=0.129ms
[11/21 15:13:43   1066s]       steiner router: calls=5020, total_wall_time=0.230s, mean_wall_time=0.046ms
[11/21 15:13:43   1066s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.453, max=0.519], skew [0.067 vs 0.171]
[11/21 15:13:43   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:43   1066s]           max path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29/CK
[11/21 15:13:43   1066s]     Skew group summary after reducing clock tree power 1 iteration 1:
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.453, max=0.519], skew [0.067 vs 0.171]
[11/21 15:13:43   1066s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.376], skew [0.122 vs 0.171]
[11/21 15:13:43   1066s]     Resizing gates: 
[11/21 15:13:43   1066s]     Legalizer releasing space for clock trees
[11/21 15:13:43   1066s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:13:43   1066s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:43   1066s]     100% 
[11/21 15:13:43   1066s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[11/21 15:13:43   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[11/21 15:13:43   1066s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[11/21 15:13:43   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[11/21 15:13:43   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[11/21 15:13:43   1066s]       delay calculator: calls=6907, total_wall_time=0.399s, mean_wall_time=0.058ms
[11/21 15:13:43   1066s]       legalizer: calls=641, total_wall_time=0.079s, mean_wall_time=0.123ms
[11/21 15:13:43   1066s]       steiner router: calls=5033, total_wall_time=0.234s, mean_wall_time=0.047ms
[11/21 15:13:43   1066s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:43   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:43   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:43   1066s]     Skew group summary after reducing clock tree power 1 iteration 2:
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:43   1066s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
[11/21 15:13:43   1066s]     Resizing gates: 
[11/21 15:13:43   1066s]     Legalizer releasing space for clock trees
[11/21 15:13:43   1066s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:13:43   1066s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:43   1066s]     100% 
[11/21 15:13:43   1066s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/21 15:13:43   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/21 15:13:43   1066s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/21 15:13:43   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/21 15:13:43   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]     Clock DAG hash after 'Reducing clock tree power 1': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/21 15:13:43   1066s]       delay calculator: calls=6980, total_wall_time=0.407s, mean_wall_time=0.058ms
[11/21 15:13:43   1066s]       legalizer: calls=670, total_wall_time=0.080s, mean_wall_time=0.119ms
[11/21 15:13:43   1066s]       steiner router: calls=5045, total_wall_time=0.239s, mean_wall_time=0.047ms
[11/21 15:13:43   1066s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:43   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:43   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:43   1066s]     Skew group summary after 'Reducing clock tree power 1':
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:43   1066s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
[11/21 15:13:43   1066s]     Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:43   1066s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Reducing clock tree power 1
[11/21 15:13:43   1066s]   Reducing clock tree power 2...
[11/21 15:13:43   1066s]     Clock DAG hash before 'Reducing clock tree power 2': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/21 15:13:43   1066s]       delay calculator: calls=6980, total_wall_time=0.407s, mean_wall_time=0.058ms
[11/21 15:13:43   1066s]       legalizer: calls=670, total_wall_time=0.080s, mean_wall_time=0.119ms
[11/21 15:13:43   1066s]       steiner router: calls=5045, total_wall_time=0.239s, mean_wall_time=0.047ms
[11/21 15:13:43   1066s]     Path optimization required 0 stage delay updates 
[11/21 15:13:43   1066s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/21 15:13:43   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/21 15:13:43   1066s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/21 15:13:43   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/21 15:13:43   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]     Clock DAG hash after 'Reducing clock tree power 2': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/21 15:13:43   1066s]       delay calculator: calls=6980, total_wall_time=0.407s, mean_wall_time=0.058ms
[11/21 15:13:43   1066s]       legalizer: calls=670, total_wall_time=0.080s, mean_wall_time=0.119ms
[11/21 15:13:43   1066s]       steiner router: calls=5045, total_wall_time=0.239s, mean_wall_time=0.047ms
[11/21 15:13:43   1066s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.496, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.058) (gid=0.474 gs=0.045)
[11/21 15:13:43   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:43   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:43   1066s]     Skew group summary after 'Reducing clock tree power 2':
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.496, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.058) (gid=0.474 gs=0.045)
[11/21 15:13:43   1066s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.389, avg=0.366, sd=0.045], skew [0.134 vs 0.171], 100% {0.255, 0.389} (wid=0.076 ws=0.075) (gid=0.369 gs=0.157)
[11/21 15:13:43   1066s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:43   1066s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Reducing clock tree power 2
[11/21 15:13:43   1066s]   Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Stage::Reducing Power
[11/21 15:13:43   1066s]   Stage::Balancing...
[11/21 15:13:43   1066s]   Approximately balancing fragments step...
[11/21 15:13:43   1066s]     Clock DAG hash before 'Approximately balancing fragments step': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/21 15:13:43   1066s]       delay calculator: calls=6980, total_wall_time=0.407s, mean_wall_time=0.058ms
[11/21 15:13:43   1066s]       legalizer: calls=670, total_wall_time=0.080s, mean_wall_time=0.119ms
[11/21 15:13:43   1066s]       steiner router: calls=5045, total_wall_time=0.239s, mean_wall_time=0.047ms
[11/21 15:13:43   1066s]     Resolve constraints - Approximately balancing fragments...
[11/21 15:13:43   1066s]     Resolving skew group constraints...
[11/21 15:13:43   1066s]       Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
[11/21 15:13:43   1066s]     Resolving skew group constraints done.
[11/21 15:13:43   1066s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.2)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[11/21 15:13:43   1066s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/21 15:13:43   1066s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/21 15:13:43   1066s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[11/21 15:13:43   1066s]     Approximately balancing fragments...
[11/21 15:13:43   1066s]       Moving gates to improve sub-tree skew...
[11/21 15:13:43   1066s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/21 15:13:43   1066s]           delay calculator: calls=7012, total_wall_time=0.413s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]           legalizer: calls=670, total_wall_time=0.080s, mean_wall_time=0.119ms
[11/21 15:13:43   1066s]           steiner router: calls=5077, total_wall_time=0.239s, mean_wall_time=0.047ms
[11/21 15:13:43   1066s]         Tried: 20 Succeeded: 0
[11/21 15:13:43   1066s]         Topology Tried: 0 Succeeded: 0
[11/21 15:13:43   1066s]         0 Succeeded with SS ratio
[11/21 15:13:43   1066s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/21 15:13:43   1066s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/21 15:13:43   1066s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/21 15:13:43   1066s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]           misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]           wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]           wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]           hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/21 15:13:43   1066s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/21 15:13:43   1066s]           Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]           Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/21 15:13:43   1066s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/21 15:13:43   1066s]           delay calculator: calls=7012, total_wall_time=0.413s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]           legalizer: calls=670, total_wall_time=0.080s, mean_wall_time=0.119ms
[11/21 15:13:43   1066s]           steiner router: calls=5077, total_wall_time=0.239s, mean_wall_time=0.047ms
[11/21 15:13:43   1066s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:43   1066s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Moving gates to improve sub-tree skew
[11/21 15:13:43   1066s]       Approximately balancing fragments bottom up...
[11/21 15:13:43   1066s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/21 15:13:43   1066s]           delay calculator: calls=7012, total_wall_time=0.413s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]           legalizer: calls=670, total_wall_time=0.080s, mean_wall_time=0.119ms
[11/21 15:13:43   1066s]           steiner router: calls=5077, total_wall_time=0.239s, mean_wall_time=0.047ms
[11/21 15:13:43   1066s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:43   1066s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/21 15:13:43   1066s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]           misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]           wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]           wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]           hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/21 15:13:43   1066s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/21 15:13:43   1066s]           Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]           Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/21 15:13:43   1066s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/21 15:13:43   1066s]           delay calculator: calls=7085, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]           legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:43   1066s]           steiner router: calls=5089, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:43   1066s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:43   1066s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Approximately balancing fragments bottom up
[11/21 15:13:43   1066s]       Approximately balancing fragments, wire and cell delays...
[11/21 15:13:43   1066s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/21 15:13:43   1066s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/21 15:13:43   1066s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]           misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]           wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]           wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]           hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/21 15:13:43   1066s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/21 15:13:43   1066s]           Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]           Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/21 15:13:43   1066s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/21 15:13:43   1066s]           delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]           legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:43   1066s]           steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:43   1066s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/21 15:13:43   1066s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[11/21 15:13:43   1066s]     Approximately balancing fragments done.
[11/21 15:13:43   1066s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/21 15:13:43   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/21 15:13:43   1066s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/21 15:13:43   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/21 15:13:43   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]     Clock DAG hash after 'Approximately balancing fragments step': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/21 15:13:43   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:43   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:43   1066s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:43   1066s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.4)
[11/21 15:13:43   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:43   1066s] UM:*                                                                   Approximately balancing fragments step
[11/21 15:13:43   1066s]   Clock DAG stats after Approximately balancing fragments:
[11/21 15:13:43   1066s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]     misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]     cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]     cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]     wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]     wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]     hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]   Clock DAG net violations after Approximately balancing fragments: none
[11/21 15:13:43   1066s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/21 15:13:43   1066s]     Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]     Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/21 15:13:43   1066s]      Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]   Clock DAG hash after Approximately balancing fragments: 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[11/21 15:13:43   1066s]     delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]     legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:43   1066s]     steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:43   1066s]   Primary reporting skew groups after Approximately balancing fragments:
[11/21 15:13:43   1066s]     skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:43   1066s]         min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:43   1066s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:43   1066s]   Skew group summary after Approximately balancing fragments:
[11/21 15:13:43   1066s]     skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:43   1066s]     skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
[11/21 15:13:43   1066s]   Improving fragments clock skew...
[11/21 15:13:43   1066s]     Clock DAG hash before 'Improving fragments clock skew': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/21 15:13:43   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:43   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:43   1066s]     Clock DAG stats after 'Improving fragments clock skew':
[11/21 15:13:43   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:43   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:43   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:43   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:43   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:43   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:43   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:43   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:43   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:43   1066s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/21 15:13:43   1066s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/21 15:13:43   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:43   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:43   1066s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/21 15:13:43   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:43   1066s]     Clock DAG hash after 'Improving fragments clock skew': 14160346966105222456 6601439160493563791
[11/21 15:13:43   1066s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/21 15:13:43   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:43   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:43   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:43   1066s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:43   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:43   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:43   1066s]     Skew group summary after 'Improving fragments clock skew':
[11/21 15:13:43   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:43   1066s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
[11/21 15:13:43   1066s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:43   1066s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Improving fragments clock skew
[11/21 15:13:44   1066s]   Approximately balancing step...
[11/21 15:13:44   1066s]     Clock DAG hash before 'Approximately balancing step': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/21 15:13:44   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Resolve constraints - Approximately balancing...
[11/21 15:13:44   1066s]     Resolving skew group constraints...
[11/21 15:13:44   1066s]       Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
[11/21 15:13:44   1066s]     Resolving skew group constraints done.
[11/21 15:13:44   1066s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Resolve constraints - Approximately balancing
[11/21 15:13:44   1066s]     Approximately balancing...
[11/21 15:13:44   1066s]       Approximately balancing, wire and cell delays...
[11/21 15:13:44   1066s]       Approximately balancing, wire and cell delays, iteration 1...
[11/21 15:13:44   1066s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/21 15:13:44   1066s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:44   1066s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:44   1066s]           misc counts      : r=6, pp=0
[11/21 15:13:44   1066s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:44   1066s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:44   1066s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:44   1066s]           wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:44   1066s]           wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:44   1066s]           hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:44   1066s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/21 15:13:44   1066s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/21 15:13:44   1066s]           Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:44   1066s]           Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:44   1066s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/21 15:13:44   1066s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:44   1066s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/21 15:13:44   1066s]           delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]           legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]           steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/21 15:13:44   1066s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Approximately balancing, wire and cell delays
[11/21 15:13:44   1066s]     Approximately balancing done.
[11/21 15:13:44   1066s]     Clock DAG stats after 'Approximately balancing step':
[11/21 15:13:44   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:44   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:44   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:44   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:44   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:44   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:44   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:44   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:44   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:44   1066s]     Clock DAG net violations after 'Approximately balancing step': none
[11/21 15:13:44   1066s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/21 15:13:44   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:44   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:44   1066s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/21 15:13:44   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:44   1066s]     Clock DAG hash after 'Approximately balancing step': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/21 15:13:44   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Primary reporting skew groups after 'Approximately balancing step':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:44   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:44   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:44   1066s]     Skew group summary after 'Approximately balancing step':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:44   1066s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
[11/21 15:13:44   1066s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1066s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Approximately balancing step
[11/21 15:13:44   1066s]   Fixing clock tree overload...
[11/21 15:13:44   1066s]     Clock DAG hash before 'Fixing clock tree overload': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[11/21 15:13:44   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:44   1066s]     Clock DAG stats after 'Fixing clock tree overload':
[11/21 15:13:44   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:44   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:44   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:44   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:44   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:44   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:44   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:44   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:44   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:44   1066s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/21 15:13:44   1066s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/21 15:13:44   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:44   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:44   1066s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/21 15:13:44   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:44   1066s]     Clock DAG hash after 'Fixing clock tree overload': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[11/21 15:13:44   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:44   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:44   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:44   1066s]     Skew group summary after 'Fixing clock tree overload':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:44   1066s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.389], skew [0.134 vs 0.171]
[11/21 15:13:44   1066s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1066s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Fixing clock tree overload
[11/21 15:13:44   1066s]   Approximately balancing paths...
[11/21 15:13:44   1066s]     Clock DAG hash before 'Approximately balancing paths': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/21 15:13:44   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Added 0 buffers.
[11/21 15:13:44   1066s]     Clock DAG stats after 'Approximately balancing paths':
[11/21 15:13:44   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:44   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:44   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:44   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:44   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:44   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:44   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:44   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:44   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:44   1066s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/21 15:13:44   1066s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/21 15:13:44   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:44   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:44   1066s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/21 15:13:44   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:44   1066s]     Clock DAG hash after 'Approximately balancing paths': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/21 15:13:44   1066s]       delay calculator: calls=7087, total_wall_time=0.420s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5091, total_wall_time=0.243s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.496, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.058) (gid=0.474 gs=0.045)
[11/21 15:13:44   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:44   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:44   1066s]     Skew group summary after 'Approximately balancing paths':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.496, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.058) (gid=0.474 gs=0.045)
[11/21 15:13:44   1066s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.389, avg=0.366, sd=0.045], skew [0.134 vs 0.171], 100% {0.255, 0.389} (wid=0.076 ws=0.075) (gid=0.369 gs=0.157)
[11/21 15:13:44   1066s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1066s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Approximately balancing paths
[11/21 15:13:44   1066s]   Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.6)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Stage::Balancing
[11/21 15:13:44   1066s]   Stage::Polishing...
[11/21 15:13:44   1066s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:13:44   1066s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]   Clock DAG stats before polishing:
[11/21 15:13:44   1066s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:44   1066s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:44   1066s]     misc counts      : r=6, pp=0
[11/21 15:13:44   1066s]     cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:44   1066s]     cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:44   1066s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:44   1066s]     wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:44   1066s]     wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:44   1066s]     hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:44   1066s]   Clock DAG net violations before polishing: none
[11/21 15:13:44   1066s]   Clock DAG primary half-corner transition distribution before polishing:
[11/21 15:13:44   1066s]     Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:44   1066s]     Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:44   1066s]   Clock DAG library cell distribution before polishing {count}:
[11/21 15:13:44   1066s]      Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:44   1066s]   Clock DAG hash before polishing: 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]   CTS services accumulated run-time stats before polishing:
[11/21 15:13:44   1066s]     delay calculator: calls=7124, total_wall_time=0.421s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]     legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]     steiner router: calls=5110, total_wall_time=0.247s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]   Primary reporting skew groups before polishing:
[11/21 15:13:44   1066s]     skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:44   1066s]         min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:44   1066s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:44   1066s]   Skew group summary before polishing:
[11/21 15:13:44   1066s]     skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:44   1066s]     skew_group vclk2/common: insertion delay [min=0.254, max=0.390], skew [0.136 vs 0.171]
[11/21 15:13:44   1066s]   Merging balancing drivers for power...
[11/21 15:13:44   1066s]     Clock DAG hash before 'Merging balancing drivers for power': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/21 15:13:44   1066s]       delay calculator: calls=7124, total_wall_time=0.421s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5110, total_wall_time=0.247s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Tried: 20 Succeeded: 0
[11/21 15:13:44   1066s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/21 15:13:44   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:44   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:44   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:44   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:44   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:44   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:44   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:44   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:44   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:44   1066s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/21 15:13:44   1066s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/21 15:13:44   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:44   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:44   1066s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/21 15:13:44   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:44   1066s]     Clock DAG hash after 'Merging balancing drivers for power': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/21 15:13:44   1066s]       delay calculator: calls=7124, total_wall_time=0.421s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5110, total_wall_time=0.247s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:44   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:44   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:44   1066s]     Skew group summary after 'Merging balancing drivers for power':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522], skew [0.074 vs 0.171]
[11/21 15:13:44   1066s]       skew_group vclk2/common: insertion delay [min=0.254, max=0.390], skew [0.136 vs 0.171]
[11/21 15:13:44   1066s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1066s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Merging balancing drivers for power
[11/21 15:13:44   1066s]   Improving clock skew...
[11/21 15:13:44   1066s]     Clock DAG hash before 'Improving clock skew': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/21 15:13:44   1066s]       delay calculator: calls=7124, total_wall_time=0.421s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5110, total_wall_time=0.247s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Clock DAG stats after 'Improving clock skew':
[11/21 15:13:44   1066s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:44   1066s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:44   1066s]       misc counts      : r=6, pp=0
[11/21 15:13:44   1066s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:44   1066s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:44   1066s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:44   1066s]       wire capacitance : top=0.000pF, trunk=0.088pF, leaf=1.129pF, total=1.217pF
[11/21 15:13:44   1066s]       wire lengths     : top=0.000um, trunk=662.220um, leaf=8392.344um, total=9054.564um
[11/21 15:13:44   1066s]       hp wire lengths  : top=0.000um, trunk=568.620um, leaf=3399.115um, total=3967.735um
[11/21 15:13:44   1066s]     Clock DAG net violations after 'Improving clock skew': none
[11/21 15:13:44   1066s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/21 15:13:44   1066s]       Trunk : target=0.398ns count=8 avg=0.190ns sd=0.103ns min=0.081ns max=0.339ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:44   1066s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.069ns min=0.174ns max=0.397ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:44   1066s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/21 15:13:44   1066s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:44   1066s]     Clock DAG hash after 'Improving clock skew': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/21 15:13:44   1066s]       delay calculator: calls=7124, total_wall_time=0.421s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5110, total_wall_time=0.247s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Primary reporting skew groups after 'Improving clock skew':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.495, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.057) (gid=0.474 gs=0.045)
[11/21 15:13:44   1066s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:44   1066s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:44   1066s]     Skew group summary after 'Improving clock skew':
[11/21 15:13:44   1066s]       skew_group vclk1/common: insertion delay [min=0.448, max=0.522, avg=0.495, sd=0.016], skew [0.074 vs 0.171], 100% {0.448, 0.522} (wid=0.071 ws=0.057) (gid=0.474 gs=0.045)
[11/21 15:13:44   1066s]       skew_group vclk2/common: insertion delay [min=0.254, max=0.390, avg=0.367, sd=0.045], skew [0.136 vs 0.171], 100% {0.254, 0.390} (wid=0.076 ws=0.075) (gid=0.370 gs=0.158)
[11/21 15:13:44   1066s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1066s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1066s] UM:*                                                                   Improving clock skew
[11/21 15:13:44   1066s]   Moving gates to reduce wire capacitance...
[11/21 15:13:44   1066s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/21 15:13:44   1066s]       delay calculator: calls=7124, total_wall_time=0.421s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]       legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]       steiner router: calls=5110, total_wall_time=0.247s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/21 15:13:44   1066s]     Iteration 1...
[11/21 15:13:44   1066s]       Artificially removing short and long paths...
[11/21 15:13:44   1066s]         Clock DAG hash before 'Artificially removing short and long paths': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/21 15:13:44   1066s]           delay calculator: calls=7124, total_wall_time=0.421s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]           legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]           steiner router: calls=5110, total_wall_time=0.247s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]         For skew_group vclk1/common target band (0.448, 0.522)
[11/21 15:13:44   1066s]         For skew_group vclk2/common target band (0.254, 0.390)
[11/21 15:13:44   1066s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1066s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1066s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/21 15:13:44   1066s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 14160346966105222456 6601439160493563791
[11/21 15:13:44   1066s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/21 15:13:44   1066s]           delay calculator: calls=7124, total_wall_time=0.421s, mean_wall_time=0.059ms
[11/21 15:13:44   1066s]           legalizer: calls=673, total_wall_time=0.080s, mean_wall_time=0.118ms
[11/21 15:13:44   1066s]           steiner router: calls=5110, total_wall_time=0.247s, mean_wall_time=0.048ms
[11/21 15:13:44   1066s]         Legalizer releasing space for clock trees
[11/21 15:13:44   1067s]         Legalizing clock trees...
[11/21 15:13:44   1067s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1067s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:44   1067s]         Legalizer API calls during this step: 76 succeeded with high effort: 76 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1067s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:44   1067s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/21 15:13:44   1067s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 8991421763434383548 2007864097688147923
[11/21 15:13:44   1067s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/21 15:13:44   1067s]           delay calculator: calls=7248, total_wall_time=0.431s, mean_wall_time=0.059ms
[11/21 15:13:44   1067s]           legalizer: calls=749, total_wall_time=0.081s, mean_wall_time=0.108ms
[11/21 15:13:44   1067s]           steiner router: calls=5167, total_wall_time=0.258s, mean_wall_time=0.050ms
[11/21 15:13:44   1067s]         Moving gates: 
[11/21 15:13:44   1067s]         Legalizer releasing space for clock trees
[11/21 15:13:44   1067s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:13:44   1067s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1067s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:44   1067s]         100% 
[11/21 15:13:44   1067s]         Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1067s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:13:44   1067s]     Iteration 1 done.
[11/21 15:13:44   1067s]     Iteration 2...
[11/21 15:13:44   1067s]       Artificially removing short and long paths...
[11/21 15:13:44   1067s]         Clock DAG hash before 'Artificially removing short and long paths': 1093059328155250105 6747066319526607214
[11/21 15:13:44   1067s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/21 15:13:44   1067s]           delay calculator: calls=7503, total_wall_time=0.443s, mean_wall_time=0.059ms
[11/21 15:13:44   1067s]           legalizer: calls=931, total_wall_time=0.084s, mean_wall_time=0.090ms
[11/21 15:13:44   1067s]           steiner router: calls=5389, total_wall_time=0.300s, mean_wall_time=0.056ms
[11/21 15:13:44   1067s]         For skew_group vclk1/common target band (0.456, 0.522)
[11/21 15:13:44   1067s]         For skew_group vclk2/common target band (0.252, 0.389)
[11/21 15:13:44   1067s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1067s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1067s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/21 15:13:44   1067s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 1093059328155250105 6747066319526607214
[11/21 15:13:44   1067s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[11/21 15:13:44   1067s]           delay calculator: calls=7508, total_wall_time=0.444s, mean_wall_time=0.059ms
[11/21 15:13:44   1067s]           legalizer: calls=931, total_wall_time=0.084s, mean_wall_time=0.090ms
[11/21 15:13:44   1067s]           steiner router: calls=5391, total_wall_time=0.300s, mean_wall_time=0.056ms
[11/21 15:13:44   1067s]         Legalizer releasing space for clock trees
[11/21 15:13:44   1067s]         Legalizing clock trees...
[11/21 15:13:44   1067s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:44   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:44   1067s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:44   1067s]         Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:44   1067s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:44   1067s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/21 15:13:44   1067s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 9113515763281185119 1769330090786651760
[11/21 15:13:44   1067s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[11/21 15:13:44   1067s]           delay calculator: calls=7586, total_wall_time=0.448s, mean_wall_time=0.059ms
[11/21 15:13:44   1067s]           legalizer: calls=995, total_wall_time=0.085s, mean_wall_time=0.085ms
[11/21 15:13:44   1067s]           steiner router: calls=5456, total_wall_time=0.312s, mean_wall_time=0.057ms
[11/21 15:13:44   1067s]         Moving gates: 
[11/21 15:13:44   1067s]         Legalizer releasing space for clock trees
[11/21 15:13:44   1067s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:13:45   1067s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1067s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:45   1067s]         100% 
[11/21 15:13:45   1067s]         Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1067s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:13:45   1067s]     Iteration 2 done.
[11/21 15:13:45   1067s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/21 15:13:45   1067s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/21 15:13:45   1067s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:45   1067s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:45   1067s]       misc counts      : r=6, pp=0
[11/21 15:13:45   1067s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:45   1067s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:45   1067s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:45   1067s]       wire capacitance : top=0.000pF, trunk=0.079pF, leaf=1.106pF, total=1.184pF
[11/21 15:13:45   1067s]       wire lengths     : top=0.000um, trunk=598.460um, leaf=8208.224um, total=8806.684um
[11/21 15:13:45   1067s]       hp wire lengths  : top=0.000um, trunk=474.960um, leaf=3340.015um, total=3814.975um
[11/21 15:13:45   1067s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/21 15:13:45   1067s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/21 15:13:45   1067s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.104ns min=0.076ns max=0.346ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:45   1067s]       Leaf  : target=0.398ns count=11 avg=0.277ns sd=0.067ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:45   1067s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/21 15:13:45   1067s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:45   1067s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/21 15:13:45   1067s]       delay calculator: calls=7784, total_wall_time=0.459s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]       legalizer: calls=1177, total_wall_time=0.088s, mean_wall_time=0.074ms
[11/21 15:13:45   1067s]       steiner router: calls=5644, total_wall_time=0.349s, mean_wall_time=0.062ms
[11/21 15:13:45   1067s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/21 15:13:45   1067s]       skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
[11/21 15:13:45   1067s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:45   1067s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:45   1067s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/21 15:13:45   1067s]       skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
[11/21 15:13:45   1067s]       skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
[11/21 15:13:45   1067s]     Legalizer API calls during this step: 504 succeeded with high effort: 504 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1067s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/21 15:13:45   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1067s] UM:*                                                                   Moving gates to reduce wire capacitance
[11/21 15:13:45   1067s]   Reducing clock tree power 3...
[11/21 15:13:45   1067s]     Clock DAG hash before 'Reducing clock tree power 3': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/21 15:13:45   1067s]       delay calculator: calls=7784, total_wall_time=0.459s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]       legalizer: calls=1177, total_wall_time=0.088s, mean_wall_time=0.074ms
[11/21 15:13:45   1067s]       steiner router: calls=5644, total_wall_time=0.349s, mean_wall_time=0.062ms
[11/21 15:13:45   1067s]     Artificially removing short and long paths...
[11/21 15:13:45   1067s]       Clock DAG hash before 'Artificially removing short and long paths': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/21 15:13:45   1067s]         delay calculator: calls=7784, total_wall_time=0.459s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]         legalizer: calls=1177, total_wall_time=0.088s, mean_wall_time=0.074ms
[11/21 15:13:45   1067s]         steiner router: calls=5644, total_wall_time=0.349s, mean_wall_time=0.062ms
[11/21 15:13:45   1067s]       For skew_group vclk1/common target band (0.456, 0.522)
[11/21 15:13:45   1067s]       For skew_group vclk2/common target band (0.252, 0.388)
[11/21 15:13:45   1067s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1067s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1067s]     Initial gate capacitance is (rise=2.380pF fall=2.380pF).
[11/21 15:13:45   1067s]     Resizing gates: 
[11/21 15:13:45   1067s]     Legalizer releasing space for clock trees
[11/21 15:13:45   1067s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:13:45   1067s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1067s] UM:*                                                                   Legalizing clock trees
[11/21 15:13:45   1067s]     100% 
[11/21 15:13:45   1067s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/21 15:13:45   1067s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:45   1067s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:45   1067s]       misc counts      : r=6, pp=0
[11/21 15:13:45   1067s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:45   1067s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:45   1067s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:45   1067s]       wire capacitance : top=0.000pF, trunk=0.079pF, leaf=1.106pF, total=1.184pF
[11/21 15:13:45   1067s]       wire lengths     : top=0.000um, trunk=598.460um, leaf=8208.224um, total=8806.684um
[11/21 15:13:45   1067s]       hp wire lengths  : top=0.000um, trunk=474.960um, leaf=3340.015um, total=3814.975um
[11/21 15:13:45   1067s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/21 15:13:45   1067s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/21 15:13:45   1067s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.104ns min=0.076ns max=0.346ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:45   1067s]       Leaf  : target=0.398ns count=11 avg=0.277ns sd=0.067ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:45   1067s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/21 15:13:45   1067s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:45   1067s]     Clock DAG hash after 'Reducing clock tree power 3': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/21 15:13:45   1067s]       delay calculator: calls=7861, total_wall_time=0.466s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]       legalizer: calls=1206, total_wall_time=0.088s, mean_wall_time=0.073ms
[11/21 15:13:45   1067s]       steiner router: calls=5656, total_wall_time=0.354s, mean_wall_time=0.063ms
[11/21 15:13:45   1067s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/21 15:13:45   1067s]       skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
[11/21 15:13:45   1067s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:45   1067s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:45   1067s]     Skew group summary after 'Reducing clock tree power 3':
[11/21 15:13:45   1067s]       skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
[11/21 15:13:45   1067s]       skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
[11/21 15:13:45   1067s]     Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1067s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:45   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1067s] UM:*                                                                   Reducing clock tree power 3
[11/21 15:13:45   1067s]   Improving insertion delay...
[11/21 15:13:45   1067s]     Clock DAG hash before 'Improving insertion delay': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/21 15:13:45   1067s]       delay calculator: calls=7861, total_wall_time=0.466s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]       legalizer: calls=1206, total_wall_time=0.088s, mean_wall_time=0.073ms
[11/21 15:13:45   1067s]       steiner router: calls=5656, total_wall_time=0.354s, mean_wall_time=0.063ms
[11/21 15:13:45   1067s]     Clock DAG stats after 'Improving insertion delay':
[11/21 15:13:45   1067s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:45   1067s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:45   1067s]       misc counts      : r=6, pp=0
[11/21 15:13:45   1067s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:45   1067s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:45   1067s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:45   1067s]       wire capacitance : top=0.000pF, trunk=0.079pF, leaf=1.106pF, total=1.184pF
[11/21 15:13:45   1067s]       wire lengths     : top=0.000um, trunk=598.460um, leaf=8208.224um, total=8806.684um
[11/21 15:13:45   1067s]       hp wire lengths  : top=0.000um, trunk=474.960um, leaf=3340.015um, total=3814.975um
[11/21 15:13:45   1067s]     Clock DAG net violations after 'Improving insertion delay': none
[11/21 15:13:45   1067s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/21 15:13:45   1067s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.104ns min=0.076ns max=0.346ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:45   1067s]       Leaf  : target=0.398ns count=11 avg=0.277ns sd=0.067ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:45   1067s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/21 15:13:45   1067s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:45   1067s]     Clock DAG hash after 'Improving insertion delay': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/21 15:13:45   1067s]       delay calculator: calls=7861, total_wall_time=0.466s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]       legalizer: calls=1206, total_wall_time=0.088s, mean_wall_time=0.073ms
[11/21 15:13:45   1067s]       steiner router: calls=5656, total_wall_time=0.354s, mean_wall_time=0.063ms
[11/21 15:13:45   1067s]     Primary reporting skew groups after 'Improving insertion delay':
[11/21 15:13:45   1067s]       skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
[11/21 15:13:45   1067s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:45   1067s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:45   1067s]     Skew group summary after 'Improving insertion delay':
[11/21 15:13:45   1067s]       skew_group vclk1/common: insertion delay [min=0.456, max=0.522, avg=0.494, sd=0.017], skew [0.066 vs 0.171], 100% {0.456, 0.522} (wid=0.066 ws=0.051) (gid=0.472 gs=0.037)
[11/21 15:13:45   1067s]       skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
[11/21 15:13:45   1067s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1067s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1067s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1067s] UM:*                                                                   Improving insertion delay
[11/21 15:13:45   1067s]   Wire Opt OverFix...
[11/21 15:13:45   1067s]     Clock DAG hash before 'Wire Opt OverFix': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/21 15:13:45   1067s]       delay calculator: calls=7861, total_wall_time=0.466s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]       legalizer: calls=1206, total_wall_time=0.088s, mean_wall_time=0.073ms
[11/21 15:13:45   1067s]       steiner router: calls=5656, total_wall_time=0.354s, mean_wall_time=0.063ms
[11/21 15:13:45   1067s]     Wire Reduction extra effort...
[11/21 15:13:45   1067s]       Clock DAG hash before 'Wire Reduction extra effort': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/21 15:13:45   1067s]         delay calculator: calls=7861, total_wall_time=0.466s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]         legalizer: calls=1206, total_wall_time=0.088s, mean_wall_time=0.073ms
[11/21 15:13:45   1067s]         steiner router: calls=5656, total_wall_time=0.354s, mean_wall_time=0.063ms
[11/21 15:13:45   1067s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/21 15:13:45   1067s]       Artificially removing short and long paths...
[11/21 15:13:45   1067s]         Clock DAG hash before 'Artificially removing short and long paths': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/21 15:13:45   1067s]           delay calculator: calls=7861, total_wall_time=0.466s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]           legalizer: calls=1206, total_wall_time=0.088s, mean_wall_time=0.073ms
[11/21 15:13:45   1067s]           steiner router: calls=5656, total_wall_time=0.354s, mean_wall_time=0.063ms
[11/21 15:13:45   1067s]         For skew_group vclk1/common target band (0.456, 0.522)
[11/21 15:13:45   1067s]         For skew_group vclk2/common target band (0.252, 0.388)
[11/21 15:13:45   1067s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1067s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1067s]       Global shorten wires A0...
[11/21 15:13:45   1067s]         Clock DAG hash before 'Global shorten wires A0': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/21 15:13:45   1067s]           delay calculator: calls=7861, total_wall_time=0.466s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]           legalizer: calls=1206, total_wall_time=0.088s, mean_wall_time=0.073ms
[11/21 15:13:45   1067s]           steiner router: calls=5656, total_wall_time=0.354s, mean_wall_time=0.063ms
[11/21 15:13:45   1067s]         Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1067s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1067s]       Move For Wirelength - core...
[11/21 15:13:45   1067s]         Clock DAG hash before 'Move For Wirelength - core': 12658015619080794495 2288015062269753224
[11/21 15:13:45   1067s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/21 15:13:45   1067s]           delay calculator: calls=7861, total_wall_time=0.466s, mean_wall_time=0.059ms
[11/21 15:13:45   1067s]           legalizer: calls=1217, total_wall_time=0.088s, mean_wall_time=0.073ms
[11/21 15:13:45   1067s]           steiner router: calls=5660, total_wall_time=0.354s, mean_wall_time=0.062ms
[11/21 15:13:45   1067s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=2, computed=11, moveTooSmall=21, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=27, accepted=4
[11/21 15:13:45   1067s]         Max accepted move=73.980um, total accepted move=166.920um, average move=41.730um
[11/21 15:13:45   1067s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=2, computed=11, moveTooSmall=22, resolved=0, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=29, accepted=2
[11/21 15:13:45   1067s]         Max accepted move=17.340um, total accepted move=22.380um, average move=11.190um
[11/21 15:13:45   1068s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=2, computed=11, moveTooSmall=22, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=32, accepted=0
[11/21 15:13:45   1068s]         Max accepted move=0.000um, total accepted move=0.000um
[11/21 15:13:45   1068s]         Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1068s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:13:45   1068s]       Global shorten wires A1...
[11/21 15:13:45   1068s]         Clock DAG hash before 'Global shorten wires A1': 573511974749944960 17080918924114570959
[11/21 15:13:45   1068s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/21 15:13:45   1068s]           delay calculator: calls=8042, total_wall_time=0.478s, mean_wall_time=0.059ms
[11/21 15:13:45   1068s]           legalizer: calls=1325, total_wall_time=0.090s, mean_wall_time=0.068ms
[11/21 15:13:45   1068s]           steiner router: calls=5902, total_wall_time=0.399s, mean_wall_time=0.068ms
[11/21 15:13:45   1068s]         Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1068s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1068s]       Move For Wirelength - core...
[11/21 15:13:45   1068s]         Clock DAG hash before 'Move For Wirelength - core': 573511974749944960 17080918924114570959
[11/21 15:13:45   1068s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/21 15:13:45   1068s]           delay calculator: calls=8047, total_wall_time=0.478s, mean_wall_time=0.059ms
[11/21 15:13:45   1068s]           legalizer: calls=1336, total_wall_time=0.090s, mean_wall_time=0.068ms
[11/21 15:13:45   1068s]           steiner router: calls=5908, total_wall_time=0.399s, mean_wall_time=0.068ms
[11/21 15:13:45   1068s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=12, computed=1, moveTooSmall=14, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
[11/21 15:13:45   1068s]         Max accepted move=0.000um, total accepted move=0.000um
[11/21 15:13:45   1068s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1068s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1068s]       Global shorten wires B...
[11/21 15:13:45   1068s]         Clock DAG hash before 'Global shorten wires B': 573511974749944960 17080918924114570959
[11/21 15:13:45   1068s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/21 15:13:45   1068s]           delay calculator: calls=8052, total_wall_time=0.479s, mean_wall_time=0.059ms
[11/21 15:13:45   1068s]           legalizer: calls=1337, total_wall_time=0.090s, mean_wall_time=0.068ms
[11/21 15:13:45   1068s]           steiner router: calls=5910, total_wall_time=0.399s, mean_wall_time=0.068ms
[11/21 15:13:45   1068s]         Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1068s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:45   1068s]       Move For Wirelength - branch...
[11/21 15:13:45   1068s]         Clock DAG hash before 'Move For Wirelength - branch': 573511974749944960 17080918924114570959
[11/21 15:13:45   1068s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/21 15:13:45   1068s]           delay calculator: calls=8110, total_wall_time=0.483s, mean_wall_time=0.060ms
[11/21 15:13:45   1068s]           legalizer: calls=1385, total_wall_time=0.091s, mean_wall_time=0.066ms
[11/21 15:13:45   1068s]           steiner router: calls=5954, total_wall_time=0.408s, mean_wall_time=0.069ms
[11/21 15:13:45   1068s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=0, computed=13, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=0
[11/21 15:13:45   1068s]         Max accepted move=0.000um, total accepted move=0.000um
[11/21 15:13:45   1068s]         Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1068s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1068s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/21 15:13:45   1068s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/21 15:13:45   1068s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:45   1068s]         sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:45   1068s]         misc counts      : r=6, pp=0
[11/21 15:13:45   1068s]         cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:45   1068s]         cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:45   1068s]         sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:45   1068s]         wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.119pF, total=1.181pF
[11/21 15:13:45   1068s]         wire lengths     : top=0.000um, trunk=459.520um, leaf=8322.631um, total=8782.151um
[11/21 15:13:45   1068s]         hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:45   1068s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/21 15:13:45   1068s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/21 15:13:45   1068s]         Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.355ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:45   1068s]         Leaf  : target=0.398ns count=11 avg=0.280ns sd=0.070ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:45   1068s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/21 15:13:45   1068s]          Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:45   1068s]       Clock DAG hash after 'Wire Reduction extra effort': 573511974749944960 17080918924114570959
[11/21 15:13:45   1068s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/21 15:13:45   1068s]         delay calculator: calls=8115, total_wall_time=0.484s, mean_wall_time=0.060ms
[11/21 15:13:45   1068s]         legalizer: calls=1398, total_wall_time=0.091s, mean_wall_time=0.065ms
[11/21 15:13:45   1068s]         steiner router: calls=5956, total_wall_time=0.409s, mean_wall_time=0.069ms
[11/21 15:13:45   1068s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/21 15:13:45   1068s]         skew_group vclk1/common: insertion delay [min=0.446, max=0.522, avg=0.486, sd=0.015], skew [0.076 vs 0.171], 100% {0.446, 0.522} (wid=0.079 ws=0.065) (gid=0.464 gs=0.039)
[11/21 15:13:45   1068s]             min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:45   1068s]             max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:45   1068s]       Skew group summary after 'Wire Reduction extra effort':
[11/21 15:13:45   1068s]         skew_group vclk1/common: insertion delay [min=0.446, max=0.522, avg=0.486, sd=0.015], skew [0.076 vs 0.171], 100% {0.446, 0.522} (wid=0.079 ws=0.065) (gid=0.464 gs=0.039)
[11/21 15:13:45   1068s]         skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
[11/21 15:13:45   1068s]       Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1068s]     Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:13:45   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1068s] UM:*                                                                   Wire Reduction extra effort
[11/21 15:13:45   1068s]     Optimizing orientation...
[11/21 15:13:45   1068s]     FlipOpt...
[11/21 15:13:45   1068s]     Disconnecting clock tree from netlist...
[11/21 15:13:45   1068s]     Disconnecting clock tree from netlist done.
[11/21 15:13:45   1068s]     Performing Single Threaded FlipOpt
[11/21 15:13:45   1068s]     Optimizing orientation on clock cells...
[11/21 15:13:45   1068s]       Orientation Wirelength Optimization: Attempted = 20 , Succeeded = 1 , Constraints Broken = 12 , CannotMove = 7 , Illegal = 0 , Other = 0
[11/21 15:13:45   1068s]     Optimizing orientation on clock cells done.
[11/21 15:13:45   1068s]     Resynthesising clock tree into netlist...
[11/21 15:13:45   1068s]       Reset timing graph...
[11/21 15:13:45   1068s] Ignoring AAE DB Resetting ...
[11/21 15:13:45   1068s]       Reset timing graph done.
[11/21 15:13:45   1068s]     Resynthesising clock tree into netlist done.
[11/21 15:13:45   1068s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1068s] UM:*                                                                   FlipOpt
[11/21 15:13:45   1068s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:13:45   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1068s] UM:*                                                                   Optimizing orientation
[11/21 15:13:45   1068s] End AAE Lib Interpolated Model. (MEM=1974.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:13:45   1068s]     Clock DAG stats after 'Wire Opt OverFix':
[11/21 15:13:45   1068s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:45   1068s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:45   1068s]       misc counts      : r=6, pp=0
[11/21 15:13:45   1068s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:45   1068s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:45   1068s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:45   1068s]       wire capacitance : top=0.000pF, trunk=0.062pF, leaf=1.119pF, total=1.181pF
[11/21 15:13:45   1068s]       wire lengths     : top=0.000um, trunk=459.520um, leaf=8321.932um, total=8781.452um
[11/21 15:13:45   1068s]       hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:45   1068s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/21 15:13:45   1068s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/21 15:13:45   1068s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.355ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:45   1068s]       Leaf  : target=0.398ns count=11 avg=0.280ns sd=0.070ns min=0.171ns max=0.387ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:45   1068s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/21 15:13:45   1068s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:45   1068s]     Clock DAG hash after 'Wire Opt OverFix': 7395708657390742792 13147434485823860679
[11/21 15:13:45   1068s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/21 15:13:45   1068s]       delay calculator: calls=8152, total_wall_time=0.485s, mean_wall_time=0.060ms
[11/21 15:13:45   1068s]       legalizer: calls=1398, total_wall_time=0.091s, mean_wall_time=0.065ms
[11/21 15:13:45   1068s]       steiner router: calls=6007, total_wall_time=0.418s, mean_wall_time=0.070ms
[11/21 15:13:45   1068s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/21 15:13:45   1068s]       skew_group vclk1/common: insertion delay [min=0.446, max=0.524, avg=0.486, sd=0.015], skew [0.078 vs 0.171], 100% {0.446, 0.524} (wid=0.079 ws=0.065) (gid=0.462 gs=0.037)
[11/21 15:13:45   1068s]           min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:45   1068s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:45   1068s]     Skew group summary after 'Wire Opt OverFix':
[11/21 15:13:45   1068s]       skew_group vclk1/common: insertion delay [min=0.446, max=0.524, avg=0.486, sd=0.015], skew [0.078 vs 0.171], 100% {0.446, 0.524} (wid=0.079 ws=0.065) (gid=0.462 gs=0.037)
[11/21 15:13:45   1068s]       skew_group vclk2/common: insertion delay [min=0.252, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.252, 0.388} (wid=0.078 ws=0.077) (gid=0.363 gs=0.157)
[11/21 15:13:45   1068s]     Legalizer API calls during this step: 192 succeeded with high effort: 192 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:45   1068s]   Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.5)
[11/21 15:13:45   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1068s] UM:*                                                                   Wire Opt OverFix
[11/21 15:13:45   1068s]   Total capacitance is (rise=3.561pF fall=3.561pF), of which (rise=1.181pF fall=1.181pF) is wire, and (rise=2.380pF fall=2.380pF) is gate.
[11/21 15:13:45   1068s]   Stage::Polishing done. (took cpu=0:00:01.4 real=0:00:01.5)
[11/21 15:13:45   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1068s] UM:*                                                                   Stage::Polishing
[11/21 15:13:45   1068s]   Stage::Updating netlist...
[11/21 15:13:45   1068s]   Reset timing graph...
[11/21 15:13:45   1068s] Ignoring AAE DB Resetting ...
[11/21 15:13:45   1068s]   Reset timing graph done.
[11/21 15:13:45   1068s]   Setting non-default rules before calling refine place.
[11/21 15:13:45   1068s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:13:45   1068s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1974.2M, EPOCH TIME: 1763718225.758665
[11/21 15:13:45   1068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:711).
[11/21 15:13:45   1068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:45   1068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:45   1068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:45   1068s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1928.2M, EPOCH TIME: 1763718225.769350
[11/21 15:13:45   1068s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:45   1068s]   Leaving CCOpt scope - ClockRefiner...
[11/21 15:13:45   1068s]   Assigned high priority to 13 instances.
[11/21 15:13:45   1068s]   Soft fixed 13 clock instances.
[11/21 15:13:45   1068s]   Performing Clock Only Refine Place.
[11/21 15:13:45   1068s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/21 15:13:45   1068s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1928.2M, EPOCH TIME: 1763718225.770755
[11/21 15:13:45   1068s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1928.2M, EPOCH TIME: 1763718225.770826
[11/21 15:13:45   1068s] Processing tracks to init pin-track alignment.
[11/21 15:13:45   1068s] z: 2, totalTracks: 1
[11/21 15:13:45   1068s] z: 4, totalTracks: 1
[11/21 15:13:45   1068s] z: 6, totalTracks: 1
[11/21 15:13:45   1068s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:45   1068s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1928.2M, EPOCH TIME: 1763718225.775533
[11/21 15:13:45   1068s] Info: 13 insts are soft-fixed.
[11/21 15:13:45   1068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:45   1068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:45   1068s] 
[11/21 15:13:45   1068s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:45   1068s] # Found 3 fixed insts to be non-legal.
[11/21 15:13:45   1068s] OPERPROF:       Starting CMU at level 4, MEM:1928.2M, EPOCH TIME: 1763718225.785463
[11/21 15:13:45   1068s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1928.2M, EPOCH TIME: 1763718225.786407
[11/21 15:13:45   1068s] 
[11/21 15:13:45   1068s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:45   1068s] Info: 13 insts are soft-fixed.
[11/21 15:13:45   1068s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1928.2M, EPOCH TIME: 1763718225.787186
[11/21 15:13:45   1068s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1928.2M, EPOCH TIME: 1763718225.787225
[11/21 15:13:45   1068s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1928.2M, EPOCH TIME: 1763718225.787261
[11/21 15:13:45   1068s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1928.2MB).
[11/21 15:13:45   1068s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:1928.2M, EPOCH TIME: 1763718225.787907
[11/21 15:13:45   1068s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:1928.2M, EPOCH TIME: 1763718225.787938
[11/21 15:13:45   1068s] TDRefine: refinePlace mode is spiral
[11/21 15:13:45   1068s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.2
[11/21 15:13:45   1068s] OPERPROF: Starting RefinePlace at level 1, MEM:1928.2M, EPOCH TIME: 1763718225.787984
[11/21 15:13:45   1068s] *** Starting refinePlace (0:17:48 mem=1928.2M) ***
[11/21 15:13:45   1068s] Total net bbox length = 2.585e+05 (1.233e+05 1.352e+05) (ext = 2.822e+04)
[11/21 15:13:45   1068s] 
[11/21 15:13:45   1068s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:45   1068s] Info: 13 insts are soft-fixed.
[11/21 15:13:45   1068s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:45   1068s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:45   1068s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:45   1068s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1928.2M, EPOCH TIME: 1763718225.818933
[11/21 15:13:45   1068s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1928.2M, EPOCH TIME: 1763718225.819405
[11/21 15:13:45   1068s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:45   1068s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:45   1068s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1928.2M, EPOCH TIME: 1763718225.820542
[11/21 15:13:45   1068s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1928.2M, EPOCH TIME: 1763718225.820995
[11/21 15:13:45   1068s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1928.2M, EPOCH TIME: 1763718225.821034
[11/21 15:13:45   1068s] Starting refinePlace ...
[11/21 15:13:45   1068s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:45   1068s] One DDP V2 for no tweak run.
[11/21 15:13:45   1068s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:45   1068s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1928.2MB
[11/21 15:13:45   1068s] Statistics of distance of Instance movement in refine placement:
[11/21 15:13:45   1068s]   maximum (X+Y) =         0.00 um
[11/21 15:13:45   1068s]   mean    (X+Y) =         0.00 um
[11/21 15:13:45   1068s] Summary Report:
[11/21 15:13:45   1068s] Instances move: 0 (out of 5645 movable)
[11/21 15:13:45   1068s] Instances flipped: 0
[11/21 15:13:45   1068s] Mean displacement: 0.00 um
[11/21 15:13:45   1068s] Max displacement: 0.00 um 
[11/21 15:13:45   1068s] Total instances moved : 0
[11/21 15:13:45   1068s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1928.2M, EPOCH TIME: 1763718225.823456
[11/21 15:13:45   1068s] Total net bbox length = 2.585e+05 (1.233e+05 1.352e+05) (ext = 2.822e+04)
[11/21 15:13:45   1068s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1928.2MB
[11/21 15:13:45   1068s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1928.2MB) @(0:17:48 - 0:17:48).
[11/21 15:13:45   1068s] *** Finished refinePlace (0:17:48 mem=1928.2M) ***
[11/21 15:13:45   1068s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.2
[11/21 15:13:45   1068s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.037, MEM:1928.2M, EPOCH TIME: 1763718225.825275
[11/21 15:13:45   1068s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1928.2M, EPOCH TIME: 1763718225.825315
[11/21 15:13:45   1068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:181).
[11/21 15:13:45   1068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:45   1068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:45   1068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:45   1068s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1928.2M, EPOCH TIME: 1763718225.834765
[11/21 15:13:45   1068s]   ClockRefiner summary
[11/21 15:13:45   1068s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 565).
[11/21 15:13:45   1068s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[11/21 15:13:45   1068s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 546).
[11/21 15:13:45   1068s]   Restoring pStatusCts on 13 clock instances.
[11/21 15:13:45   1068s]   Revert refine place priority changes on 0 instances.
[11/21 15:13:45   1068s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:13:45   1068s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:45   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1068s] UM:*                                                                   Stage::Updating netlist
[11/21 15:13:45   1068s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.5 real=0:00:02.8)
[11/21 15:13:45   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:45   1068s] UM:*                                                                   CCOpt::Phase::Implementation
[11/21 15:13:45   1068s]   CCOpt::Phase::eGRPC...
[11/21 15:13:45   1068s]   eGR Post Conditioning loop iteration 0...
[11/21 15:13:45   1068s]     Clock implementation routing...
[11/21 15:13:45   1068s]       Leaving CCOpt scope - Routing Tools...
[11/21 15:13:45   1068s] Net route status summary:
[11/21 15:13:45   1068s]   Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:45   1068s]   Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:45   1068s]       Routing using eGR only...
[11/21 15:13:45   1068s]         Early Global Route - eGR only step...
[11/21 15:13:45   1068s] (ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
[11/21 15:13:45   1068s] (ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
[11/21 15:13:45   1068s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:13:45   1068s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:13:45   1068s] (ccopt eGR): Start to route 19 all nets
[11/21 15:13:45   1068s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1928.20 MB )
[11/21 15:13:45   1068s] (I)      ==================== Layers =====================
[11/21 15:13:45   1068s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:45   1068s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:13:45   1068s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:45   1068s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:13:45   1068s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:13:45   1068s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:13:45   1068s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:13:45   1068s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:13:45   1068s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:13:45   1068s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:13:45   1068s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:13:45   1068s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:13:45   1068s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:13:45   1068s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:13:45   1068s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:45   1068s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:13:45   1068s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:45   1068s] (I)      Started Import and model ( Curr Mem: 1928.20 MB )
[11/21 15:13:45   1068s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:45   1068s] (I)      == Non-default Options ==
[11/21 15:13:45   1068s] (I)      Clean congestion better                            : true
[11/21 15:13:45   1068s] (I)      Estimate vias on DPT layer                         : true
[11/21 15:13:45   1068s] (I)      Clean congestion layer assignment rounds           : 3
[11/21 15:13:45   1068s] (I)      Layer constraints as soft constraints              : true
[11/21 15:13:45   1068s] (I)      Soft top layer                                     : true
[11/21 15:13:45   1068s] (I)      Skip prospective layer relax nets                  : true
[11/21 15:13:45   1068s] (I)      Better NDR handling                                : true
[11/21 15:13:45   1068s] (I)      Improved NDR modeling in LA                        : true
[11/21 15:13:45   1068s] (I)      Routing cost fix for NDR handling                  : true
[11/21 15:13:45   1068s] (I)      Block tracks for preroutes                         : true
[11/21 15:13:45   1068s] (I)      Assign IRoute by net group key                     : true
[11/21 15:13:45   1068s] (I)      Block unroutable channels                          : true
[11/21 15:13:45   1068s] (I)      Block unroutable channels 3D                       : true
[11/21 15:13:45   1068s] (I)      Bound layer relaxed segment wl                     : true
[11/21 15:13:45   1068s] (I)      Blocked pin reach length threshold                 : 2
[11/21 15:13:45   1068s] (I)      Check blockage within NDR space in TA              : true
[11/21 15:13:45   1068s] (I)      Skip must join for term with via pillar            : true
[11/21 15:13:45   1068s] (I)      Model find APA for IO pin                          : true
[11/21 15:13:45   1068s] (I)      On pin location for off pin term                   : true
[11/21 15:13:45   1068s] (I)      Handle EOL spacing                                 : true
[11/21 15:13:45   1068s] (I)      Merge PG vias by gap                               : true
[11/21 15:13:45   1068s] (I)      Maximum routing layer                              : 6
[11/21 15:13:45   1068s] (I)      Route selected nets only                           : true
[11/21 15:13:45   1068s] (I)      Refine MST                                         : true
[11/21 15:13:45   1068s] (I)      Honor PRL                                          : true
[11/21 15:13:45   1068s] (I)      Strong congestion aware                            : true
[11/21 15:13:45   1068s] (I)      Improved initial location for IRoutes              : true
[11/21 15:13:45   1068s] (I)      Multi panel TA                                     : true
[11/21 15:13:45   1068s] (I)      Penalize wire overlap                              : true
[11/21 15:13:45   1068s] (I)      Expand small instance blockage                     : true
[11/21 15:13:45   1068s] (I)      Reduce via in TA                                   : true
[11/21 15:13:45   1068s] (I)      SS-aware routing                                   : true
[11/21 15:13:45   1068s] (I)      Improve tree edge sharing                          : true
[11/21 15:13:45   1068s] (I)      Improve 2D via estimation                          : true
[11/21 15:13:45   1068s] (I)      Refine Steiner tree                                : true
[11/21 15:13:45   1068s] (I)      Build spine tree                                   : true
[11/21 15:13:45   1068s] (I)      Model pass through capacity                        : true
[11/21 15:13:45   1068s] (I)      Extend blockages by a half GCell                   : true
[11/21 15:13:45   1068s] (I)      Consider pin shapes                                : true
[11/21 15:13:45   1068s] (I)      Consider pin shapes for all nodes                  : true
[11/21 15:13:45   1068s] (I)      Consider NR APA                                    : true
[11/21 15:13:45   1068s] (I)      Consider IO pin shape                              : true
[11/21 15:13:45   1068s] (I)      Fix pin connection bug                             : true
[11/21 15:13:45   1068s] (I)      Consider layer RC for local wires                  : true
[11/21 15:13:45   1068s] (I)      Route to clock mesh pin                            : true
[11/21 15:13:45   1068s] (I)      LA-aware pin escape length                         : 2
[11/21 15:13:45   1068s] (I)      Connect multiple ports                             : true
[11/21 15:13:45   1068s] (I)      Split for must join                                : true
[11/21 15:13:45   1068s] (I)      Number of threads                                  : 1
[11/21 15:13:45   1068s] (I)      Routing effort level                               : 10000
[11/21 15:13:45   1068s] (I)      Prefer layer length threshold                      : 8
[11/21 15:13:45   1068s] (I)      Overflow penalty cost                              : 10
[11/21 15:13:45   1068s] (I)      A-star cost                                        : 0.300000
[11/21 15:13:45   1068s] (I)      Misalignment cost                                  : 10.000000
[11/21 15:13:45   1068s] (I)      Threshold for short IRoute                         : 6
[11/21 15:13:45   1068s] (I)      Via cost during post routing                       : 1.000000
[11/21 15:13:45   1068s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/21 15:13:45   1068s] (I)      Source-to-sink ratio                               : 0.300000
[11/21 15:13:45   1068s] (I)      Scenic ratio bound                                 : 3.000000
[11/21 15:13:45   1068s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/21 15:13:45   1068s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/21 15:13:45   1068s] (I)      PG-aware similar topology routing                  : true
[11/21 15:13:45   1068s] (I)      Maze routing via cost fix                          : true
[11/21 15:13:45   1068s] (I)      Apply PRL on PG terms                              : true
[11/21 15:13:45   1068s] (I)      Apply PRL on obs objects                           : true
[11/21 15:13:45   1068s] (I)      Handle range-type spacing rules                    : true
[11/21 15:13:45   1068s] (I)      PG gap threshold multiplier                        : 10.000000
[11/21 15:13:45   1068s] (I)      Parallel spacing query fix                         : true
[11/21 15:13:45   1068s] (I)      Force source to root IR                            : true
[11/21 15:13:45   1068s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/21 15:13:45   1068s] (I)      Do not relax to DPT layer                          : true
[11/21 15:13:45   1068s] (I)      No DPT in post routing                             : true
[11/21 15:13:45   1068s] (I)      Modeling PG via merging fix                        : true
[11/21 15:13:45   1068s] (I)      Shield aware TA                                    : true
[11/21 15:13:45   1068s] (I)      Strong shield aware TA                             : true
[11/21 15:13:45   1068s] (I)      Overflow calculation fix in LA                     : true
[11/21 15:13:45   1068s] (I)      Post routing fix                                   : true
[11/21 15:13:45   1068s] (I)      Strong post routing                                : true
[11/21 15:13:45   1068s] (I)      Access via pillar from top                         : true
[11/21 15:13:45   1068s] (I)      NDR via pillar fix                                 : true
[11/21 15:13:45   1068s] (I)      Violation on path threshold                        : 1
[11/21 15:13:45   1068s] (I)      Pass through capacity modeling                     : true
[11/21 15:13:45   1068s] (I)      Select the non-relaxed segments in post routing stage : true
[11/21 15:13:45   1068s] (I)      Select term pin box for io pin                     : true
[11/21 15:13:45   1068s] (I)      Penalize NDR sharing                               : true
[11/21 15:13:45   1068s] (I)      Enable special modeling                            : false
[11/21 15:13:45   1068s] (I)      Keep fixed segments                                : true
[11/21 15:13:45   1068s] (I)      Reorder net groups by key                          : true
[11/21 15:13:45   1068s] (I)      Increase net scenic ratio                          : true
[11/21 15:13:45   1068s] (I)      Method to set GCell size                           : row
[11/21 15:13:45   1068s] (I)      Connect multiple ports and must join fix           : true
[11/21 15:13:45   1068s] (I)      Avoid high resistance layers                       : true
[11/21 15:13:45   1068s] (I)      Model find APA for IO pin fix                      : true
[11/21 15:13:45   1068s] (I)      Avoid connecting non-metal layers                  : true
[11/21 15:13:45   1068s] (I)      Use track pitch for NDR                            : true
[11/21 15:13:45   1068s] (I)      Enable layer relax to lower layer                  : true
[11/21 15:13:45   1068s] (I)      Enable layer relax to upper layer                  : true
[11/21 15:13:45   1068s] (I)      Top layer relaxation fix                           : true
[11/21 15:13:45   1068s] (I)      Handle non-default track width                     : false
[11/21 15:13:45   1068s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:13:45   1068s] (I)      Use row-based GCell size
[11/21 15:13:45   1068s] (I)      Use row-based GCell align
[11/21 15:13:45   1068s] (I)      layer 0 area = 0
[11/21 15:13:45   1068s] (I)      layer 1 area = 0
[11/21 15:13:45   1068s] (I)      layer 2 area = 0
[11/21 15:13:45   1068s] (I)      layer 3 area = 0
[11/21 15:13:45   1068s] (I)      layer 4 area = 0
[11/21 15:13:45   1068s] (I)      layer 5 area = 0
[11/21 15:13:45   1068s] (I)      GCell unit size   : 10080
[11/21 15:13:45   1068s] (I)      GCell multiplier  : 1
[11/21 15:13:45   1068s] (I)      GCell row height  : 10080
[11/21 15:13:45   1068s] (I)      Actual row height : 10080
[11/21 15:13:45   1068s] (I)      GCell align ref   : 670560 670880
[11/21 15:13:45   1068s] [NR-eGR] Track table information for default rule: 
[11/21 15:13:45   1068s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:13:45   1068s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:13:45   1068s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:13:45   1068s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:13:45   1068s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:13:45   1068s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:13:45   1068s] (I)      ================ Default via ================
[11/21 15:13:45   1068s] (I)      +---+------------------+--------------------+
[11/21 15:13:45   1068s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:13:45   1068s] (I)      +---+------------------+--------------------+
[11/21 15:13:45   1068s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/21 15:13:45   1068s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:13:45   1068s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:13:45   1068s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:13:45   1068s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:13:45   1068s] (I)      +---+------------------+--------------------+
[11/21 15:13:45   1068s] [NR-eGR] Read 4796 PG shapes
[11/21 15:13:45   1068s] [NR-eGR] Read 0 clock shapes
[11/21 15:13:45   1068s] [NR-eGR] Read 0 other shapes
[11/21 15:13:45   1068s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:13:45   1068s] [NR-eGR] #Instance Blockages : 3227
[11/21 15:13:45   1068s] [NR-eGR] #PG Blockages       : 4796
[11/21 15:13:45   1068s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:13:45   1068s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:13:45   1068s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:13:45   1068s] [NR-eGR] #Other Blockages    : 0
[11/21 15:13:45   1068s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:13:45   1068s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 15:13:45   1068s] [NR-eGR] Read 6013 nets ( ignored 5994 )
[11/21 15:13:45   1068s] [NR-eGR] Connected 0 must-join pins/ports
[11/21 15:13:45   1068s] (I)      early_global_route_priority property id does not exist.
[11/21 15:13:45   1068s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/21 15:13:45   1068s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/21 15:13:45   1068s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/21 15:13:45   1068s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/21 15:13:45   1068s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/21 15:13:45   1068s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/21 15:13:45   1068s] (I)      Moved 3 terms for better access 
[11/21 15:13:45   1068s] (I)      Number of ignored nets                =      0
[11/21 15:13:45   1068s] (I)      Number of connected nets              =      0
[11/21 15:13:45   1068s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 15:13:45   1068s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:13:45   1068s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:13:45   1068s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:13:45   1068s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:13:45   1068s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:13:45   1068s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:13:45   1068s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:13:45   1068s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:13:45   1068s] [NR-eGR] There are 19 clock nets ( 19 with NDR ).
[11/21 15:13:45   1068s] (I)      Ndr track 0 does not exist
[11/21 15:13:45   1068s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:13:45   1068s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:13:45   1068s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:13:45   1068s] (I)      Site width          :  1320  (dbu)
[11/21 15:13:45   1068s] (I)      Row height          : 10080  (dbu)
[11/21 15:13:45   1068s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:13:45   1068s] (I)      GCell width         : 10080  (dbu)
[11/21 15:13:45   1068s] (I)      GCell height        : 10080  (dbu)
[11/21 15:13:45   1068s] (I)      Grid                :   300   300     6
[11/21 15:13:45   1068s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/21 15:13:45   1068s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/21 15:13:45   1068s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/21 15:13:45   1068s] (I)      Default wire width  :   460   560   560   560   560   880
[11/21 15:13:45   1068s] (I)      Default wire space  :   460   560   560   560   560   920
[11/21 15:13:45   1068s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/21 15:13:45   1068s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/21 15:13:45   1068s] (I)      First track coord   :   560   660   560   660  1680   660
[11/21 15:13:45   1068s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/21 15:13:45   1068s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/21 15:13:45   1068s] (I)      Num of masks        :     1     1     1     1     1     1
[11/21 15:13:45   1068s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/21 15:13:45   1068s] (I)      --------------------------------------------------------
[11/21 15:13:45   1068s] 
[11/21 15:13:45   1068s] [NR-eGR] ============ Routing rule table ============
[11/21 15:13:45   1068s] [NR-eGR] Rule id: 0  Nets: 19
[11/21 15:13:45   1068s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/21 15:13:45   1068s] (I)                    Layer     2     3     4     5     6 
[11/21 15:13:45   1068s] (I)                    Pitch  2640  2240  2640  4480  5280 
[11/21 15:13:45   1068s] (I)             #Used tracks     2     2     2     2     2 
[11/21 15:13:45   1068s] (I)       #Fully used tracks     1     1     1     1     1 
[11/21 15:13:45   1068s] [NR-eGR] ========================================
[11/21 15:13:45   1068s] [NR-eGR] 
[11/21 15:13:45   1068s] (I)      =============== Blocked Tracks ===============
[11/21 15:13:45   1068s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:45   1068s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:13:45   1068s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:45   1068s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:13:45   1068s] (I)      |     2 |  687300 |   378513 |        55.07% |
[11/21 15:13:45   1068s] (I)      |     3 |  810000 |   455558 |        56.24% |
[11/21 15:13:45   1068s] (I)      |     4 |  687300 |   396588 |        57.70% |
[11/21 15:13:45   1068s] (I)      |     5 |  405000 |   198637 |        49.05% |
[11/21 15:13:45   1068s] (I)      |     6 |  343800 |   167870 |        48.83% |
[11/21 15:13:45   1068s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:45   1068s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1934.80 MB )
[11/21 15:13:45   1068s] (I)      Reset routing kernel
[11/21 15:13:45   1068s] (I)      Started Global Routing ( Curr Mem: 1934.80 MB )
[11/21 15:13:45   1068s] (I)      totalPins=578  totalGlobalPin=568 (98.27%)
[11/21 15:13:46   1068s] (I)      total 2D Cap : 674057 = (367515 H, 306542 V)
[11/21 15:13:46   1068s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1a Route ============
[11/21 15:13:46   1068s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 26
[11/21 15:13:46   1068s] (I)      Usage: 1652 = (753 H, 899 V) = (0.20% H, 0.29% V) = (3.795e+03um H, 4.531e+03um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1b Route ============
[11/21 15:13:46   1068s] (I)      Usage: 1652 = (753 H, 899 V) = (0.20% H, 0.29% V) = (3.795e+03um H, 4.531e+03um V)
[11/21 15:13:46   1068s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.326080e+03um
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1c Route ============
[11/21 15:13:46   1068s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:46   1068s] (I)      Usage: 1652 = (753 H, 899 V) = (0.20% H, 0.29% V) = (3.795e+03um H, 4.531e+03um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1d Route ============
[11/21 15:13:46   1068s] (I)      Usage: 1664 = (759 H, 905 V) = (0.21% H, 0.30% V) = (3.825e+03um H, 4.561e+03um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1e Route ============
[11/21 15:13:46   1068s] (I)      Usage: 1664 = (759 H, 905 V) = (0.21% H, 0.30% V) = (3.825e+03um H, 4.561e+03um V)
[11/21 15:13:46   1068s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.386560e+03um
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1f Route ============
[11/21 15:13:46   1068s] (I)      Usage: 1666 = (765 H, 901 V) = (0.21% H, 0.29% V) = (3.856e+03um H, 4.541e+03um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1g Route ============
[11/21 15:13:46   1068s] (I)      Usage: 1553 = (719 H, 834 V) = (0.20% H, 0.27% V) = (3.624e+03um H, 4.203e+03um V)
[11/21 15:13:46   1068s] (I)      #Nets         : 19
[11/21 15:13:46   1068s] (I)      #Relaxed nets : 7
[11/21 15:13:46   1068s] (I)      Wire length   : 223
[11/21 15:13:46   1068s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1h Route ============
[11/21 15:13:46   1068s] (I)      Usage: 1489 = (708 H, 781 V) = (0.19% H, 0.25% V) = (3.568e+03um H, 3.936e+03um V)
[11/21 15:13:46   1068s] (I)      total 2D Cap : 1070863 = (582540 H, 488323 V)
[11/21 15:13:46   1068s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1a Route ============
[11/21 15:13:46   1068s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 25
[11/21 15:13:46   1068s] (I)      Usage: 2918 = (1358 H, 1560 V) = (0.23% H, 0.32% V) = (6.844e+03um H, 7.862e+03um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1b Route ============
[11/21 15:13:46   1068s] (I)      Usage: 2918 = (1358 H, 1560 V) = (0.23% H, 0.32% V) = (6.844e+03um H, 7.862e+03um V)
[11/21 15:13:46   1068s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.470672e+04um
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1c Route ============
[11/21 15:13:46   1068s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:46   1068s] (I)      Usage: 2918 = (1358 H, 1560 V) = (0.23% H, 0.32% V) = (6.844e+03um H, 7.862e+03um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1d Route ============
[11/21 15:13:46   1068s] (I)      Usage: 2926 = (1361 H, 1565 V) = (0.23% H, 0.32% V) = (6.859e+03um H, 7.888e+03um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1e Route ============
[11/21 15:13:46   1068s] (I)      Usage: 2926 = (1361 H, 1565 V) = (0.23% H, 0.32% V) = (6.859e+03um H, 7.888e+03um V)
[11/21 15:13:46   1068s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.474704e+04um
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1f Route ============
[11/21 15:13:46   1068s] (I)      Usage: 2922 = (1363 H, 1559 V) = (0.23% H, 0.32% V) = (6.870e+03um H, 7.857e+03um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1g Route ============
[11/21 15:13:46   1068s] (I)      Usage: 2830 = (1326 H, 1504 V) = (0.23% H, 0.31% V) = (6.683e+03um H, 7.580e+03um V)
[11/21 15:13:46   1068s] (I)      #Nets         : 7
[11/21 15:13:46   1068s] (I)      #Relaxed nets : 5
[11/21 15:13:46   1068s] (I)      Wire length   : 236
[11/21 15:13:46   1068s] [NR-eGR] Create a new net group with 5 nets and layer range [2, 6]
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1h Route ============
[11/21 15:13:46   1068s] (I)      Usage: 2830 = (1327 H, 1503 V) = (0.23% H, 0.31% V) = (6.688e+03um H, 7.575e+03um V)
[11/21 15:13:46   1068s] (I)      total 2D Cap : 1398979 = (582540 H, 816439 V)
[11/21 15:13:46   1068s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [2, 6]
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1a Route ============
[11/21 15:13:46   1068s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 15:13:46   1068s] (I)      Usage: 5101 = (2397 H, 2704 V) = (0.41% H, 0.33% V) = (1.208e+04um H, 1.363e+04um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1b Route ============
[11/21 15:13:46   1068s] (I)      Usage: 5101 = (2397 H, 2704 V) = (0.41% H, 0.33% V) = (1.208e+04um H, 1.363e+04um V)
[11/21 15:13:46   1068s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.570904e+04um
[11/21 15:13:46   1068s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/21 15:13:46   1068s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1c Route ============
[11/21 15:13:46   1068s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:46   1068s] (I)      Usage: 5101 = (2397 H, 2704 V) = (0.41% H, 0.33% V) = (1.208e+04um H, 1.363e+04um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1d Route ============
[11/21 15:13:46   1068s] (I)      Usage: 5129 = (2427 H, 2702 V) = (0.42% H, 0.33% V) = (1.223e+04um H, 1.362e+04um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1e Route ============
[11/21 15:13:46   1068s] (I)      Usage: 5129 = (2427 H, 2702 V) = (0.42% H, 0.33% V) = (1.223e+04um H, 1.362e+04um V)
[11/21 15:13:46   1068s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.585016e+04um
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1f Route ============
[11/21 15:13:46   1068s] (I)      Usage: 5126 = (2428 H, 2698 V) = (0.42% H, 0.33% V) = (1.224e+04um H, 1.360e+04um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1g Route ============
[11/21 15:13:46   1068s] (I)      Usage: 5121 = (2425 H, 2696 V) = (0.42% H, 0.33% V) = (1.222e+04um H, 1.359e+04um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] (I)      ============  Phase 1h Route ============
[11/21 15:13:46   1068s] (I)      Usage: 5121 = (2424 H, 2697 V) = (0.42% H, 0.33% V) = (1.222e+04um H, 1.359e+04um V)
[11/21 15:13:46   1068s] (I)      
[11/21 15:13:46   1068s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:13:46   1068s] [NR-eGR]                        OverCon            
[11/21 15:13:46   1068s] [NR-eGR]                         #Gcell     %Gcell
[11/21 15:13:46   1068s] [NR-eGR]        Layer               (1)    OverCon
[11/21 15:13:46   1068s] [NR-eGR] ----------------------------------------------
[11/21 15:13:46   1068s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:46   1068s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:46   1068s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:46   1068s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[11/21 15:13:46   1068s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:46   1068s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:46   1068s] [NR-eGR] ----------------------------------------------
[11/21 15:13:46   1068s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/21 15:13:46   1068s] [NR-eGR] 
[11/21 15:13:46   1068s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1935.80 MB )
[11/21 15:13:46   1068s] (I)      total 2D Cap : 1413096 = (586615 H, 826481 V)
[11/21 15:13:46   1068s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/21 15:13:46   1068s] (I)      ============= Track Assignment ============
[11/21 15:13:46   1068s] (I)      Started Track Assignment (1T) ( Curr Mem: 1935.80 MB )
[11/21 15:13:46   1068s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:13:46   1068s] (I)      Run Multi-thread track assignment
[11/21 15:13:46   1068s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1935.80 MB )
[11/21 15:13:46   1068s] (I)      Started Export ( Curr Mem: 1935.80 MB )
[11/21 15:13:46   1068s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:13:46   1068s] [NR-eGR] -----------------------------------
[11/21 15:13:46   1068s] [NR-eGR]  Metal1  (1H)             0  22222 
[11/21 15:13:46   1068s] [NR-eGR]  Metal2  (2V)        103154  31600 
[11/21 15:13:46   1068s] [NR-eGR]  Metal3  (3H)        159757   4572 
[11/21 15:13:46   1068s] [NR-eGR]  Metal4  (4V)         61450    108 
[11/21 15:13:46   1068s] [NR-eGR]  Metal5  (5H)           570     61 
[11/21 15:13:46   1068s] [NR-eGR]  Metal6  (6V)           314      0 
[11/21 15:13:46   1068s] [NR-eGR] -----------------------------------
[11/21 15:13:46   1068s] [NR-eGR]          Total       325244  58563 
[11/21 15:13:46   1068s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:46   1068s] [NR-eGR] Total half perimeter of net bounding box: 258470um
[11/21 15:13:46   1068s] [NR-eGR] Total length: 325244um, number of vias: 58563
[11/21 15:13:46   1068s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:46   1068s] [NR-eGR] Total eGR-routed clock nets wire length: 8486um, number of vias: 1632
[11/21 15:13:46   1068s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:46   1068s] [NR-eGR] Report for selected net(s) only.
[11/21 15:13:46   1068s] [NR-eGR]                 Length (um)  Vias 
[11/21 15:13:46   1068s] [NR-eGR] ----------------------------------
[11/21 15:13:46   1068s] [NR-eGR]  Metal1  (1H)             0   575 
[11/21 15:13:46   1068s] [NR-eGR]  Metal2  (2V)          1290   631 
[11/21 15:13:46   1068s] [NR-eGR]  Metal3  (3H)          3307   371 
[11/21 15:13:46   1068s] [NR-eGR]  Metal4  (4V)          3006    51 
[11/21 15:13:46   1068s] [NR-eGR]  Metal5  (5H)           570     4 
[11/21 15:13:46   1068s] [NR-eGR]  Metal6  (6V)           314     0 
[11/21 15:13:46   1068s] [NR-eGR] ----------------------------------
[11/21 15:13:46   1068s] [NR-eGR]          Total         8486  1632 
[11/21 15:13:46   1068s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:46   1068s] [NR-eGR] Total half perimeter of net bounding box: 3829um
[11/21 15:13:46   1068s] [NR-eGR] Total length: 8486um, number of vias: 1632
[11/21 15:13:46   1068s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:46   1068s] [NR-eGR] Total routed clock nets wire length: 8486um, number of vias: 1632
[11/21 15:13:46   1068s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:46   1068s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1935.80 MB )
[11/21 15:13:46   1068s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1933.80 MB )
[11/21 15:13:46   1068s] (I)      ======================================= Runtime Summary =======================================
[11/21 15:13:46   1068s] (I)       Step                                              %      Start     Finish      Real       CPU 
[11/21 15:13:46   1068s] (I)      -----------------------------------------------------------------------------------------------
[11/21 15:13:46   1068s] (I)       Early Global Route kernel                   100.00%  35.82 sec  36.03 sec  0.21 sec  0.20 sec 
[11/21 15:13:46   1068s] (I)       +-Import and model                           29.80%  35.82 sec  35.88 sec  0.06 sec  0.06 sec 
[11/21 15:13:46   1068s] (I)       | +-Create place DB                           6.73%  35.82 sec  35.83 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | +-Import place data                       6.69%  35.82 sec  35.83 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Read instances and placement          1.96%  35.82 sec  35.82 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Read nets                             4.64%  35.82 sec  35.83 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | +-Create route DB                          18.36%  35.83 sec  35.87 sec  0.04 sec  0.04 sec 
[11/21 15:13:46   1068s] (I)       | | +-Import route data (1T)                 17.96%  35.84 sec  35.87 sec  0.04 sec  0.04 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.93%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Read routing blockages              0.00%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Read instance blockages             0.58%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Read PG blockages                   0.06%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Read clock blockages                0.01%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Read other blockages                0.01%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Read halo blockages                 0.02%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Read boundary cut boxes             0.00%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Read blackboxes                       0.01%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Read prerouted                        0.72%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Read unlegalized nets                 0.21%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Read nets                             0.04%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Set up via pillars                    0.00%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Initialize 3D grid graph              1.01%  35.84 sec  35.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Model blockage capacity              13.89%  35.84 sec  35.87 sec  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Initialize 3D capacity             12.75%  35.84 sec  35.87 sec  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Move terms for access (1T)            0.11%  35.87 sec  35.87 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | +-Read aux data                             0.00%  35.87 sec  35.87 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | +-Others data preparation                   0.10%  35.87 sec  35.87 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | +-Create route kernel                       4.22%  35.87 sec  35.88 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       +-Global Routing                             48.76%  35.88 sec  35.98 sec  0.10 sec  0.10 sec 
[11/21 15:13:46   1068s] (I)       | +-Initialization                            0.18%  35.88 sec  35.88 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | +-Net group 1                              16.22%  35.88 sec  35.92 sec  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)       | | +-Generate topology                       1.29%  35.88 sec  35.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1a                                0.99%  35.89 sec  35.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Pattern routing (1T)                  0.33%  35.89 sec  35.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.45%  35.89 sec  35.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1b                                0.62%  35.89 sec  35.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Monotonic routing (1T)                0.41%  35.89 sec  35.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1c                                0.83%  35.90 sec  35.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Two level Routing                     0.78%  35.90 sec  35.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Two Level Routing (Regular)         0.22%  35.90 sec  35.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Two Level Routing (Strong)          0.22%  35.90 sec  35.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1d                                5.08%  35.90 sec  35.91 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Detoured routing (1T)                 5.03%  35.90 sec  35.91 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1e                                0.19%  35.91 sec  35.91 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Route legalization                    0.04%  35.91 sec  35.91 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Legalize Blockage Violations        0.01%  35.91 sec  35.91 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1f                                2.12%  35.91 sec  35.91 sec  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Congestion clean                      2.07%  35.91 sec  35.91 sec  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1g                                1.46%  35.91 sec  35.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Post Routing                          1.42%  35.91 sec  35.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1h                                0.48%  35.92 sec  35.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Post Routing                          0.43%  35.92 sec  35.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Layer assignment (1T)                   0.11%  35.92 sec  35.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | +-Net group 2                              13.78%  35.92 sec  35.95 sec  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)       | | +-Generate topology                       1.25%  35.92 sec  35.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1a                                0.89%  35.93 sec  35.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Pattern routing (1T)                  0.34%  35.93 sec  35.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.38%  35.93 sec  35.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1b                                0.52%  35.93 sec  35.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Monotonic routing (1T)                0.33%  35.93 sec  35.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1c                                0.71%  35.93 sec  35.93 sec  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Two level Routing                     0.67%  35.93 sec  35.93 sec  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Two Level Routing (Regular)         0.16%  35.93 sec  35.93 sec  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  35.93 sec  35.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1d                                4.80%  35.93 sec  35.94 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Detoured routing (1T)                 4.75%  35.93 sec  35.94 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1e                                0.18%  35.94 sec  35.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Route legalization                    0.04%  35.94 sec  35.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Legalize Blockage Violations        0.01%  35.94 sec  35.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1f                                0.23%  35.94 sec  35.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Congestion clean                      0.19%  35.94 sec  35.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1g                                1.04%  35.94 sec  35.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Post Routing                          0.99%  35.94 sec  35.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1h                                0.26%  35.94 sec  35.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Post Routing                          0.22%  35.95 sec  35.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Layer assignment (1T)                   0.11%  35.95 sec  35.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | +-Net group 3                              16.19%  35.95 sec  35.98 sec  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)       | | +-Generate topology                       0.00%  35.95 sec  35.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1a                                1.10%  35.96 sec  35.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Pattern routing (1T)                  0.31%  35.96 sec  35.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.36%  35.96 sec  35.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Add via demand to 2D                  0.30%  35.96 sec  35.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1b                                0.50%  35.96 sec  35.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Monotonic routing (1T)                0.30%  35.96 sec  35.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1c                                0.70%  35.96 sec  35.96 sec  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Two level Routing                     0.66%  35.96 sec  35.96 sec  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Two Level Routing (Regular)         0.15%  35.96 sec  35.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  35.96 sec  35.96 sec  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1d                                4.78%  35.96 sec  35.97 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Detoured routing (1T)                 4.72%  35.96 sec  35.97 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1e                                0.18%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Route legalization                    0.04%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | | +-Legalize Blockage Violations        0.00%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1f                                0.35%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Congestion clean                      0.31%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1g                                0.48%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Post Routing                          0.43%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Phase 1h                                0.41%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | | +-Post Routing                          0.37%  35.97 sec  35.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Layer assignment (1T)                   0.35%  35.98 sec  35.98 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       +-Export 3D cong map                          4.80%  35.98 sec  35.99 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | +-Export 2D cong map                        0.68%  35.99 sec  35.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       +-Extract Global 3D Wires                     0.01%  35.99 sec  35.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       +-Track Assignment (1T)                       7.28%  35.99 sec  36.01 sec  0.02 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | +-Initialization                            0.01%  35.99 sec  35.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | +-Track Assignment Kernel                   7.13%  35.99 sec  36.01 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | +-Free Memory                               0.00%  36.01 sec  36.01 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       +-Export                                      7.65%  36.01 sec  36.03 sec  0.02 sec  0.02 sec 
[11/21 15:13:46   1068s] (I)       | +-Export DB wires                           0.32%  36.01 sec  36.01 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Export all nets                         0.21%  36.01 sec  36.01 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | | +-Set wire vias                           0.03%  36.01 sec  36.01 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       | +-Report wirelength                         3.80%  36.01 sec  36.02 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | +-Update net boxes                          3.37%  36.02 sec  36.03 sec  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)       | +-Update timing                             0.00%  36.03 sec  36.03 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)       +-Postprocess design                          0.48%  36.03 sec  36.03 sec  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)      ======================= Summary by functions ========================
[11/21 15:13:46   1068s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:13:46   1068s] (I)      ---------------------------------------------------------------------
[11/21 15:13:46   1068s] (I)        0  Early Global Route kernel           100.00%  0.21 sec  0.20 sec 
[11/21 15:13:46   1068s] (I)        1  Global Routing                       48.76%  0.10 sec  0.10 sec 
[11/21 15:13:46   1068s] (I)        1  Import and model                     29.80%  0.06 sec  0.06 sec 
[11/21 15:13:46   1068s] (I)        1  Export                                7.65%  0.02 sec  0.02 sec 
[11/21 15:13:46   1068s] (I)        1  Track Assignment (1T)                 7.28%  0.02 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        1  Export 3D cong map                    4.80%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        1  Postprocess design                    0.48%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        2  Create route DB                      18.36%  0.04 sec  0.04 sec 
[11/21 15:13:46   1068s] (I)        2  Net group 1                          16.22%  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)        2  Net group 3                          16.19%  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)        2  Net group 2                          13.78%  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)        2  Track Assignment Kernel               7.13%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        2  Create place DB                       6.73%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        2  Create route kernel                   4.22%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        2  Report wirelength                     3.80%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        2  Update net boxes                      3.37%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        2  Export 2D cong map                    0.68%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        2  Export DB wires                       0.32%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        2  Initialization                        0.19%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Import route data (1T)               17.96%  0.04 sec  0.04 sec 
[11/21 15:13:46   1068s] (I)        3  Phase 1d                             14.65%  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)        3  Import place data                     6.69%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        3  Phase 1a                              2.98%  0.01 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Phase 1g                              2.98%  0.01 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Phase 1f                              2.71%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        3  Generate topology                     2.54%  0.01 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Phase 1c                              2.24%  0.00 sec  0.02 sec 
[11/21 15:13:46   1068s] (I)        3  Phase 1b                              1.64%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Phase 1h                              1.15%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Layer assignment (1T)                 0.58%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Phase 1e                              0.54%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Export all nets                       0.21%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Detoured routing (1T)                14.50%  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)        4  Model blockage capacity              13.89%  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)        4  Read nets                             4.68%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        4  Post Routing                          3.86%  0.01 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Congestion clean                      2.57%  0.01 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        4  Two level Routing                     2.11%  0.00 sec  0.02 sec 
[11/21 15:13:46   1068s] (I)        4  Read instances and placement          1.96%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Pattern Routing Avoiding Blockages    1.20%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Monotonic routing (1T)                1.04%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Initialize 3D grid graph              1.01%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Pattern routing (1T)                  0.98%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Read blockages ( Layer 2-6 )          0.93%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Read prerouted                        0.72%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Add via demand to 2D                  0.30%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Route legalization                    0.13%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Move terms for access (1T)            0.11%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        5  Initialize 3D capacity               12.75%  0.03 sec  0.03 sec 
[11/21 15:13:46   1068s] (I)        5  Read instance blockages               0.58%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        5  Two Level Routing (Strong)            0.55%  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        5  Two Level Routing (Regular)           0.53%  0.00 sec  0.01 sec 
[11/21 15:13:46   1068s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:13:46   1068s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:13:46   1068s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:13:46   1068s]         Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:13:46   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:46   1068s] UM:*                                                                   Early Global Route - eGR only step
[11/21 15:13:46   1068s]       Routing using eGR only done.
[11/21 15:13:46   1068s] Net route status summary:
[11/21 15:13:46   1068s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:46   1068s]   Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:46   1068s] 
[11/21 15:13:46   1068s] CCOPT: Done with clock implementation routing.
[11/21 15:13:46   1068s] 
[11/21 15:13:46   1068s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:13:46   1068s]     Clock implementation routing done.
[11/21 15:13:46   1068s]     Leaving CCOpt scope - extractRC...
[11/21 15:13:46   1068s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/21 15:13:46   1068s] Extraction called for design 'DTMF_CHIP' of instances=5720 and nets=8571 using extraction engine 'preRoute' .
[11/21 15:13:46   1068s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:13:46   1068s] RC Extraction called in multi-corner(1) mode.
[11/21 15:13:46   1068s] RCMode: PreRoute
[11/21 15:13:46   1068s]       RC Corner Indexes            0   
[11/21 15:13:46   1068s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:13:46   1068s] Resistance Scaling Factor    : 1.00000 
[11/21 15:13:46   1068s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:13:46   1068s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:13:46   1068s] Shrink Factor                : 1.00000
[11/21 15:13:46   1068s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:13:46   1068s] Using capacitance table file ...
[11/21 15:13:46   1068s] 
[11/21 15:13:46   1068s] Trim Metal Layers:
[11/21 15:13:46   1068s] LayerId::1 widthSet size::4
[11/21 15:13:46   1068s] LayerId::2 widthSet size::4
[11/21 15:13:46   1068s] LayerId::3 widthSet size::4
[11/21 15:13:46   1068s] LayerId::4 widthSet size::4
[11/21 15:13:46   1068s] LayerId::5 widthSet size::4
[11/21 15:13:46   1068s] LayerId::6 widthSet size::3
[11/21 15:13:46   1068s] Updating RC grid for preRoute extraction ...
[11/21 15:13:46   1068s] eee: pegSigSF::1.070000
[11/21 15:13:46   1068s] Initializing multi-corner capacitance tables ... 
[11/21 15:13:46   1068s] Initializing multi-corner resistance tables ...
[11/21 15:13:46   1068s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:13:46   1068s] eee: l::2 avDens::0.161794 usedTrk::2058.268243 availTrk::12721.505316 sigTrk::2058.268243
[11/21 15:13:46   1068s] eee: l::3 avDens::0.155060 usedTrk::3172.165373 availTrk::20457.666632 sigTrk::3172.165373
[11/21 15:13:46   1068s] eee: l::4 avDens::0.071207 usedTrk::1221.574509 availTrk::17155.165736 sigTrk::1221.574509
[11/21 15:13:46   1068s] eee: l::5 avDens::0.032380 usedTrk::131.766468 availTrk::4069.390550 sigTrk::131.766468
[11/21 15:13:46   1068s] eee: l::6 avDens::0.043189 usedTrk::250.689683 availTrk::5804.528439 sigTrk::250.689683
[11/21 15:13:46   1068s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:13:46   1068s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260219 uaWl=1.000000 uaWlH=0.184508 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:13:46   1068s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1933.805M)
[11/21 15:13:46   1068s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/21 15:13:46   1068s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:46   1068s]     Leaving CCOpt scope - Initializing placement interface...
[11/21 15:13:46   1068s] OPERPROF: Starting DPlace-Init at level 1, MEM:1933.8M, EPOCH TIME: 1763718226.247991
[11/21 15:13:46   1068s] Processing tracks to init pin-track alignment.
[11/21 15:13:46   1068s] z: 2, totalTracks: 1
[11/21 15:13:46   1068s] z: 4, totalTracks: 1
[11/21 15:13:46   1068s] z: 6, totalTracks: 1
[11/21 15:13:46   1068s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:46   1068s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1933.8M, EPOCH TIME: 1763718226.252799
[11/21 15:13:46   1068s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1068s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1068s] 
[11/21 15:13:46   1068s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:46   1068s] OPERPROF:     Starting CMU at level 3, MEM:1933.8M, EPOCH TIME: 1763718226.262366
[11/21 15:13:46   1068s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1933.8M, EPOCH TIME: 1763718226.263286
[11/21 15:13:46   1068s] 
[11/21 15:13:46   1068s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:46   1068s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1933.8M, EPOCH TIME: 1763718226.263946
[11/21 15:13:46   1068s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1933.8M, EPOCH TIME: 1763718226.263985
[11/21 15:13:46   1068s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1933.8M, EPOCH TIME: 1763718226.264022
[11/21 15:13:46   1068s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1933.8MB).
[11/21 15:13:46   1068s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1933.8M, EPOCH TIME: 1763718226.264708
[11/21 15:13:46   1068s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1068s]     Legalizer reserving space for clock trees
[11/21 15:13:46   1068s]     Calling post conditioning for eGRPC...
[11/21 15:13:46   1068s]       eGRPC...
[11/21 15:13:46   1068s]         eGRPC active optimizations:
[11/21 15:13:46   1068s]          - Move Down
[11/21 15:13:46   1068s]          - Downsizing before DRV sizing
[11/21 15:13:46   1068s]          - DRV fixing with sizing
[11/21 15:13:46   1068s]          - Move to fanout
[11/21 15:13:46   1068s]          - Cloning
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         Currently running CTS, using active skew data
[11/21 15:13:46   1068s]         Reset bufferability constraints...
[11/21 15:13:46   1068s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/21 15:13:46   1068s]         Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:13:46   1068s] End AAE Lib Interpolated Model. (MEM=1933.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:13:46   1068s]         Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:13:46   1068s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:13:46   1068s]         Clock DAG stats eGRPC initial state:
[11/21 15:13:46   1068s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:46   1068s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:46   1068s]           misc counts      : r=6, pp=0
[11/21 15:13:46   1068s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:46   1068s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:46   1068s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:46   1068s]           wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
[11/21 15:13:46   1068s]           wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
[11/21 15:13:46   1068s]           hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:46   1068s]         Clock DAG net violations eGRPC initial state: none
[11/21 15:13:46   1068s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/21 15:13:46   1068s]           Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:46   1068s]           Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:46   1068s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/21 15:13:46   1068s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:46   1068s]         Clock DAG hash eGRPC initial state: 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]         CTS services accumulated run-time stats eGRPC initial state:
[11/21 15:13:46   1068s]           delay calculator: calls=8189, total_wall_time=0.487s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]           legalizer: calls=1411, total_wall_time=0.092s, mean_wall_time=0.065ms
[11/21 15:13:46   1068s]           steiner router: calls=6026, total_wall_time=0.423s, mean_wall_time=0.070ms
[11/21 15:13:46   1068s]         Primary reporting skew groups eGRPC initial state:
[11/21 15:13:46   1068s]           skew_group vclk1/common: insertion delay [min=0.450, max=0.519, avg=0.489, sd=0.014], skew [0.070 vs 0.171], 100% {0.450, 0.519} (wid=0.074 ws=0.062) (gid=0.469 gs=0.048)
[11/21 15:13:46   1068s]               min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:46   1068s]               max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:46   1068s]         Skew group summary eGRPC initial state:
[11/21 15:13:46   1068s]           skew_group vclk1/common: insertion delay [min=0.450, max=0.519, avg=0.489, sd=0.014], skew [0.070 vs 0.171], 100% {0.450, 0.519} (wid=0.074 ws=0.062) (gid=0.469 gs=0.048)
[11/21 15:13:46   1068s]           skew_group vclk2/common: insertion delay [min=0.251, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.251, 0.388} (wid=0.024 ws=0.023) (gid=0.365 gs=0.133)
[11/21 15:13:46   1068s]         eGRPC Moving buffers...
[11/21 15:13:46   1068s]           Clock DAG hash before 'eGRPC Moving buffers': 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/21 15:13:46   1068s]             delay calculator: calls=8189, total_wall_time=0.487s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]             legalizer: calls=1411, total_wall_time=0.092s, mean_wall_time=0.065ms
[11/21 15:13:46   1068s]             steiner router: calls=6026, total_wall_time=0.423s, mean_wall_time=0.070ms
[11/21 15:13:46   1068s]           Violation analysis...
[11/21 15:13:46   1068s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:46   1068s] UM:*                                                                   Violation analysis
[11/21 15:13:46   1068s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/21 15:13:46   1068s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:46   1068s]             sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:46   1068s]             misc counts      : r=6, pp=0
[11/21 15:13:46   1068s]             cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:46   1068s]             cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:46   1068s]             sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:46   1068s]             wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
[11/21 15:13:46   1068s]             wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
[11/21 15:13:46   1068s]             hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:46   1068s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[11/21 15:13:46   1068s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/21 15:13:46   1068s]             Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:46   1068s]             Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:46   1068s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/21 15:13:46   1068s]              Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:46   1068s]           Clock DAG hash after 'eGRPC Moving buffers': 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/21 15:13:46   1068s]             delay calculator: calls=8189, total_wall_time=0.487s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]             legalizer: calls=1411, total_wall_time=0.092s, mean_wall_time=0.065ms
[11/21 15:13:46   1068s]             steiner router: calls=6026, total_wall_time=0.423s, mean_wall_time=0.070ms
[11/21 15:13:46   1068s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/21 15:13:46   1068s]             skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
[11/21 15:13:46   1068s]                 min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:46   1068s]                 max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:46   1068s]           Skew group summary after 'eGRPC Moving buffers':
[11/21 15:13:46   1068s]             skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
[11/21 15:13:46   1068s]             skew_group vclk2/common: insertion delay [min=0.251, max=0.388], skew [0.137 vs 0.171]
[11/21 15:13:46   1068s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:46   1068s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:46   1068s] UM:*                                                                   eGRPC Moving buffers
[11/21 15:13:46   1068s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/21 15:13:46   1068s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:13:46   1068s]             delay calculator: calls=8189, total_wall_time=0.487s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]             legalizer: calls=1411, total_wall_time=0.092s, mean_wall_time=0.065ms
[11/21 15:13:46   1068s]             steiner router: calls=6026, total_wall_time=0.423s, mean_wall_time=0.070ms
[11/21 15:13:46   1068s]           Artificially removing long paths...
[11/21 15:13:46   1068s]             Clock DAG hash before 'Artificially removing long paths': 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[11/21 15:13:46   1068s]               delay calculator: calls=8189, total_wall_time=0.487s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]               legalizer: calls=1411, total_wall_time=0.092s, mean_wall_time=0.065ms
[11/21 15:13:46   1068s]               steiner router: calls=6026, total_wall_time=0.423s, mean_wall_time=0.070ms
[11/21 15:13:46   1068s]             Artificially shortened 1 long paths. The largest offset applied was 0.002ns.
[11/21 15:13:46   1068s]             
[11/21 15:13:46   1068s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:46   1068s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1068s]           Modifying slew-target multiplier from 1 to 0.9
[11/21 15:13:46   1068s]           Downsizing prefiltering...
[11/21 15:13:46   1068s]           Downsizing prefiltering done.
[11/21 15:13:46   1068s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:46   1068s]           DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 4, numSkippedDueToCloseToSkewTarget = 1
[11/21 15:13:46   1068s]           CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 5, attempted: 9, unsuccessful: 0, sized: 0
[11/21 15:13:46   1068s]           Reverting slew-target multiplier from 0.9 to 1
[11/21 15:13:46   1068s]           Reverting Artificially removing long paths...
[11/21 15:13:46   1068s]             Clock DAG hash before 'Reverting Artificially removing long paths': 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[11/21 15:13:46   1068s]               delay calculator: calls=8363, total_wall_time=0.492s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]               legalizer: calls=1423, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:46   1068s]               steiner router: calls=6152, total_wall_time=0.423s, mean_wall_time=0.069ms
[11/21 15:13:46   1068s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:46   1068s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1068s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:13:46   1068s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:46   1068s]             sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:46   1068s]             misc counts      : r=6, pp=0
[11/21 15:13:46   1068s]             cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:46   1068s]             cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:46   1068s]             sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:46   1068s]             wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
[11/21 15:13:46   1068s]             wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
[11/21 15:13:46   1068s]             hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:46   1068s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[11/21 15:13:46   1068s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:13:46   1068s]             Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:46   1068s]             Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:46   1068s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/21 15:13:46   1068s]              Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:46   1068s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:13:46   1068s]             delay calculator: calls=8363, total_wall_time=0.492s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]             legalizer: calls=1423, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:46   1068s]             steiner router: calls=6152, total_wall_time=0.423s, mean_wall_time=0.069ms
[11/21 15:13:46   1068s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:13:46   1068s]             skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
[11/21 15:13:46   1068s]                 min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:46   1068s]                 max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:46   1068s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:13:46   1068s]             skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
[11/21 15:13:46   1068s]             skew_group vclk2/common: insertion delay [min=0.251, max=0.388], skew [0.137 vs 0.171]
[11/21 15:13:46   1068s]           Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:46   1068s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:46   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:46   1068s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[11/21 15:13:46   1068s]         eGRPC Fixing DRVs...
[11/21 15:13:46   1068s]           Clock DAG hash before 'eGRPC Fixing DRVs': 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/21 15:13:46   1068s]             delay calculator: calls=8363, total_wall_time=0.492s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]             legalizer: calls=1423, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:46   1068s]             steiner router: calls=6152, total_wall_time=0.423s, mean_wall_time=0.069ms
[11/21 15:13:46   1068s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:46   1068s]           CCOpt-eGRPC: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/21 15:13:46   1068s]           
[11/21 15:13:46   1068s]           Statistics: Fix DRVs (cell sizing):
[11/21 15:13:46   1068s]           ===================================
[11/21 15:13:46   1068s]           
[11/21 15:13:46   1068s]           Cell changes by Net Type:
[11/21 15:13:46   1068s]           
[11/21 15:13:46   1068s]           -------------------------------------------------------------------------------------------------
[11/21 15:13:46   1068s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/21 15:13:46   1068s]           -------------------------------------------------------------------------------------------------
[11/21 15:13:46   1068s]           top                0            0           0            0                    0                0
[11/21 15:13:46   1068s]           trunk              0            0           0            0                    0                0
[11/21 15:13:46   1068s]           leaf               0            0           0            0                    0                0
[11/21 15:13:46   1068s]           -------------------------------------------------------------------------------------------------
[11/21 15:13:46   1068s]           Total              0            0           0            0                    0                0
[11/21 15:13:46   1068s]           -------------------------------------------------------------------------------------------------
[11/21 15:13:46   1068s]           
[11/21 15:13:46   1068s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/21 15:13:46   1068s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/21 15:13:46   1068s]           
[11/21 15:13:46   1068s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/21 15:13:46   1068s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:46   1068s]             sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:46   1068s]             misc counts      : r=6, pp=0
[11/21 15:13:46   1068s]             cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:46   1068s]             cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:46   1068s]             sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:46   1068s]             wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
[11/21 15:13:46   1068s]             wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
[11/21 15:13:46   1068s]             hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:46   1068s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[11/21 15:13:46   1068s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/21 15:13:46   1068s]             Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:46   1068s]             Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:46   1068s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/21 15:13:46   1068s]              Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:46   1068s]           Clock DAG hash after 'eGRPC Fixing DRVs': 7395708657390742792 13147434485823860679
[11/21 15:13:46   1068s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/21 15:13:46   1068s]             delay calculator: calls=8363, total_wall_time=0.492s, mean_wall_time=0.059ms
[11/21 15:13:46   1068s]             legalizer: calls=1423, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:46   1068s]             steiner router: calls=6152, total_wall_time=0.423s, mean_wall_time=0.069ms
[11/21 15:13:46   1068s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/21 15:13:46   1068s]             skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
[11/21 15:13:46   1068s]                 min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:46   1068s]                 max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:46   1068s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/21 15:13:46   1068s]             skew_group vclk1/common: insertion delay [min=0.450, max=0.519], skew [0.070 vs 0.171]
[11/21 15:13:46   1068s]             skew_group vclk2/common: insertion delay [min=0.251, max=0.388], skew [0.137 vs 0.171]
[11/21 15:13:46   1068s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:46   1068s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1068s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:46   1068s] UM:*                                                                   eGRPC Fixing DRVs
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         Slew Diagnostics: After DRV fixing
[11/21 15:13:46   1068s]         ==================================
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         Global Causes:
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         -------------------------------------
[11/21 15:13:46   1068s]         Cause
[11/21 15:13:46   1068s]         -------------------------------------
[11/21 15:13:46   1068s]         DRV fixing with buffering is disabled
[11/21 15:13:46   1068s]         -------------------------------------
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         Top 5 overslews:
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         ---------------------------------
[11/21 15:13:46   1068s]         Overslew    Causes    Driving Pin
[11/21 15:13:46   1068s]         ---------------------------------
[11/21 15:13:46   1068s]           (empty table)
[11/21 15:13:46   1068s]         ---------------------------------
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         -------------------
[11/21 15:13:46   1068s]         Cause    Occurences
[11/21 15:13:46   1068s]         -------------------
[11/21 15:13:46   1068s]           (empty table)
[11/21 15:13:46   1068s]         -------------------
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         Violation diagnostics counts from the 0 nodes that have violations:
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         -------------------
[11/21 15:13:46   1068s]         Cause    Occurences
[11/21 15:13:46   1068s]         -------------------
[11/21 15:13:46   1068s]           (empty table)
[11/21 15:13:46   1068s]         -------------------
[11/21 15:13:46   1068s]         
[11/21 15:13:46   1068s]         Reconnecting optimized routes...
[11/21 15:13:46   1068s]         Reset timing graph...
[11/21 15:13:46   1068s] Ignoring AAE DB Resetting ...
[11/21 15:13:46   1068s]         Reset timing graph done.
[11/21 15:13:46   1068s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1068s]         Violation analysis...
[11/21 15:13:46   1068s] End AAE Lib Interpolated Model. (MEM=1971.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:13:46   1068s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1069s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:46   1069s] UM:*                                                                   Violation analysis
[11/21 15:13:46   1069s]         Clock instances to consider for cloning: 0
[11/21 15:13:46   1069s]         Reset timing graph...
[11/21 15:13:46   1069s] Ignoring AAE DB Resetting ...
[11/21 15:13:46   1069s]         Reset timing graph done.
[11/21 15:13:46   1069s]         Set dirty flag on 0 instances, 0 nets
[11/21 15:13:46   1069s]         Clock DAG stats before routing clock trees:
[11/21 15:13:46   1069s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:46   1069s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:46   1069s]           misc counts      : r=6, pp=0
[11/21 15:13:46   1069s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:46   1069s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:46   1069s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:46   1069s]           wire capacitance : top=0.000pF, trunk=0.067pF, leaf=1.077pF, total=1.144pF
[11/21 15:13:46   1069s]           wire lengths     : top=0.000um, trunk=491.020um, leaf=7994.795um, total=8485.815um
[11/21 15:13:46   1069s]           hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:46   1069s]         Clock DAG net violations before routing clock trees: none
[11/21 15:13:46   1069s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/21 15:13:46   1069s]           Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:46   1069s]           Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.072ns min=0.170ns max=0.386ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:46   1069s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/21 15:13:46   1069s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:46   1069s]         Clock DAG hash before routing clock trees: 7395708657390742792 13147434485823860679
[11/21 15:13:46   1069s]         CTS services accumulated run-time stats before routing clock trees:
[11/21 15:13:46   1069s]           delay calculator: calls=8370, total_wall_time=0.492s, mean_wall_time=0.059ms
[11/21 15:13:46   1069s]           legalizer: calls=1423, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:46   1069s]           steiner router: calls=6152, total_wall_time=0.423s, mean_wall_time=0.069ms
[11/21 15:13:46   1069s]         Primary reporting skew groups before routing clock trees:
[11/21 15:13:46   1069s]           skew_group vclk1/common: insertion delay [min=0.450, max=0.519, avg=0.489, sd=0.014], skew [0.070 vs 0.171], 100% {0.450, 0.519} (wid=0.074 ws=0.062) (gid=0.469 gs=0.048)
[11/21 15:13:46   1069s]               min path sink: DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2/CK
[11/21 15:13:46   1069s]               max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:46   1069s]         Skew group summary before routing clock trees:
[11/21 15:13:46   1069s]           skew_group vclk1/common: insertion delay [min=0.450, max=0.519, avg=0.489, sd=0.014], skew [0.070 vs 0.171], 100% {0.450, 0.519} (wid=0.074 ws=0.062) (gid=0.469 gs=0.048)
[11/21 15:13:46   1069s]           skew_group vclk2/common: insertion delay [min=0.251, max=0.388, avg=0.362, sd=0.044], skew [0.137 vs 0.171], 100% {0.251, 0.388} (wid=0.024 ws=0.023) (gid=0.365 gs=0.133)
[11/21 15:13:46   1069s]       eGRPC done.
[11/21 15:13:46   1069s]     Calling post conditioning for eGRPC done.
[11/21 15:13:46   1069s]   eGR Post Conditioning loop iteration 0 done.
[11/21 15:13:46   1069s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/21 15:13:46   1069s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:13:46   1069s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1970.0M, EPOCH TIME: 1763718226.662411
[11/21 15:13:46   1069s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/21 15:13:46   1069s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1069s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1069s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1069s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1932.0M, EPOCH TIME: 1763718226.672634
[11/21 15:13:46   1069s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:46   1069s]   Leaving CCOpt scope - ClockRefiner...
[11/21 15:13:46   1069s]   Assigned high priority to 0 instances.
[11/21 15:13:46   1069s]   Soft fixed 13 clock instances.
[11/21 15:13:46   1069s]   Performing Single Pass Refine Place.
[11/21 15:13:46   1069s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/21 15:13:46   1069s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1932.0M, EPOCH TIME: 1763718226.674044
[11/21 15:13:46   1069s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1932.0M, EPOCH TIME: 1763718226.674116
[11/21 15:13:46   1069s] Processing tracks to init pin-track alignment.
[11/21 15:13:46   1069s] z: 2, totalTracks: 1
[11/21 15:13:46   1069s] z: 4, totalTracks: 1
[11/21 15:13:46   1069s] z: 6, totalTracks: 1
[11/21 15:13:46   1069s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:46   1069s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1932.0M, EPOCH TIME: 1763718226.678871
[11/21 15:13:46   1069s] Info: 13 insts are soft-fixed.
[11/21 15:13:46   1069s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1069s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1069s] 
[11/21 15:13:46   1069s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:46   1069s] # Found 3 fixed insts to be non-legal.
[11/21 15:13:46   1069s] OPERPROF:       Starting CMU at level 4, MEM:1932.0M, EPOCH TIME: 1763718226.695202
[11/21 15:13:46   1069s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1932.0M, EPOCH TIME: 1763718226.696138
[11/21 15:13:46   1069s] 
[11/21 15:13:46   1069s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:46   1069s] Info: 13 insts are soft-fixed.
[11/21 15:13:46   1069s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1932.0M, EPOCH TIME: 1763718226.696926
[11/21 15:13:46   1069s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1932.0M, EPOCH TIME: 1763718226.696964
[11/21 15:13:46   1069s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1932.0M, EPOCH TIME: 1763718226.696999
[11/21 15:13:46   1069s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1932.0MB).
[11/21 15:13:46   1069s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.024, MEM:1932.0M, EPOCH TIME: 1763718226.697672
[11/21 15:13:46   1069s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.024, MEM:1932.0M, EPOCH TIME: 1763718226.697704
[11/21 15:13:46   1069s] TDRefine: refinePlace mode is spiral
[11/21 15:13:46   1069s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.3
[11/21 15:13:46   1069s] OPERPROF: Starting RefinePlace at level 1, MEM:1932.0M, EPOCH TIME: 1763718226.697749
[11/21 15:13:46   1069s] *** Starting refinePlace (0:17:49 mem=1932.0M) ***
[11/21 15:13:46   1069s] Total net bbox length = 2.585e+05 (1.233e+05 1.352e+05) (ext = 2.822e+04)
[11/21 15:13:46   1069s] 
[11/21 15:13:46   1069s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:46   1069s] Info: 13 insts are soft-fixed.
[11/21 15:13:46   1069s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:46   1069s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:46   1069s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:46   1069s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1932.0M, EPOCH TIME: 1763718226.705449
[11/21 15:13:46   1069s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1932.0M, EPOCH TIME: 1763718226.705906
[11/21 15:13:46   1069s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:46   1069s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:46   1069s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1932.0M, EPOCH TIME: 1763718226.707034
[11/21 15:13:46   1069s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1932.0M, EPOCH TIME: 1763718226.707498
[11/21 15:13:46   1069s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1932.0M, EPOCH TIME: 1763718226.707539
[11/21 15:13:46   1069s] Starting refinePlace ...
[11/21 15:13:46   1069s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:46   1069s] One DDP V2 for no tweak run.
[11/21 15:13:46   1069s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:46   1069s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1932.0M, EPOCH TIME: 1763718226.717086
[11/21 15:13:46   1069s] DDP initSite1 nrRow 167 nrJob 167
[11/21 15:13:46   1069s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1932.0M, EPOCH TIME: 1763718226.717137
[11/21 15:13:46   1069s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1932.0M, EPOCH TIME: 1763718226.717316
[11/21 15:13:46   1069s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1932.0M, EPOCH TIME: 1763718226.717352
[11/21 15:13:46   1069s] DDP markSite nrRow 167 nrJob 167
[11/21 15:13:46   1069s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1932.0M, EPOCH TIME: 1763718226.717726
[11/21 15:13:46   1069s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1932.0M, EPOCH TIME: 1763718226.717759
[11/21 15:13:46   1069s]   Spread Effort: high, standalone mode, useDDP on.
[11/21 15:13:46   1069s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1932.0MB) @(0:17:49 - 0:17:49).
[11/21 15:13:46   1069s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:13:46   1069s] wireLenOptFixPriorityInst 543 inst fixed
[11/21 15:13:46   1069s] 
[11/21 15:13:46   1069s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:13:46   1069s] Move report: legalization moves 43 insts, mean move: 4.94 um, max move: 13.86 um spiral
[11/21 15:13:46   1069s] 	Max move on inst (DTMF_INST/RESULTS_CONV_INST/i_6566): (978.78, 733.60) --> (964.92, 733.60)
[11/21 15:13:46   1069s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[11/21 15:13:46   1069s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:13:46   1069s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1935.0MB) @(0:17:49 - 0:17:49).
[11/21 15:13:46   1069s] Move report: Detail placement moves 43 insts, mean move: 4.94 um, max move: 13.86 um 
[11/21 15:13:46   1069s] 	Max move on inst (DTMF_INST/RESULTS_CONV_INST/i_6566): (978.78, 733.60) --> (964.92, 733.60)
[11/21 15:13:46   1069s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1935.0MB
[11/21 15:13:46   1069s] Statistics of distance of Instance movement in refine placement:
[11/21 15:13:46   1069s]   maximum (X+Y) =        13.86 um
[11/21 15:13:46   1069s]   inst (DTMF_INST/RESULTS_CONV_INST/i_6566) with max move: (978.78, 733.6) -> (964.92, 733.6)
[11/21 15:13:46   1069s]   mean    (X+Y) =         4.94 um
[11/21 15:13:46   1069s] Summary Report:
[11/21 15:13:46   1069s] Instances move: 43 (out of 5645 movable)
[11/21 15:13:46   1069s] Instances flipped: 0
[11/21 15:13:46   1069s] Mean displacement: 4.94 um
[11/21 15:13:46   1069s] Max displacement: 13.86 um (Instance: DTMF_INST/RESULTS_CONV_INST/i_6566) (978.78, 733.6) -> (964.92, 733.6)
[11/21 15:13:46   1069s] 	Length: 8 sites, height: 1 rows, site name: tsm3site, cell type: MX2X1
[11/21 15:13:46   1069s] 	Violation at original loc: Placement Blockage Violation
[11/21 15:13:46   1069s] Total instances moved : 43
[11/21 15:13:46   1069s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.130, REAL:0.128, MEM:1935.0M, EPOCH TIME: 1763718226.835628
[11/21 15:13:46   1069s] Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.822e+04)
[11/21 15:13:46   1069s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1935.0MB
[11/21 15:13:46   1069s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1935.0MB) @(0:17:49 - 0:17:49).
[11/21 15:13:46   1069s] *** Finished refinePlace (0:17:49 mem=1935.0M) ***
[11/21 15:13:46   1069s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.3
[11/21 15:13:46   1069s] OPERPROF: Finished RefinePlace at level 1, CPU:0.140, REAL:0.140, MEM:1935.0M, EPOCH TIME: 1763718226.837260
[11/21 15:13:46   1069s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1935.0M, EPOCH TIME: 1763718226.837301
[11/21 15:13:46   1069s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5813).
[11/21 15:13:46   1069s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1069s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1069s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:46   1069s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1932.0M, EPOCH TIME: 1763718226.847859
[11/21 15:13:46   1069s]   ClockRefiner summary
[11/21 15:13:46   1069s]   All clock instances: Moved 4, flipped 1 and cell swapped 0 (out of a total of 565).
[11/21 15:13:46   1069s]   The largest move was 5.04 um for DTMF_INST/TEST_CONTROL_INST/i_156.
[11/21 15:13:46   1069s]   Non-sink clock instances: Moved 4, flipped 1 and cell swapped 0 (out of a total of 19).
[11/21 15:13:46   1069s]   The largest move was 5.04 um for DTMF_INST/TEST_CONTROL_INST/i_156.
[11/21 15:13:46   1069s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 546).
[11/21 15:13:46   1069s]   Restoring pStatusCts on 13 clock instances.
[11/21 15:13:46   1069s]   Revert refine place priority changes on 0 instances.
[11/21 15:13:46   1069s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:13:46   1069s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.8 real=0:00:01.0)
[11/21 15:13:46   1069s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:46   1069s] UM:*                                                                   CCOpt::Phase::eGRPC
[11/21 15:13:46   1069s]   CCOpt::Phase::Routing...
[11/21 15:13:46   1069s]   Clock implementation routing...
[11/21 15:13:46   1069s]     Leaving CCOpt scope - Routing Tools...
[11/21 15:13:46   1069s] Net route status summary:
[11/21 15:13:46   1069s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:46   1069s]   Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:46   1069s]     Routing using eGR in eGR->NR Step...
[11/21 15:13:46   1069s]       Early Global Route - eGR->Nr High Frequency step...
[11/21 15:13:46   1069s] (ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
[11/21 15:13:46   1069s] (ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
[11/21 15:13:46   1069s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:13:46   1069s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:13:46   1069s] (ccopt eGR): Start to route 19 all nets
[11/21 15:13:46   1069s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1932.02 MB )
[11/21 15:13:46   1069s] (I)      ==================== Layers =====================
[11/21 15:13:46   1069s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:46   1069s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:13:46   1069s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:46   1069s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:13:46   1069s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:13:46   1069s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:13:46   1069s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:13:46   1069s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:13:46   1069s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:13:46   1069s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:13:46   1069s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:13:46   1069s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:13:46   1069s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:13:46   1069s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:13:46   1069s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:46   1069s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:13:46   1069s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:46   1069s] (I)      Started Import and model ( Curr Mem: 1932.02 MB )
[11/21 15:13:46   1069s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:46   1069s] (I)      == Non-default Options ==
[11/21 15:13:46   1069s] (I)      Clean congestion better                            : true
[11/21 15:13:46   1069s] (I)      Estimate vias on DPT layer                         : true
[11/21 15:13:46   1069s] (I)      Clean congestion layer assignment rounds           : 3
[11/21 15:13:46   1069s] (I)      Layer constraints as soft constraints              : true
[11/21 15:13:46   1069s] (I)      Soft top layer                                     : true
[11/21 15:13:46   1069s] (I)      Skip prospective layer relax nets                  : true
[11/21 15:13:46   1069s] (I)      Better NDR handling                                : true
[11/21 15:13:46   1069s] (I)      Improved NDR modeling in LA                        : true
[11/21 15:13:46   1069s] (I)      Routing cost fix for NDR handling                  : true
[11/21 15:13:46   1069s] (I)      Block tracks for preroutes                         : true
[11/21 15:13:46   1069s] (I)      Assign IRoute by net group key                     : true
[11/21 15:13:46   1069s] (I)      Block unroutable channels                          : true
[11/21 15:13:46   1069s] (I)      Block unroutable channels 3D                       : true
[11/21 15:13:46   1069s] (I)      Bound layer relaxed segment wl                     : true
[11/21 15:13:46   1069s] (I)      Blocked pin reach length threshold                 : 2
[11/21 15:13:46   1069s] (I)      Check blockage within NDR space in TA              : true
[11/21 15:13:46   1069s] (I)      Skip must join for term with via pillar            : true
[11/21 15:13:46   1069s] (I)      Model find APA for IO pin                          : true
[11/21 15:13:46   1069s] (I)      On pin location for off pin term                   : true
[11/21 15:13:46   1069s] (I)      Handle EOL spacing                                 : true
[11/21 15:13:46   1069s] (I)      Merge PG vias by gap                               : true
[11/21 15:13:46   1069s] (I)      Maximum routing layer                              : 6
[11/21 15:13:46   1069s] (I)      Route selected nets only                           : true
[11/21 15:13:46   1069s] (I)      Refine MST                                         : true
[11/21 15:13:46   1069s] (I)      Honor PRL                                          : true
[11/21 15:13:46   1069s] (I)      Strong congestion aware                            : true
[11/21 15:13:46   1069s] (I)      Improved initial location for IRoutes              : true
[11/21 15:13:46   1069s] (I)      Multi panel TA                                     : true
[11/21 15:13:46   1069s] (I)      Penalize wire overlap                              : true
[11/21 15:13:46   1069s] (I)      Expand small instance blockage                     : true
[11/21 15:13:46   1069s] (I)      Reduce via in TA                                   : true
[11/21 15:13:46   1069s] (I)      SS-aware routing                                   : true
[11/21 15:13:46   1069s] (I)      Improve tree edge sharing                          : true
[11/21 15:13:46   1069s] (I)      Improve 2D via estimation                          : true
[11/21 15:13:46   1069s] (I)      Refine Steiner tree                                : true
[11/21 15:13:46   1069s] (I)      Build spine tree                                   : true
[11/21 15:13:46   1069s] (I)      Model pass through capacity                        : true
[11/21 15:13:46   1069s] (I)      Extend blockages by a half GCell                   : true
[11/21 15:13:46   1069s] (I)      Consider pin shapes                                : true
[11/21 15:13:46   1069s] (I)      Consider pin shapes for all nodes                  : true
[11/21 15:13:46   1069s] (I)      Consider NR APA                                    : true
[11/21 15:13:46   1069s] (I)      Consider IO pin shape                              : true
[11/21 15:13:46   1069s] (I)      Fix pin connection bug                             : true
[11/21 15:13:46   1069s] (I)      Consider layer RC for local wires                  : true
[11/21 15:13:46   1069s] (I)      Route to clock mesh pin                            : true
[11/21 15:13:46   1069s] (I)      LA-aware pin escape length                         : 2
[11/21 15:13:46   1069s] (I)      Connect multiple ports                             : true
[11/21 15:13:46   1069s] (I)      Split for must join                                : true
[11/21 15:13:46   1069s] (I)      Number of threads                                  : 1
[11/21 15:13:46   1069s] (I)      Routing effort level                               : 10000
[11/21 15:13:46   1069s] (I)      Prefer layer length threshold                      : 8
[11/21 15:13:46   1069s] (I)      Overflow penalty cost                              : 10
[11/21 15:13:46   1069s] (I)      A-star cost                                        : 0.300000
[11/21 15:13:46   1069s] (I)      Misalignment cost                                  : 10.000000
[11/21 15:13:46   1069s] (I)      Threshold for short IRoute                         : 6
[11/21 15:13:46   1069s] (I)      Via cost during post routing                       : 1.000000
[11/21 15:13:46   1069s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/21 15:13:46   1069s] (I)      Source-to-sink ratio                               : 0.300000
[11/21 15:13:46   1069s] (I)      Scenic ratio bound                                 : 3.000000
[11/21 15:13:46   1069s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/21 15:13:46   1069s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/21 15:13:46   1069s] (I)      PG-aware similar topology routing                  : true
[11/21 15:13:46   1069s] (I)      Maze routing via cost fix                          : true
[11/21 15:13:46   1069s] (I)      Apply PRL on PG terms                              : true
[11/21 15:13:46   1069s] (I)      Apply PRL on obs objects                           : true
[11/21 15:13:46   1069s] (I)      Handle range-type spacing rules                    : true
[11/21 15:13:46   1069s] (I)      PG gap threshold multiplier                        : 10.000000
[11/21 15:13:46   1069s] (I)      Parallel spacing query fix                         : true
[11/21 15:13:46   1069s] (I)      Force source to root IR                            : true
[11/21 15:13:46   1069s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/21 15:13:46   1069s] (I)      Do not relax to DPT layer                          : true
[11/21 15:13:46   1069s] (I)      No DPT in post routing                             : true
[11/21 15:13:46   1069s] (I)      Modeling PG via merging fix                        : true
[11/21 15:13:46   1069s] (I)      Shield aware TA                                    : true
[11/21 15:13:46   1069s] (I)      Strong shield aware TA                             : true
[11/21 15:13:46   1069s] (I)      Overflow calculation fix in LA                     : true
[11/21 15:13:46   1069s] (I)      Post routing fix                                   : true
[11/21 15:13:46   1069s] (I)      Strong post routing                                : true
[11/21 15:13:46   1069s] (I)      Access via pillar from top                         : true
[11/21 15:13:46   1069s] (I)      NDR via pillar fix                                 : true
[11/21 15:13:46   1069s] (I)      Violation on path threshold                        : 1
[11/21 15:13:46   1069s] (I)      Pass through capacity modeling                     : true
[11/21 15:13:46   1069s] (I)      Select the non-relaxed segments in post routing stage : true
[11/21 15:13:46   1069s] (I)      Select term pin box for io pin                     : true
[11/21 15:13:46   1069s] (I)      Penalize NDR sharing                               : true
[11/21 15:13:46   1069s] (I)      Enable special modeling                            : false
[11/21 15:13:46   1069s] (I)      Keep fixed segments                                : true
[11/21 15:13:46   1069s] (I)      Reorder net groups by key                          : true
[11/21 15:13:46   1069s] (I)      Increase net scenic ratio                          : true
[11/21 15:13:46   1069s] (I)      Method to set GCell size                           : row
[11/21 15:13:46   1069s] (I)      Connect multiple ports and must join fix           : true
[11/21 15:13:46   1069s] (I)      Avoid high resistance layers                       : true
[11/21 15:13:46   1069s] (I)      Model find APA for IO pin fix                      : true
[11/21 15:13:46   1069s] (I)      Avoid connecting non-metal layers                  : true
[11/21 15:13:46   1069s] (I)      Use track pitch for NDR                            : true
[11/21 15:13:46   1069s] (I)      Enable layer relax to lower layer                  : true
[11/21 15:13:46   1069s] (I)      Enable layer relax to upper layer                  : true
[11/21 15:13:46   1069s] (I)      Top layer relaxation fix                           : true
[11/21 15:13:46   1069s] (I)      Handle non-default track width                     : false
[11/21 15:13:46   1069s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:13:46   1069s] (I)      Use row-based GCell size
[11/21 15:13:46   1069s] (I)      Use row-based GCell align
[11/21 15:13:46   1069s] (I)      layer 0 area = 0
[11/21 15:13:46   1069s] (I)      layer 1 area = 0
[11/21 15:13:46   1069s] (I)      layer 2 area = 0
[11/21 15:13:46   1069s] (I)      layer 3 area = 0
[11/21 15:13:46   1069s] (I)      layer 4 area = 0
[11/21 15:13:46   1069s] (I)      layer 5 area = 0
[11/21 15:13:46   1069s] (I)      GCell unit size   : 10080
[11/21 15:13:46   1069s] (I)      GCell multiplier  : 1
[11/21 15:13:46   1069s] (I)      GCell row height  : 10080
[11/21 15:13:46   1069s] (I)      Actual row height : 10080
[11/21 15:13:46   1069s] (I)      GCell align ref   : 670560 670880
[11/21 15:13:46   1069s] [NR-eGR] Track table information for default rule: 
[11/21 15:13:46   1069s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:13:46   1069s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:13:46   1069s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:13:46   1069s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:13:46   1069s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:13:46   1069s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:13:46   1069s] (I)      ================ Default via ================
[11/21 15:13:46   1069s] (I)      +---+------------------+--------------------+
[11/21 15:13:46   1069s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:13:46   1069s] (I)      +---+------------------+--------------------+
[11/21 15:13:46   1069s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/21 15:13:46   1069s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:13:46   1069s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:13:46   1069s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:13:46   1069s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:13:46   1069s] (I)      +---+------------------+--------------------+
[11/21 15:13:46   1069s] [NR-eGR] Read 4796 PG shapes
[11/21 15:13:46   1069s] [NR-eGR] Read 0 clock shapes
[11/21 15:13:46   1069s] [NR-eGR] Read 0 other shapes
[11/21 15:13:46   1069s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:13:46   1069s] [NR-eGR] #Instance Blockages : 3227
[11/21 15:13:46   1069s] [NR-eGR] #PG Blockages       : 4796
[11/21 15:13:46   1069s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:13:46   1069s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:13:46   1069s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:13:46   1069s] [NR-eGR] #Other Blockages    : 0
[11/21 15:13:46   1069s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:13:46   1069s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 15:13:46   1069s] [NR-eGR] Read 6013 nets ( ignored 5994 )
[11/21 15:13:46   1069s] [NR-eGR] Connected 0 must-join pins/ports
[11/21 15:13:46   1069s] (I)      early_global_route_priority property id does not exist.
[11/21 15:13:46   1069s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/21 15:13:46   1069s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/21 15:13:46   1069s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/21 15:13:46   1069s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/21 15:13:46   1069s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/21 15:13:46   1069s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/21 15:13:46   1069s] (I)      Moved 3 terms for better access 
[11/21 15:13:46   1069s] (I)      Number of ignored nets                =      0
[11/21 15:13:46   1069s] (I)      Number of connected nets              =      0
[11/21 15:13:46   1069s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 15:13:46   1069s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:13:46   1069s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:13:46   1069s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:13:46   1069s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:13:46   1069s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:13:46   1069s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:13:46   1069s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:13:46   1069s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:13:46   1069s] [NR-eGR] There are 19 clock nets ( 19 with NDR ).
[11/21 15:13:46   1069s] (I)      Ndr track 0 does not exist
[11/21 15:13:46   1069s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:13:46   1069s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:13:46   1069s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:13:46   1069s] (I)      Site width          :  1320  (dbu)
[11/21 15:13:46   1069s] (I)      Row height          : 10080  (dbu)
[11/21 15:13:46   1069s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:13:46   1069s] (I)      GCell width         : 10080  (dbu)
[11/21 15:13:46   1069s] (I)      GCell height        : 10080  (dbu)
[11/21 15:13:46   1069s] (I)      Grid                :   300   300     6
[11/21 15:13:46   1069s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/21 15:13:46   1069s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/21 15:13:46   1069s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/21 15:13:46   1069s] (I)      Default wire width  :   460   560   560   560   560   880
[11/21 15:13:46   1069s] (I)      Default wire space  :   460   560   560   560   560   920
[11/21 15:13:46   1069s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/21 15:13:46   1069s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/21 15:13:46   1069s] (I)      First track coord   :   560   660   560   660  1680   660
[11/21 15:13:46   1069s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/21 15:13:46   1069s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/21 15:13:46   1069s] (I)      Num of masks        :     1     1     1     1     1     1
[11/21 15:13:46   1069s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/21 15:13:46   1069s] (I)      --------------------------------------------------------
[11/21 15:13:46   1069s] 
[11/21 15:13:46   1069s] [NR-eGR] ============ Routing rule table ============
[11/21 15:13:46   1069s] [NR-eGR] Rule id: 0  Nets: 19
[11/21 15:13:46   1069s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/21 15:13:46   1069s] (I)                    Layer     2     3     4     5     6 
[11/21 15:13:46   1069s] (I)                    Pitch  2640  2240  2640  4480  5280 
[11/21 15:13:46   1069s] (I)             #Used tracks     2     2     2     2     2 
[11/21 15:13:46   1069s] (I)       #Fully used tracks     1     1     1     1     1 
[11/21 15:13:46   1069s] [NR-eGR] ========================================
[11/21 15:13:46   1069s] [NR-eGR] 
[11/21 15:13:46   1069s] (I)      =============== Blocked Tracks ===============
[11/21 15:13:46   1069s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:46   1069s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:13:46   1069s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:46   1069s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:13:46   1069s] (I)      |     2 |  687300 |   378513 |        55.07% |
[11/21 15:13:46   1069s] (I)      |     3 |  810000 |   455558 |        56.24% |
[11/21 15:13:46   1069s] (I)      |     4 |  687300 |   396588 |        57.70% |
[11/21 15:13:46   1069s] (I)      |     5 |  405000 |   198637 |        49.05% |
[11/21 15:13:46   1069s] (I)      |     6 |  343800 |   167870 |        48.83% |
[11/21 15:13:46   1069s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:46   1069s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1937.62 MB )
[11/21 15:13:46   1069s] (I)      Reset routing kernel
[11/21 15:13:46   1069s] (I)      Started Global Routing ( Curr Mem: 1937.62 MB )
[11/21 15:13:46   1069s] (I)      totalPins=578  totalGlobalPin=570 (98.62%)
[11/21 15:13:46   1069s] (I)      total 2D Cap : 674057 = (367515 H, 306542 V)
[11/21 15:13:46   1069s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[11/21 15:13:46   1069s] (I)      
[11/21 15:13:46   1069s] (I)      ============  Phase 1a Route ============
[11/21 15:13:46   1069s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 26
[11/21 15:13:46   1069s] (I)      Usage: 1656 = (756 H, 900 V) = (0.21% H, 0.29% V) = (3.810e+03um H, 4.536e+03um V)
[11/21 15:13:46   1069s] (I)      
[11/21 15:13:46   1069s] (I)      ============  Phase 1b Route ============
[11/21 15:13:46   1069s] (I)      Usage: 1656 = (756 H, 900 V) = (0.21% H, 0.29% V) = (3.810e+03um H, 4.536e+03um V)
[11/21 15:13:46   1069s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.346240e+03um
[11/21 15:13:46   1069s] (I)      
[11/21 15:13:46   1069s] (I)      ============  Phase 1c Route ============
[11/21 15:13:46   1069s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:46   1069s] (I)      Usage: 1656 = (756 H, 900 V) = (0.21% H, 0.29% V) = (3.810e+03um H, 4.536e+03um V)
[11/21 15:13:46   1069s] (I)      
[11/21 15:13:46   1069s] (I)      ============  Phase 1d Route ============
[11/21 15:13:47   1069s] (I)      Usage: 1668 = (762 H, 906 V) = (0.21% H, 0.30% V) = (3.840e+03um H, 4.566e+03um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1e Route ============
[11/21 15:13:47   1069s] (I)      Usage: 1668 = (762 H, 906 V) = (0.21% H, 0.30% V) = (3.840e+03um H, 4.566e+03um V)
[11/21 15:13:47   1069s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.406720e+03um
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1f Route ============
[11/21 15:13:47   1069s] (I)      Usage: 1670 = (768 H, 902 V) = (0.21% H, 0.29% V) = (3.871e+03um H, 4.546e+03um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1g Route ============
[11/21 15:13:47   1069s] (I)      Usage: 1557 = (722 H, 835 V) = (0.20% H, 0.27% V) = (3.639e+03um H, 4.208e+03um V)
[11/21 15:13:47   1069s] (I)      #Nets         : 19
[11/21 15:13:47   1069s] (I)      #Relaxed nets : 7
[11/21 15:13:47   1069s] (I)      Wire length   : 227
[11/21 15:13:47   1069s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1h Route ============
[11/21 15:13:47   1069s] (I)      Usage: 1493 = (711 H, 782 V) = (0.19% H, 0.26% V) = (3.583e+03um H, 3.941e+03um V)
[11/21 15:13:47   1069s] (I)      total 2D Cap : 1070863 = (582540 H, 488323 V)
[11/21 15:13:47   1069s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1a Route ============
[11/21 15:13:47   1069s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 25
[11/21 15:13:47   1069s] (I)      Usage: 2922 = (1361 H, 1561 V) = (0.23% H, 0.32% V) = (6.859e+03um H, 7.867e+03um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1b Route ============
[11/21 15:13:47   1069s] (I)      Usage: 2922 = (1361 H, 1561 V) = (0.23% H, 0.32% V) = (6.859e+03um H, 7.867e+03um V)
[11/21 15:13:47   1069s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.472688e+04um
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1c Route ============
[11/21 15:13:47   1069s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:47   1069s] (I)      Usage: 2922 = (1361 H, 1561 V) = (0.23% H, 0.32% V) = (6.859e+03um H, 7.867e+03um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1d Route ============
[11/21 15:13:47   1069s] (I)      Usage: 2930 = (1364 H, 1566 V) = (0.23% H, 0.32% V) = (6.875e+03um H, 7.893e+03um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1e Route ============
[11/21 15:13:47   1069s] (I)      Usage: 2930 = (1364 H, 1566 V) = (0.23% H, 0.32% V) = (6.875e+03um H, 7.893e+03um V)
[11/21 15:13:47   1069s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.476720e+04um
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1f Route ============
[11/21 15:13:47   1069s] (I)      Usage: 2926 = (1366 H, 1560 V) = (0.23% H, 0.32% V) = (6.885e+03um H, 7.862e+03um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1g Route ============
[11/21 15:13:47   1069s] (I)      Usage: 2834 = (1329 H, 1505 V) = (0.23% H, 0.31% V) = (6.698e+03um H, 7.585e+03um V)
[11/21 15:13:47   1069s] (I)      #Nets         : 7
[11/21 15:13:47   1069s] (I)      #Relaxed nets : 5
[11/21 15:13:47   1069s] (I)      Wire length   : 236
[11/21 15:13:47   1069s] [NR-eGR] Create a new net group with 5 nets and layer range [2, 6]
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1h Route ============
[11/21 15:13:47   1069s] (I)      Usage: 2834 = (1330 H, 1504 V) = (0.23% H, 0.31% V) = (6.703e+03um H, 7.580e+03um V)
[11/21 15:13:47   1069s] (I)      total 2D Cap : 1398979 = (582540 H, 816439 V)
[11/21 15:13:47   1069s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [2, 6]
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1a Route ============
[11/21 15:13:47   1069s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 15:13:47   1069s] (I)      Usage: 5105 = (2400 H, 2705 V) = (0.41% H, 0.33% V) = (1.210e+04um H, 1.363e+04um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1b Route ============
[11/21 15:13:47   1069s] (I)      Usage: 5105 = (2400 H, 2705 V) = (0.41% H, 0.33% V) = (1.210e+04um H, 1.363e+04um V)
[11/21 15:13:47   1069s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.572920e+04um
[11/21 15:13:47   1069s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/21 15:13:47   1069s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1c Route ============
[11/21 15:13:47   1069s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:47   1069s] (I)      Usage: 5105 = (2400 H, 2705 V) = (0.41% H, 0.33% V) = (1.210e+04um H, 1.363e+04um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1d Route ============
[11/21 15:13:47   1069s] (I)      Usage: 5133 = (2430 H, 2703 V) = (0.42% H, 0.33% V) = (1.225e+04um H, 1.362e+04um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1e Route ============
[11/21 15:13:47   1069s] (I)      Usage: 5133 = (2430 H, 2703 V) = (0.42% H, 0.33% V) = (1.225e+04um H, 1.362e+04um V)
[11/21 15:13:47   1069s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.587032e+04um
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1f Route ============
[11/21 15:13:47   1069s] (I)      Usage: 5130 = (2431 H, 2699 V) = (0.42% H, 0.33% V) = (1.225e+04um H, 1.360e+04um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1g Route ============
[11/21 15:13:47   1069s] (I)      Usage: 5125 = (2428 H, 2697 V) = (0.42% H, 0.33% V) = (1.224e+04um H, 1.359e+04um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] (I)      ============  Phase 1h Route ============
[11/21 15:13:47   1069s] (I)      Usage: 5125 = (2427 H, 2698 V) = (0.42% H, 0.33% V) = (1.223e+04um H, 1.360e+04um V)
[11/21 15:13:47   1069s] (I)      
[11/21 15:13:47   1069s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:13:47   1069s] [NR-eGR]                        OverCon            
[11/21 15:13:47   1069s] [NR-eGR]                         #Gcell     %Gcell
[11/21 15:13:47   1069s] [NR-eGR]        Layer               (1)    OverCon
[11/21 15:13:47   1069s] [NR-eGR] ----------------------------------------------
[11/21 15:13:47   1069s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:47   1069s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:47   1069s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:47   1069s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[11/21 15:13:47   1069s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:47   1069s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:47   1069s] [NR-eGR] ----------------------------------------------
[11/21 15:13:47   1069s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/21 15:13:47   1069s] [NR-eGR] 
[11/21 15:13:47   1069s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1938.62 MB )
[11/21 15:13:47   1069s] (I)      total 2D Cap : 1413096 = (586615 H, 826481 V)
[11/21 15:13:47   1069s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/21 15:13:47   1069s] (I)      ============= Track Assignment ============
[11/21 15:13:47   1069s] (I)      Started Track Assignment (1T) ( Curr Mem: 1938.62 MB )
[11/21 15:13:47   1069s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:13:47   1069s] (I)      Run Multi-thread track assignment
[11/21 15:13:47   1069s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1938.62 MB )
[11/21 15:13:47   1069s] (I)      Started Export ( Curr Mem: 1938.62 MB )
[11/21 15:13:47   1069s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:13:47   1069s] [NR-eGR] -----------------------------------
[11/21 15:13:47   1069s] [NR-eGR]  Metal1  (1H)             0  22222 
[11/21 15:13:47   1069s] [NR-eGR]  Metal2  (2V)        103159  31601 
[11/21 15:13:47   1069s] [NR-eGR]  Metal3  (3H)        159768   4572 
[11/21 15:13:47   1069s] [NR-eGR]  Metal4  (4V)         61450    108 
[11/21 15:13:47   1069s] [NR-eGR]  Metal5  (5H)           570     61 
[11/21 15:13:47   1069s] [NR-eGR]  Metal6  (6V)           314      0 
[11/21 15:13:47   1069s] [NR-eGR] -----------------------------------
[11/21 15:13:47   1069s] [NR-eGR]          Total       325259  58564 
[11/21 15:13:47   1069s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:47   1069s] [NR-eGR] Total half perimeter of net bounding box: 258567um
[11/21 15:13:47   1069s] [NR-eGR] Total length: 325259um, number of vias: 58564
[11/21 15:13:47   1069s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:47   1069s] [NR-eGR] Total eGR-routed clock nets wire length: 8501um, number of vias: 1633
[11/21 15:13:47   1069s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:47   1069s] [NR-eGR] Report for selected net(s) only.
[11/21 15:13:47   1069s] [NR-eGR]                 Length (um)  Vias 
[11/21 15:13:47   1069s] [NR-eGR] ----------------------------------
[11/21 15:13:47   1069s] [NR-eGR]  Metal1  (1H)             0   575 
[11/21 15:13:47   1069s] [NR-eGR]  Metal2  (2V)          1295   632 
[11/21 15:13:47   1069s] [NR-eGR]  Metal3  (3H)          3318   371 
[11/21 15:13:47   1069s] [NR-eGR]  Metal4  (4V)          3006    51 
[11/21 15:13:47   1069s] [NR-eGR]  Metal5  (5H)           570     4 
[11/21 15:13:47   1069s] [NR-eGR]  Metal6  (6V)           314     0 
[11/21 15:13:47   1069s] [NR-eGR] ----------------------------------
[11/21 15:13:47   1069s] [NR-eGR]          Total         8501  1633 
[11/21 15:13:47   1069s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:47   1069s] [NR-eGR] Total half perimeter of net bounding box: 3844um
[11/21 15:13:47   1069s] [NR-eGR] Total length: 8501um, number of vias: 1633
[11/21 15:13:47   1069s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:47   1069s] [NR-eGR] Total routed clock nets wire length: 8501um, number of vias: 1633
[11/21 15:13:47   1069s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:47   1069s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1938.62 MB )
[11/21 15:13:47   1069s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1932.62 MB )
[11/21 15:13:47   1069s] (I)      ======================================= Runtime Summary =======================================
[11/21 15:13:47   1069s] (I)       Step                                              %      Start     Finish      Real       CPU 
[11/21 15:13:47   1069s] (I)      -----------------------------------------------------------------------------------------------
[11/21 15:13:47   1069s] (I)       Early Global Route kernel                   100.00%  36.81 sec  37.02 sec  0.21 sec  0.21 sec 
[11/21 15:13:47   1069s] (I)       +-Import and model                           28.30%  36.81 sec  36.87 sec  0.06 sec  0.06 sec 
[11/21 15:13:47   1069s] (I)       | +-Create place DB                           6.94%  36.81 sec  36.83 sec  0.01 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)       | | +-Import place data                       6.90%  36.81 sec  36.83 sec  0.01 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Read instances and placement          1.95%  36.81 sec  36.82 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Read nets                             4.87%  36.82 sec  36.83 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | +-Create route DB                          18.40%  36.83 sec  36.87 sec  0.04 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)       | | +-Import route data (1T)                 18.01%  36.83 sec  36.87 sec  0.04 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.92%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Read routing blockages              0.00%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Read instance blockages             0.57%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Read PG blockages                   0.06%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Read clock blockages                0.01%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Read other blockages                0.01%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Read halo blockages                 0.02%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Read boundary cut boxes             0.00%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Read blackboxes                       0.01%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Read prerouted                        0.64%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Read unlegalized nets                 0.16%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Read nets                             0.04%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Set up via pillars                    0.00%  36.83 sec  36.83 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Initialize 3D grid graph              0.98%  36.83 sec  36.84 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Model blockage capacity              14.10%  36.84 sec  36.87 sec  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Initialize 3D capacity             12.95%  36.84 sec  36.86 sec  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Move terms for access (1T)            0.12%  36.87 sec  36.87 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Read aux data                             0.00%  36.87 sec  36.87 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Others data preparation                   0.07%  36.87 sec  36.87 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Create route kernel                       2.48%  36.87 sec  36.87 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       +-Global Routing                             49.20%  36.87 sec  36.97 sec  0.10 sec  0.10 sec 
[11/21 15:13:47   1069s] (I)       | +-Initialization                            0.19%  36.87 sec  36.87 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Net group 1                              16.33%  36.87 sec  36.91 sec  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)       | | +-Generate topology                       1.29%  36.87 sec  36.88 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1a                                1.00%  36.88 sec  36.88 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Pattern routing (1T)                  0.34%  36.88 sec  36.88 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.46%  36.88 sec  36.88 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1b                                0.63%  36.88 sec  36.88 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Monotonic routing (1T)                0.41%  36.88 sec  36.88 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1c                                0.83%  36.88 sec  36.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Two level Routing                     0.79%  36.88 sec  36.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Two Level Routing (Regular)         0.22%  36.89 sec  36.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Two Level Routing (Strong)          0.22%  36.89 sec  36.89 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1d                                5.07%  36.89 sec  36.90 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Detoured routing (1T)                 5.02%  36.89 sec  36.90 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1e                                0.18%  36.90 sec  36.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Route legalization                    0.04%  36.90 sec  36.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Legalize Blockage Violations        0.01%  36.90 sec  36.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1f                                2.09%  36.90 sec  36.90 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Congestion clean                      2.05%  36.90 sec  36.90 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1g                                1.52%  36.90 sec  36.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Post Routing                          1.48%  36.90 sec  36.90 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1h                                0.48%  36.91 sec  36.91 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Post Routing                          0.43%  36.91 sec  36.91 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Layer assignment (1T)                   0.13%  36.91 sec  36.91 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Net group 2                              13.93%  36.91 sec  36.94 sec  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)       | | +-Generate topology                       1.24%  36.91 sec  36.91 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1a                                0.87%  36.92 sec  36.92 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Pattern routing (1T)                  0.32%  36.92 sec  36.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.38%  36.92 sec  36.92 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1b                                0.52%  36.92 sec  36.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Monotonic routing (1T)                0.32%  36.92 sec  36.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1c                                0.71%  36.92 sec  36.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Two level Routing                     0.67%  36.92 sec  36.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Two Level Routing (Regular)         0.16%  36.92 sec  36.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  36.92 sec  36.92 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1d                                4.82%  36.92 sec  36.93 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Detoured routing (1T)                 4.78%  36.92 sec  36.93 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1e                                0.18%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Route legalization                    0.05%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Legalize Blockage Violations        0.01%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1f                                0.23%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Congestion clean                      0.19%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1g                                1.03%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Post Routing                          0.98%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1h                                0.26%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Post Routing                          0.22%  36.93 sec  36.93 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Layer assignment (1T)                   0.11%  36.93 sec  36.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Net group 3                              16.35%  36.94 sec  36.97 sec  0.03 sec  0.04 sec 
[11/21 15:13:47   1069s] (I)       | | +-Generate topology                       0.00%  36.94 sec  36.94 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1a                                1.09%  36.95 sec  36.95 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Pattern routing (1T)                  0.31%  36.95 sec  36.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.36%  36.95 sec  36.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Add via demand to 2D                  0.30%  36.95 sec  36.95 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1b                                0.49%  36.95 sec  36.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Monotonic routing (1T)                0.30%  36.95 sec  36.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1c                                0.70%  36.95 sec  36.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Two level Routing                     0.66%  36.95 sec  36.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Two Level Routing (Regular)         0.15%  36.95 sec  36.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  36.95 sec  36.95 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1d                                4.79%  36.95 sec  36.96 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Detoured routing (1T)                 4.74%  36.95 sec  36.96 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1e                                0.17%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Route legalization                    0.04%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | | +-Legalize Blockage Violations        0.00%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1f                                0.35%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Congestion clean                      0.31%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1g                                0.48%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Post Routing                          0.43%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Phase 1h                                0.41%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | | +-Post Routing                          0.36%  36.96 sec  36.96 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Layer assignment (1T)                   0.33%  36.97 sec  36.97 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       +-Export 3D cong map                          5.26%  36.97 sec  36.98 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | +-Export 2D cong map                        0.71%  36.98 sec  36.98 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       +-Extract Global 3D Wires                     0.01%  36.98 sec  36.98 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       +-Track Assignment (1T)                       7.59%  36.98 sec  37.00 sec  0.02 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)       | +-Initialization                            0.01%  36.98 sec  36.98 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Track Assignment Kernel                   7.45%  36.98 sec  37.00 sec  0.02 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)       | +-Free Memory                               0.00%  37.00 sec  37.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       +-Export                                      7.93%  37.00 sec  37.02 sec  0.02 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | +-Export DB wires                           0.33%  37.00 sec  37.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Export all nets                         0.22%  37.00 sec  37.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | | +-Set wire vias                           0.03%  37.00 sec  37.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Report wirelength                         4.03%  37.00 sec  37.01 sec  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)       | +-Update net boxes                          3.42%  37.01 sec  37.02 sec  0.01 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       | +-Update timing                             0.00%  37.02 sec  37.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)       +-Postprocess design                          0.50%  37.02 sec  37.02 sec  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)      ======================= Summary by functions ========================
[11/21 15:13:47   1069s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:13:47   1069s] (I)      ---------------------------------------------------------------------
[11/21 15:13:47   1069s] (I)        0  Early Global Route kernel           100.00%  0.21 sec  0.21 sec 
[11/21 15:13:47   1069s] (I)        1  Global Routing                       49.20%  0.10 sec  0.10 sec 
[11/21 15:13:47   1069s] (I)        1  Import and model                     28.30%  0.06 sec  0.06 sec 
[11/21 15:13:47   1069s] (I)        1  Export                                7.93%  0.02 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        1  Track Assignment (1T)                 7.59%  0.02 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)        1  Export 3D cong map                    5.26%  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        1  Postprocess design                    0.50%  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        2  Create route DB                      18.40%  0.04 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)        2  Net group 3                          16.35%  0.03 sec  0.04 sec 
[11/21 15:13:47   1069s] (I)        2  Net group 1                          16.33%  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)        2  Net group 2                          13.93%  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)        2  Track Assignment Kernel               7.45%  0.02 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)        2  Create place DB                       6.94%  0.01 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)        2  Report wirelength                     4.03%  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        2  Update net boxes                      3.42%  0.01 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        2  Create route kernel                   2.48%  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        2  Export 2D cong map                    0.71%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        2  Export DB wires                       0.33%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        2  Initialization                        0.20%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        2  Others data preparation               0.07%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        3  Import route data (1T)               18.01%  0.04 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)        3  Phase 1d                             14.68%  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)        3  Import place data                     6.90%  0.01 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)        3  Phase 1g                              3.03%  0.01 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        3  Phase 1a                              2.96%  0.01 sec  0.02 sec 
[11/21 15:13:47   1069s] (I)        3  Phase 1f                              2.68%  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        3  Generate topology                     2.54%  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        3  Phase 1c                              2.25%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        3  Phase 1b                              1.64%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        3  Phase 1h                              1.16%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        3  Layer assignment (1T)                 0.57%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        3  Phase 1e                              0.53%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        3  Export all nets                       0.22%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Detoured routing (1T)                14.54%  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)        4  Model blockage capacity              14.10%  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)        4  Read nets                             4.90%  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        4  Post Routing                          3.91%  0.01 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Congestion clean                      2.55%  0.01 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        4  Two level Routing                     2.12%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Read instances and placement          1.95%  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        4  Pattern Routing Avoiding Blockages    1.20%  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        4  Monotonic routing (1T)                1.04%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Initialize 3D grid graph              0.98%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Pattern routing (1T)                  0.97%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Read blockages ( Layer 2-6 )          0.92%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Read prerouted                        0.64%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Add via demand to 2D                  0.30%  0.00 sec  0.01 sec 
[11/21 15:13:47   1069s] (I)        4  Read unlegalized nets                 0.16%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Route legalization                    0.13%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Initialize 3D capacity               12.95%  0.03 sec  0.03 sec 
[11/21 15:13:47   1069s] (I)        5  Read instance blockages               0.57%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Two Level Routing (Strong)            0.55%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Two Level Routing (Regular)           0.53%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:13:47   1069s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:13:47   1069s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:13:47   1069s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:13:47   1069s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:47   1069s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[11/21 15:13:47   1069s]     Routing using eGR in eGR->NR Step done.
[11/21 15:13:47   1069s]     Routing using NR in eGR->NR Step...
[11/21 15:13:47   1069s] 
[11/21 15:13:47   1069s] CCOPT: Preparing to route 19 clock nets with NanoRoute.
[11/21 15:13:47   1069s]   All net are default rule.
[11/21 15:13:47   1069s]   Preferred NanoRoute mode settings: Current
[11/21 15:13:47   1069s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/21 15:13:47   1069s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[11/21 15:13:47   1069s] To increase the message display limit, refer to the product command reference manual.
[11/21 15:13:47   1069s]       Clock detailed routing...
[11/21 15:13:47   1069s]         NanoRoute...
[11/21 15:13:47   1069s] % Begin globalDetailRoute (date=11/21 15:13:47, mem=1076.8M)
[11/21 15:13:47   1069s] 
[11/21 15:13:47   1069s] globalDetailRoute
[11/21 15:13:47   1069s] 
[11/21 15:13:47   1069s] #Start globalDetailRoute on Fri Nov 21 15:13:47 2025
[11/21 15:13:47   1069s] #
[11/21 15:13:47   1069s] ### Time Record (globalDetailRoute) is installed.
[11/21 15:13:47   1069s] ### Time Record (Pre Callback) is installed.
[11/21 15:13:47   1069s] ### Time Record (Pre Callback) is uninstalled.
[11/21 15:13:47   1069s] ### Time Record (DB Import) is installed.
[11/21 15:13:47   1069s] ### Time Record (Timing Data Generation) is installed.
[11/21 15:13:47   1069s] ### Time Record (Timing Data Generation) is uninstalled.
[11/21 15:13:48   1069s] #create default rule from bind_ndr_rule rule=0x7fb2f4d5c740 0x7fb2be5c3538
[11/21 15:13:48   1069s] ### Net info: total nets: 8571
[11/21 15:13:48   1069s] ### Net info: dirty nets: 0
[11/21 15:13:48   1069s] ### Net info: marked as disconnected nets: 0
[11/21 15:13:48   1069s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=19)
[11/21 15:13:48   1069s] #num needed restored net=0
[11/21 15:13:48   1069s] #need_extraction net=0 (total=8571)
[11/21 15:13:48   1069s] ### Net info: fully routed nets: 19
[11/21 15:13:48   1069s] ### Net info: trivial (< 2 pins) nets: 2557
[11/21 15:13:48   1069s] ### Net info: unrouted nets: 5995
[11/21 15:13:48   1069s] ### Net info: re-extraction nets: 0
[11/21 15:13:48   1069s] ### Net info: selected nets: 19
[11/21 15:13:48   1069s] ### Net info: ignored nets: 0
[11/21 15:13:48   1069s] ### Net info: skip routing nets: 0
[11/21 15:13:49   1069s] ### import design signature (2): route=256878182 fixed_route=979888727 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1244446687 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=455703465 pin_access=1 inst_pattern=1
[11/21 15:13:49   1069s] ### Time Record (DB Import) is uninstalled.
[11/21 15:13:49   1069s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/21 15:13:49   1069s] #
[11/21 15:13:49   1069s] #Wire/Via statistics before line assignment ...
[11/21 15:13:49   1069s] #Total number of nets with non-default rule or having extra spacing = 19
[11/21 15:13:49   1069s] #Total wire length = 8501 um.
[11/21 15:13:49   1069s] #Total half perimeter of net bounding box = 3902 um.
[11/21 15:13:49   1069s] #Total wire length on LAYER Metal1 = 0 um.
[11/21 15:13:49   1069s] #Total wire length on LAYER Metal2 = 1295 um.
[11/21 15:13:49   1069s] #Total wire length on LAYER Metal3 = 3318 um.
[11/21 15:13:49   1069s] #Total wire length on LAYER Metal4 = 3006 um.
[11/21 15:13:49   1069s] #Total wire length on LAYER Metal5 = 570 um.
[11/21 15:13:49   1069s] #Total wire length on LAYER Metal6 = 314 um.
[11/21 15:13:49   1069s] #Total number of vias = 1633
[11/21 15:13:49   1069s] #Up-Via Summary (total 1633):
[11/21 15:13:49   1069s] #           
[11/21 15:13:49   1069s] #-----------------------
[11/21 15:13:49   1069s] # Metal1            575
[11/21 15:13:49   1069s] # Metal2            632
[11/21 15:13:49   1069s] # Metal3            371
[11/21 15:13:49   1069s] # Metal4             51
[11/21 15:13:49   1069s] # Metal5              4
[11/21 15:13:49   1069s] #-----------------------
[11/21 15:13:49   1069s] #                  1633 
[11/21 15:13:49   1069s] #
[11/21 15:13:49   1069s] ### Time Record (Data Preparation) is installed.
[11/21 15:13:49   1069s] #Start routing data preparation on Fri Nov 21 15:13:49 2025
[11/21 15:13:49   1069s] #
[11/21 15:13:50   1069s] #Minimum voltage of a net in the design = 0.000.
[11/21 15:13:50   1069s] #Maximum voltage of a net in the design = 1.980.
[11/21 15:13:50   1069s] #Voltage range [0.000 - 1.980] has 8569 nets.
[11/21 15:13:50   1069s] #Voltage range [0.000 - 0.000] has 1 net.
[11/21 15:13:50   1069s] #Voltage range [1.620 - 1.980] has 1 net.
[11/21 15:13:50   1069s] #Build and mark too close pins for the same net.
[11/21 15:13:50   1069s] ### Time Record (Cell Pin Access) is installed.
[11/21 15:13:50   1069s] #Initial pin access analysis.
[11/21 15:13:51   1071s] #Detail pin access analysis.
[11/21 15:13:51   1071s] ### Time Record (Cell Pin Access) is uninstalled.
[11/21 15:13:51   1071s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/21 15:13:51   1071s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/21 15:13:51   1071s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/21 15:13:51   1071s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/21 15:13:51   1071s] # Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
[11/21 15:13:51   1071s] # Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
[11/21 15:13:51   1071s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.45 (MB), peak = 1187.39 (MB)
[11/21 15:13:51   1071s] #Regenerating Ggrids automatically.
[11/21 15:13:51   1071s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/21 15:13:51   1071s] #Using automatically generated G-grids.
[11/21 15:13:51   1071s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/21 15:13:51   1071s] #Done routing data preparation.
[11/21 15:13:51   1071s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1127.05 (MB), peak = 1187.39 (MB)
[11/21 15:13:51   1071s] ### Time Record (Data Preparation) is uninstalled.
[11/21 15:13:51   1071s] #
[11/21 15:13:51   1071s] #Connectivity extraction summary:
[11/21 15:13:51   1071s] #19 routed net(s) are imported.
[11/21 15:13:51   1071s] #2614 nets are fixed|skipped|trivial (not extracted).
[11/21 15:13:51   1071s] #Total number of nets = 2633.
[11/21 15:13:51   1071s] ### Total number of dirty nets = 21.
[11/21 15:13:51   1071s] #
[11/21 15:13:51   1071s] #Data initialization: cpu:00:00:02, real:00:00:02, mem:1.1 GB, peak:1.2 GB
[11/21 15:13:51   1071s] 
[11/21 15:13:51   1071s] Trim Metal Layers:
[11/21 15:13:51   1071s] LayerId::1 widthSet size::4
[11/21 15:13:51   1071s] LayerId::2 widthSet size::4
[11/21 15:13:51   1071s] LayerId::3 widthSet size::4
[11/21 15:13:51   1071s] LayerId::4 widthSet size::4
[11/21 15:13:51   1071s] LayerId::5 widthSet size::4
[11/21 15:13:51   1071s] LayerId::6 widthSet size::3
[11/21 15:13:51   1071s] Updating RC grid for preRoute extraction ...
[11/21 15:13:51   1071s] eee: pegSigSF::1.070000
[11/21 15:13:51   1071s] Initializing multi-corner capacitance tables ... 
[11/21 15:13:51   1071s] Initializing multi-corner resistance tables ...
[11/21 15:13:51   1071s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:13:51   1071s] eee: l::2 avDens::0.006429 usedTrk::11.567460 availTrk::1799.307818 sigTrk::11.567460
[11/21 15:13:51   1071s] eee: l::3 avDens::0.002027 usedTrk::2.380952 availTrk::1174.723606 sigTrk::2.380952
[11/21 15:13:51   1071s] eee: l::4 avDens::0.009405 usedTrk::2.333333 availTrk::248.084067 sigTrk::2.333333
[11/21 15:13:51   1071s] eee: l::5 avDens::0.036959 usedTrk::120.465278 availTrk::3259.390550 sigTrk::120.465278
[11/21 15:13:51   1071s] eee: l::6 avDens::0.044150 usedTrk::244.467461 availTrk::5537.255712 sigTrk::244.467461
[11/21 15:13:51   1071s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:13:51   1071s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.375993 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.833800 pMod=82 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/21 15:13:51   1071s] #Successfully loaded pre-route RC model
[11/21 15:13:51   1071s] #Enabled timing driven Line Assignment.
[11/21 15:13:51   1071s] ### Time Record (Line Assignment) is installed.
[11/21 15:13:51   1071s] #
[11/21 15:13:51   1071s] #Begin Line Assignment ...
[11/21 15:13:51   1071s] #
[11/21 15:13:51   1071s] #Begin build data ...
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #Distribution of nets:
[11/21 15:13:52   1071s] #     3355 ( 2         pin),   1092 ( 3         pin),    558 ( 4         pin),
[11/21 15:13:52   1071s] #      248 ( 5         pin),    130 ( 6         pin),     91 ( 7         pin),
[11/21 15:13:52   1071s] #       52 ( 8         pin),     41 ( 9         pin),    323 (10-19      pin),
[11/21 15:13:52   1071s] #       24 (20-29      pin),     24 (30-39      pin),      6 (40-49      pin),
[11/21 15:13:52   1071s] #        2 (50-59      pin),      6 (60-69      pin),      1 (70-79      pin),
[11/21 15:13:52   1071s] #        1 (90-99      pin),      3 (100-199    pin),      0 (>=2000     pin).
[11/21 15:13:52   1071s] #Total: 8571 nets, 5957 non-trivial nets, 19 fully global routed, 19 clocks,
[11/21 15:13:52   1071s] #       1 tie-net, 19 nets have extra space, 19 nets have layer range,
[11/21 15:13:52   1071s] #       19 nets have weight, 19 nets have avoid detour, 19 nets have priority.
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #Nets in 1 layer range:
[11/21 15:13:52   1071s] #   (Metal3, Metal4) :       19 ( 0.3%)
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #19 nets selected.
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/21 15:13:52   1071s] ### 
[11/21 15:13:52   1071s] ### Net length summary before Line Assignment:
[11/21 15:13:52   1071s] ### Layer    H-Len   V-Len         Total       #Up-Via
[11/21 15:13:52   1071s] ### --------------------------------------------------
[11/21 15:13:52   1071s] ### Metal1       0       0       0(  0%)     575( 35%)
[11/21 15:13:52   1071s] ### Metal2       0    1294    1294( 15%)     632( 39%)
[11/21 15:13:52   1071s] ### Metal3    3317       0    3317( 39%)     373( 23%)
[11/21 15:13:52   1071s] ### Metal4       0    3005    3005( 35%)      51(  3%)
[11/21 15:13:52   1071s] ### Metal5     569       0     569(  7%)       4(  0%)
[11/21 15:13:52   1071s] ### Metal6       0     313     313(  4%)       0(  0%)
[11/21 15:13:52   1071s] ### --------------------------------------------------
[11/21 15:13:52   1071s] ###           3887    4613    8501          1635      
[11/21 15:13:52   1071s] ### 
[11/21 15:13:52   1071s] ### Top 6 overlap violations ...
[11/21 15:13:52   1071s] ###   Net: DTMF_INST/RAM_128x16_TEST_INST/CTS_1
[11/21 15:13:52   1071s] ###     Metal3: (911.13050, 815.50000, 912.44950, 815.78000), length: 1.31900, total: 1.31900
[11/21 15:13:52   1071s] ###       fixed object
[11/21 15:13:52   1071s] ###   Net: DTMF_INST/RAM_128x16_TEST_INST/CTS_1
[11/21 15:13:52   1071s] ###     Metal4: (912.31000, 815.64050, 912.59000, 816.22950), length: 0.58900, total: 0.58900
[11/21 15:13:52   1071s] ###       fixed object
[11/21 15:13:52   1071s] ###   Net: DTMF_INST/CTS_5
[11/21 15:13:52   1071s] ###     Metal4: (919.57000, 500.36050, 919.85000, 500.91950), length: 0.55900, total: 0.55900
[11/21 15:13:52   1071s] ###       fixed object
[11/21 15:13:52   1071s] ###   Net: DTMF_INST/RAM_256x16_TEST_INST/CTS_1
[11/21 15:13:52   1071s] ###     Metal4: (912.31000, 1005.48050, 912.59000, 1006.03950), length: 0.55900, total: 0.55900
[11/21 15:13:52   1071s] ###       fixed object
[11/21 15:13:52   1071s] ###   Net: DTMF_INST/CTS_5
[11/21 15:13:52   1071s] ###     Metal3: (919.25550, 500.78000, 919.70950, 501.06000), length: 0.45400, total: 0.45400
[11/21 15:13:52   1071s] ###       fixed object
[11/21 15:13:52   1071s] ###   Net: DTMF_INST/RAM_256x16_TEST_INST/CTS_1
[11/21 15:13:52   1071s] ###     Metal3: (912.09050, 1005.90000, 912.44950, 1006.18000), length: 0.35900, total: 0.35900
[11/21 15:13:52   1071s] ###       fixed object
[11/21 15:13:52   1071s] ### 
[11/21 15:13:52   1071s] ### Net length and overlap summary after Line Assignment:
[11/21 15:13:52   1071s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/21 15:13:52   1071s] ### ---------------------------------------------------------------------------
[11/21 15:13:52   1071s] ### Metal1      10       0      10(  0%)     574( 38%)    0(  0%)     0(  0.0%)
[11/21 15:13:52   1071s] ### Metal2       0    1424    1424( 17%)     580( 39%)    0(  0%)     0(  0.0%)
[11/21 15:13:52   1071s] ### Metal3    3338       0    3338( 39%)     303( 20%)    3( 50%)     2( 55.5%)
[11/21 15:13:52   1071s] ### Metal4       0    2945    2945( 34%)      42(  3%)    3( 50%)     1( 44.5%)
[11/21 15:13:52   1071s] ### Metal5     553       0     553(  6%)       4(  0%)    0(  0%)     0(  0.0%)
[11/21 15:13:52   1071s] ### Metal6       0     312     312(  4%)       0(  0%)    0(  0%)     0(  0.0%)
[11/21 15:13:52   1071s] ### ---------------------------------------------------------------------------
[11/21 15:13:52   1071s] ###           3903    4681    8584          1503          6           3        
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #Line Assignment statistics:
[11/21 15:13:52   1071s] #Cpu time = 00:00:00
[11/21 15:13:52   1071s] #Elapsed time = 00:00:00
[11/21 15:13:52   1071s] #Increased memory = 4.97 (MB)
[11/21 15:13:52   1071s] #Total memory = 1147.02 (MB)
[11/21 15:13:52   1071s] #Peak memory = 1187.39 (MB)
[11/21 15:13:52   1071s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #Begin assignment summary ...
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #  Total number of segments             = 949
[11/21 15:13:52   1071s] #  Total number of overlap segments     =   6 (  0.6%)
[11/21 15:13:52   1071s] #  Total number of assigned segments    = 434 ( 45.7%)
[11/21 15:13:52   1071s] #  Total number of shifted segments     =   7 (  0.7%)
[11/21 15:13:52   1071s] #  Average movement of shifted segments =   5.14 tracks
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #  Total number of overlaps             =   6
[11/21 15:13:52   1071s] #  Total length of overlaps             =   3 um
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #End assignment summary.
[11/21 15:13:52   1071s] ### Time Record (Line Assignment) is uninstalled.
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #Wire/Via statistics after line assignment ...
[11/21 15:13:52   1071s] #Total number of nets with non-default rule or having extra spacing = 19
[11/21 15:13:52   1071s] #Total wire length = 8585 um.
[11/21 15:13:52   1071s] #Total half perimeter of net bounding box = 3902 um.
[11/21 15:13:52   1071s] #Total wire length on LAYER Metal1 = 11 um.
[11/21 15:13:52   1071s] #Total wire length on LAYER Metal2 = 1424 um.
[11/21 15:13:52   1071s] #Total wire length on LAYER Metal3 = 3339 um.
[11/21 15:13:52   1071s] #Total wire length on LAYER Metal4 = 2945 um.
[11/21 15:13:52   1071s] #Total wire length on LAYER Metal5 = 554 um.
[11/21 15:13:52   1071s] #Total wire length on LAYER Metal6 = 312 um.
[11/21 15:13:52   1071s] #Total number of vias = 1503
[11/21 15:13:52   1071s] #Up-Via Summary (total 1503):
[11/21 15:13:52   1071s] #           
[11/21 15:13:52   1071s] #-----------------------
[11/21 15:13:52   1071s] # Metal1            574
[11/21 15:13:52   1071s] # Metal2            580
[11/21 15:13:52   1071s] # Metal3            303
[11/21 15:13:52   1071s] # Metal4             42
[11/21 15:13:52   1071s] # Metal5              4
[11/21 15:13:52   1071s] #-----------------------
[11/21 15:13:52   1071s] #                  1503 
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #Routing data preparation, pin analysis, line assignment statistics:
[11/21 15:13:52   1071s] #Cpu time = 00:00:02
[11/21 15:13:52   1071s] #Elapsed time = 00:00:03
[11/21 15:13:52   1071s] #Increased memory = 38.08 (MB)
[11/21 15:13:52   1071s] #Total memory = 1141.96 (MB)
[11/21 15:13:52   1071s] #Peak memory = 1187.39 (MB)
[11/21 15:13:52   1071s] #RTESIG:78da9592314fc330108599f915a7b4439068f19debc6195890580155c05a99c68d221c1b
[11/21 15:13:52   1071s] #       c50ea8ff1e07588a22a7f576f6a7bbf7ee79367fbddf4046b844b1f0886c8bf0b0216225
[11/21 15:13:52   1071s] #       d282185bdd106ee3d3cb5d76399b3f3e3d1364a0bc6f6abb6d5da56f77c6edde21346d63
[11/21 15:13:52   1071s] #       ebdf1bcc20f7a18bf535f45e77e07508b1bafa6b5040e87a0df99b736694c01587bd323e
[11/21 15:13:52   1071s] #       c51097400cf2c6065deb6e9c29e5719fea6055dbeca0d27bd59bf00fe77c3da54cc8683f
[11/21 15:13:52   1071s] #       b80f675c7d00e3a2e5afa6d369c3c8184dfa412479343dad15871d9d830b76162e31fa8c
[11/21 15:13:52   1071s] #       7c74a66ddf8e4b1e32988a52ac4b10b4146c3890ef8d53619c2c0a0ed9cf9a92438b280d
[11/21 15:13:52   1071s] #       453a789422f6fae413b9c8214d1f94ad545725874a19fb596793d208914fed83b0584dff
[11/21 15:13:52   1071s] #       edb88b1320b93e052a53d0c5378d9a3d08
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #Skip comparing routing design signature in db-snapshot flow
[11/21 15:13:52   1071s] ### Time Record (Detail Routing) is installed.
[11/21 15:13:52   1071s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/21 15:13:52   1071s] #
[11/21 15:13:52   1071s] #Start Detail Routing..
[11/21 15:13:52   1071s] #start initial detail routing ...
[11/21 15:13:52   1071s] ### Design has 21 dirty nets
[11/21 15:13:54   1073s] ### Routing stats: routing = 9.36% drc-check-only = 1.27%
[11/21 15:13:54   1073s] #   number of violations = 0
[11/21 15:13:54   1073s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1148.74 (MB), peak = 1187.39 (MB)
[11/21 15:13:54   1073s] #Complete Detail Routing.
[11/21 15:13:54   1073s] #Total number of nets with non-default rule or having extra spacing = 19
[11/21 15:13:54   1073s] #Total wire length = 8856 um.
[11/21 15:13:54   1073s] #Total half perimeter of net bounding box = 3902 um.
[11/21 15:13:54   1073s] #Total wire length on LAYER Metal1 = 0 um.
[11/21 15:13:54   1073s] #Total wire length on LAYER Metal2 = 672 um.
[11/21 15:13:54   1073s] #Total wire length on LAYER Metal3 = 3866 um.
[11/21 15:13:54   1073s] #Total wire length on LAYER Metal4 = 3452 um.
[11/21 15:13:54   1073s] #Total wire length on LAYER Metal5 = 554 um.
[11/21 15:13:54   1073s] #Total wire length on LAYER Metal6 = 312 um.
[11/21 15:13:54   1073s] #Total number of vias = 1601
[11/21 15:13:54   1073s] #Up-Via Summary (total 1601):
[11/21 15:13:54   1073s] #           
[11/21 15:13:54   1073s] #-----------------------
[11/21 15:13:54   1073s] # Metal1            575
[11/21 15:13:54   1073s] # Metal2            539
[11/21 15:13:54   1073s] # Metal3            442
[11/21 15:13:54   1073s] # Metal4             41
[11/21 15:13:54   1073s] # Metal5              4
[11/21 15:13:54   1073s] #-----------------------
[11/21 15:13:54   1073s] #                  1601 
[11/21 15:13:54   1073s] #
[11/21 15:13:54   1073s] #Total number of DRC violations = 0
[11/21 15:13:54   1073s] ### Time Record (Detail Routing) is uninstalled.
[11/21 15:13:54   1073s] #Cpu time = 00:00:02
[11/21 15:13:54   1073s] #Elapsed time = 00:00:02
[11/21 15:13:54   1073s] #Increased memory = 6.80 (MB)
[11/21 15:13:54   1073s] #Total memory = 1148.77 (MB)
[11/21 15:13:54   1073s] #Peak memory = 1187.39 (MB)
[11/21 15:13:54   1073s] #Skip updating routing design signature in db-snapshot flow
[11/21 15:13:54   1073s] #detailRoute Statistics:
[11/21 15:13:54   1073s] #Cpu time = 00:00:02
[11/21 15:13:54   1073s] #Elapsed time = 00:00:02
[11/21 15:13:54   1073s] #Increased memory = 6.82 (MB)
[11/21 15:13:54   1073s] #Total memory = 1148.78 (MB)
[11/21 15:13:54   1073s] #Peak memory = 1187.39 (MB)
[11/21 15:13:54   1073s] ### Time Record (DB Export) is installed.
[11/21 15:13:54   1073s] ### export design design signature (7): route=652787572 fixed_route=979888727 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1944427412 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=455703465 pin_access=2116790285 inst_pattern=1
[11/21 15:13:54   1073s] #	no debugging net set
[11/21 15:13:54   1073s] ### Time Record (DB Export) is uninstalled.
[11/21 15:13:54   1073s] ### Time Record (Post Callback) is installed.
[11/21 15:13:54   1073s] ### Time Record (Post Callback) is uninstalled.
[11/21 15:13:54   1073s] #
[11/21 15:13:54   1073s] #globalDetailRoute statistics:
[11/21 15:13:54   1073s] #Cpu time = 00:00:04
[11/21 15:13:54   1073s] #Elapsed time = 00:00:07
[11/21 15:13:54   1073s] #Increased memory = 79.77 (MB)
[11/21 15:13:54   1073s] #Total memory = 1156.74 (MB)
[11/21 15:13:54   1073s] #Peak memory = 1187.39 (MB)
[11/21 15:13:54   1073s] #Number of warnings = 0
[11/21 15:13:54   1073s] #Total number of warnings = 0
[11/21 15:13:54   1073s] #Number of fails = 0
[11/21 15:13:54   1073s] #Total number of fails = 0
[11/21 15:13:54   1073s] #Complete globalDetailRoute on Fri Nov 21 15:13:54 2025
[11/21 15:13:54   1073s] #
[11/21 15:13:54   1073s] ### Time Record (globalDetailRoute) is uninstalled.
[11/21 15:13:54   1073s] ### 
[11/21 15:13:54   1073s] ###   Scalability Statistics
[11/21 15:13:54   1073s] ### 
[11/21 15:13:54   1073s] ### --------------------------------+----------------+----------------+----------------+
[11/21 15:13:54   1073s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/21 15:13:54   1073s] ### --------------------------------+----------------+----------------+----------------+
[11/21 15:13:54   1073s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/21 15:13:54   1073s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/21 15:13:54   1073s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/21 15:13:54   1073s] ###   DB Import                     |        00:00:00|        00:00:01|             0.3|
[11/21 15:13:54   1073s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/21 15:13:54   1073s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[11/21 15:13:54   1073s] ###   Data Preparation              |        00:00:00|        00:00:01|             1.0|
[11/21 15:13:54   1073s] ###   Detail Routing                |        00:00:02|        00:00:02|             0.8|
[11/21 15:13:54   1073s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[11/21 15:13:54   1073s] ###   Entire Command                |        00:00:04|        00:00:07|             0.6|
[11/21 15:13:54   1073s] ### --------------------------------+----------------+----------------+----------------+
[11/21 15:13:54   1073s] ### 
[11/21 15:13:54   1073s] % End globalDetailRoute (date=11/21 15:13:54, total cpu=0:00:04.2, real=0:00:07.0, peak res=1156.2M, current mem=1156.2M)
[11/21 15:13:54   1073s]         NanoRoute done. (took cpu=0:00:04.2 real=0:00:07.2)
[11/21 15:13:55   1073s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1073s] UM:*                                                                   NanoRoute
[11/21 15:13:55   1073s]       Clock detailed routing done.
[11/21 15:13:55   1073s] Skipping check of guided vs. routed net lengths.
[11/21 15:13:55   1073s] Set FIXED routing status on 19 net(s)
[11/21 15:13:55   1073s] Set FIXED placed status on 19 instance(s)
[11/21 15:13:55   1073s]       Route Remaining Unrouted Nets...
[11/21 15:13:55   1073s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/21 15:13:55   1073s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2005.0M, EPOCH TIME: 1763718235.047742
[11/21 15:13:55   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:55   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:55   1073s] All LLGs are deleted
[11/21 15:13:55   1073s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:55   1073s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:55   1073s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2005.0M, EPOCH TIME: 1763718235.047815
[11/21 15:13:55   1073s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2005.0M, EPOCH TIME: 1763718235.047860
[11/21 15:13:55   1073s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2005.0M, EPOCH TIME: 1763718235.047938
[11/21 15:13:55   1073s] ### Creating LA Mngr. totSessionCpu=0:17:54 mem=2005.0M
[11/21 15:13:55   1073s] ### Creating LA Mngr, finished. totSessionCpu=0:17:54 mem=2005.0M
[11/21 15:13:55   1073s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2004.98 MB )
[11/21 15:13:55   1073s] (I)      ==================== Layers =====================
[11/21 15:13:55   1073s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:55   1073s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:13:55   1073s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:55   1073s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:13:55   1073s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:13:55   1073s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:13:55   1073s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:13:55   1073s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:13:55   1073s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:13:55   1073s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:13:55   1073s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:13:55   1073s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:13:55   1073s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:13:55   1073s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:13:55   1073s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:55   1073s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:13:55   1073s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:13:55   1073s] (I)      Started Import and model ( Curr Mem: 2004.98 MB )
[11/21 15:13:55   1073s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:13:55   1073s] (I)      == Non-default Options ==
[11/21 15:13:55   1073s] (I)      Maximum routing layer                              : 4
[11/21 15:13:55   1073s] (I)      Number of threads                                  : 1
[11/21 15:13:55   1073s] (I)      Method to set GCell size                           : row
[11/21 15:13:55   1073s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:13:55   1073s] (I)      Use row-based GCell size
[11/21 15:13:55   1073s] (I)      Use row-based GCell align
[11/21 15:13:55   1073s] (I)      layer 0 area = 0
[11/21 15:13:55   1073s] (I)      layer 1 area = 0
[11/21 15:13:55   1073s] (I)      layer 2 area = 0
[11/21 15:13:55   1073s] (I)      layer 3 area = 0
[11/21 15:13:55   1073s] (I)      GCell unit size   : 10080
[11/21 15:13:55   1073s] (I)      GCell multiplier  : 1
[11/21 15:13:55   1073s] (I)      GCell row height  : 10080
[11/21 15:13:55   1073s] (I)      Actual row height : 10080
[11/21 15:13:55   1073s] (I)      GCell align ref   : 670560 670880
[11/21 15:13:55   1073s] [NR-eGR] Track table information for default rule: 
[11/21 15:13:55   1073s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:13:55   1073s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:13:55   1073s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:13:55   1073s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:13:55   1073s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:13:55   1073s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:13:55   1073s] (I)      ================ Default via ================
[11/21 15:13:55   1073s] (I)      +---+------------------+--------------------+
[11/21 15:13:55   1073s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:13:55   1073s] (I)      +---+------------------+--------------------+
[11/21 15:13:55   1073s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:13:55   1073s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:13:55   1073s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:13:55   1073s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:13:55   1073s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:13:55   1073s] (I)      +---+------------------+--------------------+
[11/21 15:13:55   1073s] [NR-eGR] Read 3049 PG shapes
[11/21 15:13:55   1073s] [NR-eGR] Read 0 clock shapes
[11/21 15:13:55   1073s] [NR-eGR] Read 0 other shapes
[11/21 15:13:55   1073s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:13:55   1073s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:13:55   1073s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:13:55   1073s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:13:55   1073s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:13:55   1073s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:13:55   1073s] [NR-eGR] #Other Blockages    : 0
[11/21 15:13:55   1073s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:13:55   1073s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1561
[11/21 15:13:55   1073s] [NR-eGR] Read 6013 nets ( ignored 19 )
[11/21 15:13:55   1073s] (I)      early_global_route_priority property id does not exist.
[11/21 15:13:55   1073s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1561  Num CS=0
[11/21 15:13:55   1073s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 630
[11/21 15:13:55   1073s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 780
[11/21 15:13:55   1073s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 151
[11/21 15:13:55   1073s] (I)      Number of ignored nets                =     19
[11/21 15:13:55   1073s] (I)      Number of connected nets              =      0
[11/21 15:13:55   1073s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/21 15:13:55   1073s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:13:55   1073s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:13:55   1073s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:13:55   1073s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:13:55   1073s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:13:55   1073s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:13:55   1073s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:13:55   1073s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:13:55   1073s] (I)      Ndr track 0 does not exist
[11/21 15:13:55   1073s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:13:55   1073s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:13:55   1073s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:13:55   1073s] (I)      Site width          :  1320  (dbu)
[11/21 15:13:55   1073s] (I)      Row height          : 10080  (dbu)
[11/21 15:13:55   1073s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:13:55   1073s] (I)      GCell width         : 10080  (dbu)
[11/21 15:13:55   1073s] (I)      GCell height        : 10080  (dbu)
[11/21 15:13:55   1073s] (I)      Grid                :   300   300     4
[11/21 15:13:55   1073s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:13:55   1073s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:13:55   1073s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:13:55   1073s] (I)      Default wire width  :   460   560   560   560
[11/21 15:13:55   1073s] (I)      Default wire space  :   460   560   560   560
[11/21 15:13:55   1073s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:13:55   1073s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:13:55   1073s] (I)      First track coord   :   560   660   560   660
[11/21 15:13:55   1073s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:13:55   1073s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:13:55   1073s] (I)      Num of masks        :     1     1     1     1
[11/21 15:13:55   1073s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:13:55   1073s] (I)      --------------------------------------------------------
[11/21 15:13:55   1073s] 
[11/21 15:13:55   1073s] [NR-eGR] ============ Routing rule table ============
[11/21 15:13:55   1073s] [NR-eGR] Rule id: 1  Nets: 5937
[11/21 15:13:55   1073s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:13:55   1073s] (I)                    Layer     2     3     4 
[11/21 15:13:55   1073s] (I)                    Pitch  1320  1120  1320 
[11/21 15:13:55   1073s] (I)             #Used tracks     1     1     1 
[11/21 15:13:55   1073s] (I)       #Fully used tracks     1     1     1 
[11/21 15:13:55   1073s] [NR-eGR] ========================================
[11/21 15:13:55   1073s] [NR-eGR] 
[11/21 15:13:55   1073s] (I)      =============== Blocked Tracks ===============
[11/21 15:13:55   1073s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:55   1073s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:13:55   1073s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:55   1073s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:13:55   1073s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:13:55   1073s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:13:55   1073s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:13:55   1073s] (I)      +-------+---------+----------+---------------+
[11/21 15:13:55   1073s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2015.06 MB )
[11/21 15:13:55   1073s] (I)      Reset routing kernel
[11/21 15:13:55   1073s] (I)      Started Global Routing ( Curr Mem: 2015.06 MB )
[11/21 15:13:55   1073s] (I)      totalPins=21811  totalGlobalPin=20677 (94.80%)
[11/21 15:13:55   1073s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:13:55   1073s] [NR-eGR] Layer group 1: route 5937 net(s) in layer range [2, 4]
[11/21 15:13:55   1073s] (I)      
[11/21 15:13:55   1073s] (I)      ============  Phase 1a Route ============
[11/21 15:13:55   1073s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[11/21 15:13:55   1073s] (I)      Usage: 58345 = (28497 H, 29848 V) = (8.04% H, 4.84% V) = (1.436e+05um H, 1.504e+05um V)
[11/21 15:13:55   1073s] (I)      
[11/21 15:13:55   1073s] (I)      ============  Phase 1b Route ============
[11/21 15:13:55   1073s] (I)      Usage: 58367 = (28498 H, 29869 V) = (8.04% H, 4.84% V) = (1.436e+05um H, 1.505e+05um V)
[11/21 15:13:55   1073s] (I)      Overflow of layer group 1: 0.22% H + 0.48% V. EstWL: 2.941697e+05um
[11/21 15:13:55   1073s] (I)      Congestion metric : 0.22%H 0.48%V, 0.70%HV
[11/21 15:13:55   1073s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:13:55   1073s] (I)      
[11/21 15:13:55   1073s] (I)      ============  Phase 1c Route ============
[11/21 15:13:55   1073s] (I)      Level2 Grid: 60 x 60
[11/21 15:13:55   1073s] (I)      Usage: 60129 = (30204 H, 29925 V) = (8.52% H, 4.85% V) = (1.522e+05um H, 1.508e+05um V)
[11/21 15:13:55   1073s] (I)      
[11/21 15:13:55   1073s] (I)      ============  Phase 1d Route ============
[11/21 15:13:55   1073s] (I)      Usage: 60121 = (30194 H, 29927 V) = (8.52% H, 4.85% V) = (1.522e+05um H, 1.508e+05um V)
[11/21 15:13:55   1073s] (I)      
[11/21 15:13:55   1073s] (I)      ============  Phase 1e Route ============
[11/21 15:13:55   1073s] (I)      Usage: 60121 = (30194 H, 29927 V) = (8.52% H, 4.85% V) = (1.522e+05um H, 1.508e+05um V)
[11/21 15:13:55   1073s] [NR-eGR] Early Global Route overflow of layer group 1: 0.21% H + 0.14% V. EstWL: 3.030098e+05um
[11/21 15:13:55   1073s] (I)      
[11/21 15:13:55   1073s] (I)      ============  Phase 1l Route ============
[11/21 15:13:55   1073s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:13:55   1073s] (I)      Layer  2:     316851     28186       149      335633      349348    (49.00%) 
[11/21 15:13:55   1073s] (I)      Layer  3:     355620     33838       185      414684      392616    (51.37%) 
[11/21 15:13:55   1073s] (I)      Layer  4:     300731     13629        27      346324      338657    (50.56%) 
[11/21 15:13:55   1073s] (I)      Total:        973202     75653       361     1096641     1080621    (50.37%) 
[11/21 15:13:55   1073s] (I)      
[11/21 15:13:55   1073s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:13:55   1073s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/21 15:13:55   1073s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:13:55   1073s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[11/21 15:13:55   1073s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1073s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:13:55   1073s] [NR-eGR]  Metal2 ( 2)       128( 0.28%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[11/21 15:13:55   1073s] [NR-eGR]  Metal3 ( 3)        65( 0.15%)         1( 0.00%)         5( 0.01%)         2( 0.00%)   ( 0.17%) 
[11/21 15:13:55   1073s] [NR-eGR]  Metal4 ( 4)        23( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 15:13:55   1073s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1073s] [NR-eGR]        Total       216( 0.16%)         1( 0.00%)         5( 0.00%)         2( 0.00%)   ( 0.17%) 
[11/21 15:13:55   1073s] [NR-eGR] 
[11/21 15:13:55   1073s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.10 sec, Curr Mem: 2016.56 MB )
[11/21 15:13:55   1073s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 15:13:55   1073s] [NR-eGR] Overflow after Early Global Route 0.17% H + 0.13% V
[11/21 15:13:55   1073s] (I)      ============= Track Assignment ============
[11/21 15:13:55   1073s] (I)      Started Track Assignment (1T) ( Curr Mem: 2016.56 MB )
[11/21 15:13:55   1073s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:13:55   1073s] (I)      Run Multi-thread track assignment
[11/21 15:13:55   1074s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2016.56 MB )
[11/21 15:13:55   1074s] (I)      Started Export ( Curr Mem: 2016.56 MB )
[11/21 15:13:55   1074s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:13:55   1074s] [NR-eGR] -----------------------------------
[11/21 15:13:55   1074s] [NR-eGR]  Metal1  (1H)             0  22222 
[11/21 15:13:55   1074s] [NR-eGR]  Metal2  (2V)        101563  31638 
[11/21 15:13:55   1074s] [NR-eGR]  Metal3  (3H)        160362   4585 
[11/21 15:13:55   1074s] [NR-eGR]  Metal4  (4V)         62718     98 
[11/21 15:13:55   1074s] [NR-eGR]  Metal5  (5H)           554     61 
[11/21 15:13:55   1074s] [NR-eGR]  Metal6  (6V)           312      0 
[11/21 15:13:55   1074s] [NR-eGR] -----------------------------------
[11/21 15:13:55   1074s] [NR-eGR]          Total       325509  58604 
[11/21 15:13:55   1074s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:55   1074s] [NR-eGR] Total half perimeter of net bounding box: 258567um
[11/21 15:13:55   1074s] [NR-eGR] Total length: 325509um, number of vias: 58604
[11/21 15:13:55   1074s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:55   1074s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/21 15:13:55   1074s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:13:55   1074s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2016.56 MB )
[11/21 15:13:55   1074s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.24 sec, Curr Mem: 2013.56 MB )
[11/21 15:13:55   1074s] (I)      ======================================= Runtime Summary =======================================
[11/21 15:13:55   1074s] (I)       Step                                              %      Start     Finish      Real       CPU 
[11/21 15:13:55   1074s] (I)      -----------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s] (I)       Early Global Route kernel                   100.00%  44.97 sec  45.21 sec  0.24 sec  0.22 sec 
[11/21 15:13:55   1074s] (I)       +-Import and model                           15.59%  44.97 sec  45.01 sec  0.04 sec  0.04 sec 
[11/21 15:13:55   1074s] (I)       | +-Create place DB                           5.84%  44.97 sec  44.99 sec  0.01 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)       | | +-Import place data                       5.80%  44.97 sec  44.99 sec  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Read instances and placement          1.71%  44.97 sec  44.98 sec  0.00 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Read nets                             4.02%  44.98 sec  44.99 sec  0.01 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | +-Create route DB                           7.56%  44.99 sec  45.00 sec  0.02 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | +-Import route data (1T)                  7.46%  44.99 sec  45.00 sec  0.02 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.76%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Read routing blockages              0.00%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Read instance blockages             0.46%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Read PG blockages                   0.03%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Read clock blockages                0.01%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Read other blockages                0.01%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Read halo blockages                 0.01%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Read boundary cut boxes             0.00%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Read blackboxes                       0.00%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Read prerouted                        0.19%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Read unlegalized nets                 0.13%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Read nets                             0.53%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Set up via pillars                    0.01%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Initialize 3D grid graph              0.24%  44.99 sec  44.99 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Model blockage capacity               4.44%  44.99 sec  45.00 sec  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Initialize 3D capacity              4.06%  44.99 sec  45.00 sec  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | +-Read aux data                             0.00%  45.00 sec  45.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | +-Others data preparation                   0.20%  45.00 sec  45.00 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | +-Create route kernel                       1.65%  45.00 sec  45.01 sec  0.00 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       +-Global Routing                             41.57%  45.01 sec  45.11 sec  0.10 sec  0.08 sec 
[11/21 15:13:55   1074s] (I)       | +-Initialization                            0.62%  45.01 sec  45.01 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | +-Net group 1                              38.74%  45.01 sec  45.10 sec  0.09 sec  0.08 sec 
[11/21 15:13:55   1074s] (I)       | | +-Generate topology                       2.09%  45.01 sec  45.02 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | +-Phase 1a                               13.02%  45.02 sec  45.05 sec  0.03 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Pattern routing (1T)                 11.08%  45.02 sec  45.05 sec  0.03 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.04%  45.05 sec  45.05 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Add via demand to 2D                  0.74%  45.05 sec  45.05 sec  0.00 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | +-Phase 1b                                2.69%  45.05 sec  45.06 sec  0.01 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Monotonic routing (1T)                2.54%  45.05 sec  45.06 sec  0.01 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | +-Phase 1c                                6.28%  45.06 sec  45.07 sec  0.01 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Two level Routing                     6.24%  45.06 sec  45.07 sec  0.01 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Two Level Routing (Regular)         3.54%  45.06 sec  45.07 sec  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Two Level Routing (Strong)          2.39%  45.07 sec  45.07 sec  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | +-Phase 1d                                1.52%  45.07 sec  45.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Detoured routing (1T)                 1.46%  45.07 sec  45.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | +-Phase 1e                                0.49%  45.08 sec  45.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Route legalization                    0.35%  45.08 sec  45.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | | | +-Legalize Blockage Violations        0.32%  45.08 sec  45.08 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | | +-Phase 1l                                9.48%  45.08 sec  45.10 sec  0.02 sec  0.03 sec 
[11/21 15:13:55   1074s] (I)       | | | +-Layer assignment (1T)                 7.97%  45.08 sec  45.10 sec  0.02 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)       | +-Clean cong LA                             0.00%  45.10 sec  45.10 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       +-Export 3D cong map                          3.14%  45.11 sec  45.11 sec  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | +-Export 2D cong map                        0.60%  45.11 sec  45.11 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       +-Extract Global 3D Wires                     0.42%  45.12 sec  45.12 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       +-Track Assignment (1T)                      24.02%  45.12 sec  45.17 sec  0.06 sec  0.06 sec 
[11/21 15:13:55   1074s] (I)       | +-Initialization                            0.09%  45.12 sec  45.12 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | +-Track Assignment Kernel                  23.57%  45.12 sec  45.17 sec  0.06 sec  0.06 sec 
[11/21 15:13:55   1074s] (I)       | +-Free Memory                               0.00%  45.17 sec  45.17 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       +-Export                                     13.55%  45.17 sec  45.21 sec  0.03 sec  0.03 sec 
[11/21 15:13:55   1074s] (I)       | +-Export DB wires                           7.90%  45.17 sec  45.19 sec  0.02 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)       | | +-Export all nets                         6.11%  45.17 sec  45.19 sec  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | | +-Set wire vias                           1.33%  45.19 sec  45.19 sec  0.00 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | +-Report wirelength                         2.70%  45.19 sec  45.20 sec  0.01 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       | +-Update net boxes                          2.81%  45.20 sec  45.21 sec  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)       | +-Update timing                             0.00%  45.21 sec  45.21 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)       +-Postprocess design                          0.46%  45.21 sec  45.21 sec  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)      ======================= Summary by functions ========================
[11/21 15:13:55   1074s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:13:55   1074s] (I)      ---------------------------------------------------------------------
[11/21 15:13:55   1074s] (I)        0  Early Global Route kernel           100.00%  0.24 sec  0.22 sec 
[11/21 15:13:55   1074s] (I)        1  Global Routing                       41.57%  0.10 sec  0.08 sec 
[11/21 15:13:55   1074s] (I)        1  Track Assignment (1T)                24.02%  0.06 sec  0.06 sec 
[11/21 15:13:55   1074s] (I)        1  Import and model                     15.59%  0.04 sec  0.04 sec 
[11/21 15:13:55   1074s] (I)        1  Export                               13.55%  0.03 sec  0.03 sec 
[11/21 15:13:55   1074s] (I)        1  Export 3D cong map                    3.14%  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        1  Postprocess design                    0.46%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        1  Extract Global 3D Wires               0.42%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        2  Net group 1                          38.74%  0.09 sec  0.08 sec 
[11/21 15:13:55   1074s] (I)        2  Track Assignment Kernel              23.57%  0.06 sec  0.06 sec 
[11/21 15:13:55   1074s] (I)        2  Export DB wires                       7.90%  0.02 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)        2  Create route DB                       7.56%  0.02 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        2  Create place DB                       5.84%  0.01 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)        2  Update net boxes                      2.81%  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        2  Report wirelength                     2.70%  0.01 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        2  Create route kernel                   1.65%  0.00 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        2  Initialization                        0.71%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        2  Export 2D cong map                    0.60%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        2  Others data preparation               0.20%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        3  Phase 1a                             13.02%  0.03 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)        3  Phase 1l                              9.48%  0.02 sec  0.03 sec 
[11/21 15:13:55   1074s] (I)        3  Import route data (1T)                7.46%  0.02 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        3  Phase 1c                              6.28%  0.01 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)        3  Export all nets                       6.11%  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        3  Import place data                     5.80%  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        3  Phase 1b                              2.69%  0.01 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        3  Generate topology                     2.09%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        3  Phase 1d                              1.52%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        3  Set wire vias                         1.33%  0.00 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        3  Phase 1e                              0.49%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Pattern routing (1T)                 11.08%  0.03 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        4  Layer assignment (1T)                 7.97%  0.02 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)        4  Two level Routing                     6.24%  0.01 sec  0.02 sec 
[11/21 15:13:55   1074s] (I)        4  Read nets                             4.55%  0.01 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Model blockage capacity               4.44%  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        4  Monotonic routing (1T)                2.54%  0.01 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Read instances and placement          1.71%  0.00 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        4  Detoured routing (1T)                 1.46%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Pattern Routing Avoiding Blockages    1.04%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Read blockages ( Layer 2-4 )          0.76%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Add via demand to 2D                  0.74%  0.00 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        4  Route legalization                    0.35%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Initialize 3D grid graph              0.24%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Read prerouted                        0.19%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Read unlegalized nets                 0.13%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        5  Initialize 3D capacity                4.06%  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        5  Two Level Routing (Regular)           3.54%  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        5  Two Level Routing (Strong)            2.39%  0.01 sec  0.01 sec 
[11/21 15:13:55   1074s] (I)        5  Read instance blockages               0.46%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        5  Legalize Blockage Violations          0.32%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:13:55   1074s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.3)
[11/21 15:13:55   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1074s] UM:*                                                                   Route Remaining Unrouted Nets
[11/21 15:13:55   1074s]     Routing using NR in eGR->NR Step done.
[11/21 15:13:55   1074s] Net route status summary:
[11/21 15:13:55   1074s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:55   1074s]   Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:55   1074s] 
[11/21 15:13:55   1074s] CCOPT: Done with clock implementation routing.
[11/21 15:13:55   1074s] 
[11/21 15:13:55   1074s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.9 real=0:00:08.5)
[11/21 15:13:55   1074s]   Clock implementation routing done.
[11/21 15:13:55   1074s]   Leaving CCOpt scope - extractRC...
[11/21 15:13:55   1074s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/21 15:13:55   1074s] Extraction called for design 'DTMF_CHIP' of instances=5720 and nets=8571 using extraction engine 'preRoute' .
[11/21 15:13:55   1074s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:13:55   1074s] RC Extraction called in multi-corner(1) mode.
[11/21 15:13:55   1074s] RCMode: PreRoute
[11/21 15:13:55   1074s]       RC Corner Indexes            0   
[11/21 15:13:55   1074s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:13:55   1074s] Resistance Scaling Factor    : 1.00000 
[11/21 15:13:55   1074s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:13:55   1074s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:13:55   1074s] Shrink Factor                : 1.00000
[11/21 15:13:55   1074s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:13:55   1074s] Using capacitance table file ...
[11/21 15:13:55   1074s] 
[11/21 15:13:55   1074s] Trim Metal Layers:
[11/21 15:13:55   1074s] LayerId::1 widthSet size::4
[11/21 15:13:55   1074s] LayerId::2 widthSet size::4
[11/21 15:13:55   1074s] LayerId::3 widthSet size::4
[11/21 15:13:55   1074s] LayerId::4 widthSet size::4
[11/21 15:13:55   1074s] LayerId::5 widthSet size::4
[11/21 15:13:55   1074s] LayerId::6 widthSet size::3
[11/21 15:13:55   1074s] Updating RC grid for preRoute extraction ...
[11/21 15:13:55   1074s] eee: pegSigSF::1.070000
[11/21 15:13:55   1074s] Initializing multi-corner capacitance tables ... 
[11/21 15:13:55   1074s] Initializing multi-corner resistance tables ...
[11/21 15:13:55   1074s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:13:55   1074s] eee: l::2 avDens::0.161914 usedTrk::2026.710420 availTrk::12517.171382 sigTrk::2026.710420
[11/21 15:13:55   1074s] eee: l::3 avDens::0.155778 usedTrk::3184.162296 availTrk::20440.362993 sigTrk::3184.162296
[11/21 15:13:55   1074s] eee: l::4 avDens::0.071997 usedTrk::1246.733036 availTrk::17316.540723 sigTrk::1246.733036
[11/21 15:13:55   1074s] eee: l::5 avDens::0.031949 usedTrk::131.451290 availTrk::4114.390550 sigTrk::131.451290
[11/21 15:13:55   1074s] eee: l::6 avDens::0.043185 usedTrk::250.667461 availTrk::5804.528439 sigTrk::250.667461
[11/21 15:13:55   1074s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:13:55   1074s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260708 uaWl=1.000000 uaWlH=0.187163 aWlH=0.000000 lMod=0 pMax=0.854400 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:13:55   1074s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2009.562M)
[11/21 15:13:55   1074s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/21 15:13:55   1074s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:13:55   1074s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:13:55   1074s] End AAE Lib Interpolated Model. (MEM=2009.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:13:55   1074s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]   Clock DAG stats after routing clock trees:
[11/21 15:13:55   1074s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:55   1074s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:55   1074s]     misc counts      : r=6, pp=0
[11/21 15:13:55   1074s]     cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:55   1074s]     cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:55   1074s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:55   1074s]     wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
[11/21 15:13:55   1074s]     wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
[11/21 15:13:55   1074s]     hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:55   1074s]   Clock DAG net violations after routing clock trees: none
[11/21 15:13:55   1074s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/21 15:13:55   1074s]     Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:55   1074s]     Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:55   1074s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/21 15:13:55   1074s]      Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:55   1074s]   Clock DAG hash after routing clock trees: 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]   CTS services accumulated run-time stats after routing clock trees:
[11/21 15:13:55   1074s]     delay calculator: calls=8407, total_wall_time=0.494s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]     legalizer: calls=1423, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]     steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]   Primary reporting skew groups after routing clock trees:
[11/21 15:13:55   1074s]     skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:13:55   1074s]         min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:55   1074s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:55   1074s]   Skew group summary after routing clock trees:
[11/21 15:13:55   1074s]     skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:13:55   1074s]     skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
[11/21 15:13:55   1074s]   CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:08.6)
[11/21 15:13:55   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1074s] UM:*                                                                   CCOpt::Phase::Routing
[11/21 15:13:55   1074s]   CCOpt::Phase::PostConditioning...
[11/21 15:13:55   1074s]   Leaving CCOpt scope - Initializing placement interface...
[11/21 15:13:55   1074s] OPERPROF: Starting DPlace-Init at level 1, MEM:2057.3M, EPOCH TIME: 1763718235.479059
[11/21 15:13:55   1074s] Processing tracks to init pin-track alignment.
[11/21 15:13:55   1074s] z: 2, totalTracks: 1
[11/21 15:13:55   1074s] z: 4, totalTracks: 1
[11/21 15:13:55   1074s] z: 6, totalTracks: 1
[11/21 15:13:55   1074s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:13:55   1074s] All LLGs are deleted
[11/21 15:13:55   1074s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:55   1074s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:55   1074s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2057.3M, EPOCH TIME: 1763718235.482768
[11/21 15:13:55   1074s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2057.3M, EPOCH TIME: 1763718235.482990
[11/21 15:13:55   1074s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2057.3M, EPOCH TIME: 1763718235.484299
[11/21 15:13:55   1074s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:55   1074s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:13:55   1074s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2057.3M, EPOCH TIME: 1763718235.484643
[11/21 15:13:55   1074s] Max number of tech site patterns supported in site array is 256.
[11/21 15:13:55   1074s] Core basic site is tsm3site
[11/21 15:13:55   1074s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2057.3M, EPOCH TIME: 1763718235.491704
[11/21 15:13:55   1074s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 15:13:55   1074s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 15:13:55   1074s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2057.3M, EPOCH TIME: 1763718235.492209
[11/21 15:13:55   1074s] Fast DP-INIT is on for default
[11/21 15:13:55   1074s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 15:13:55   1074s] Atter site array init, number of instance map data is 0.
[11/21 15:13:55   1074s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2057.3M, EPOCH TIME: 1763718235.494977
[11/21 15:13:55   1074s] 
[11/21 15:13:55   1074s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:13:55   1074s] OPERPROF:     Starting CMU at level 3, MEM:2057.3M, EPOCH TIME: 1763718235.497054
[11/21 15:13:55   1074s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2057.3M, EPOCH TIME: 1763718235.497976
[11/21 15:13:55   1074s] 
[11/21 15:13:55   1074s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:13:55   1074s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:2057.3M, EPOCH TIME: 1763718235.498675
[11/21 15:13:55   1074s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2057.3M, EPOCH TIME: 1763718235.498720
[11/21 15:13:55   1074s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2057.3M, EPOCH TIME: 1763718235.498758
[11/21 15:13:55   1074s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2057.3MB).
[11/21 15:13:55   1074s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2057.3M, EPOCH TIME: 1763718235.499379
[11/21 15:13:55   1074s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]   Removing CTS place status from clock tree and sinks.
[11/21 15:13:55   1074s]   Removed CTS place status from 13 clock cells (out of 20 ) and 0 clock sinks (out of 0 ).
[11/21 15:13:55   1074s]   Legalizer reserving space for clock trees
[11/21 15:13:55   1074s]   PostConditioning...
[11/21 15:13:55   1074s]     PostConditioning active optimizations:
[11/21 15:13:55   1074s]      - DRV fixing with initial upsizing, sizing and buffering
[11/21 15:13:55   1074s]      - Skew fixing with sizing
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     Currently running CTS, using active skew data
[11/21 15:13:55   1074s]     Reset bufferability constraints...
[11/21 15:13:55   1074s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/21 15:13:55   1074s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]     PostConditioning Upsizing To Fix DRVs...
[11/21 15:13:55   1074s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:13:55   1074s]         delay calculator: calls=8407, total_wall_time=0.494s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]         legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]         steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:55   1074s]       CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Statistics: Fix DRVs (initial upsizing):
[11/21 15:13:55   1074s]       ========================================
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Cell changes by Net Type:
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       top                0            0           0            0                    0                0
[11/21 15:13:55   1074s]       trunk              0            0           0            0                    0                0
[11/21 15:13:55   1074s]       leaf               0            0           0            0                    0                0
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       Total              0            0           0            0                    0                0
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/21 15:13:55   1074s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:13:55   1074s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:55   1074s]         sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:55   1074s]         misc counts      : r=6, pp=0
[11/21 15:13:55   1074s]         cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:55   1074s]         cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:55   1074s]         sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:55   1074s]         wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
[11/21 15:13:55   1074s]         wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
[11/21 15:13:55   1074s]         hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:55   1074s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/21 15:13:55   1074s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:13:55   1074s]         Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:55   1074s]         Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:55   1074s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/21 15:13:55   1074s]          Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:55   1074s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:13:55   1074s]         delay calculator: calls=8407, total_wall_time=0.494s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]         legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]         steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:13:55   1074s]         skew_group vclk1/common: insertion delay [min=0.455, max=0.520], skew [0.065 vs 0.171]
[11/21 15:13:55   1074s]             min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:55   1074s]             max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:55   1074s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:13:55   1074s]         skew_group vclk1/common: insertion delay [min=0.455, max=0.520], skew [0.065 vs 0.171]
[11/21 15:13:55   1074s]         skew_group vclk2/common: insertion delay [min=0.251, max=0.391], skew [0.140 vs 0.171]
[11/21 15:13:55   1074s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:55   1074s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1074s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[11/21 15:13:55   1074s]     Recomputing CTS skew targets...
[11/21 15:13:55   1074s]     Resolving skew group constraints...
[11/21 15:13:55   1074s]       Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
[11/21 15:13:55   1074s]     Resolving skew group constraints done.
[11/21 15:13:55   1074s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]     PostConditioning Fixing DRVs...
[11/21 15:13:55   1074s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/21 15:13:55   1074s]         delay calculator: calls=8407, total_wall_time=0.494s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]         legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]         steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:55   1074s]       CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Statistics: Fix DRVs (cell sizing):
[11/21 15:13:55   1074s]       ===================================
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Cell changes by Net Type:
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       top                0            0           0            0                    0                0
[11/21 15:13:55   1074s]       trunk              0            0           0            0                    0                0
[11/21 15:13:55   1074s]       leaf               0            0           0            0                    0                0
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       Total              0            0           0            0                    0                0
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/21 15:13:55   1074s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/21 15:13:55   1074s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:55   1074s]         sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:55   1074s]         misc counts      : r=6, pp=0
[11/21 15:13:55   1074s]         cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:55   1074s]         cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:55   1074s]         sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:55   1074s]         wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
[11/21 15:13:55   1074s]         wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
[11/21 15:13:55   1074s]         hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:55   1074s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/21 15:13:55   1074s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/21 15:13:55   1074s]         Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:55   1074s]         Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:55   1074s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/21 15:13:55   1074s]          Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:55   1074s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/21 15:13:55   1074s]         delay calculator: calls=8407, total_wall_time=0.494s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]         legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]         steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/21 15:13:55   1074s]         skew_group vclk1/common: insertion delay [min=0.455, max=0.520], skew [0.065 vs 0.171]
[11/21 15:13:55   1074s]             min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:55   1074s]             max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:55   1074s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/21 15:13:55   1074s]         skew_group vclk1/common: insertion delay [min=0.455, max=0.520], skew [0.065 vs 0.171]
[11/21 15:13:55   1074s]         skew_group vclk2/common: insertion delay [min=0.251, max=0.391], skew [0.140 vs 0.171]
[11/21 15:13:55   1074s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:55   1074s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1074s] UM:*                                                                   PostConditioning Fixing DRVs
[11/21 15:13:55   1074s]     Buffering to fix DRVs...
[11/21 15:13:55   1074s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/21 15:13:55   1074s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:13:55   1074s]     Inserted 0 buffers and inverters.
[11/21 15:13:55   1074s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/21 15:13:55   1074s]     CCOpt-PostConditioning: nets considered: 19, nets tested: 19, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/21 15:13:55   1074s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/21 15:13:55   1074s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:55   1074s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:55   1074s]       misc counts      : r=6, pp=0
[11/21 15:13:55   1074s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:55   1074s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:55   1074s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:55   1074s]       wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
[11/21 15:13:55   1074s]       wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
[11/21 15:13:55   1074s]       hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:55   1074s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/21 15:13:55   1074s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/21 15:13:55   1074s]       Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:55   1074s]       Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:55   1074s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/21 15:13:55   1074s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:55   1074s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/21 15:13:55   1074s]       delay calculator: calls=8407, total_wall_time=0.494s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]       legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]       steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/21 15:13:55   1074s]       skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:13:55   1074s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:55   1074s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:55   1074s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/21 15:13:55   1074s]       skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:13:55   1074s]       skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
[11/21 15:13:55   1074s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1074s] UM:*                                                                   Buffering to fix DRVs
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     Slew Diagnostics: After DRV fixing
[11/21 15:13:55   1074s]     ==================================
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     Global Causes:
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     -----
[11/21 15:13:55   1074s]     Cause
[11/21 15:13:55   1074s]     -----
[11/21 15:13:55   1074s]       (empty table)
[11/21 15:13:55   1074s]     -----
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     Top 5 overslews:
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     ---------------------------------
[11/21 15:13:55   1074s]     Overslew    Causes    Driving Pin
[11/21 15:13:55   1074s]     ---------------------------------
[11/21 15:13:55   1074s]       (empty table)
[11/21 15:13:55   1074s]     ---------------------------------
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     -------------------
[11/21 15:13:55   1074s]     Cause    Occurences
[11/21 15:13:55   1074s]     -------------------
[11/21 15:13:55   1074s]       (empty table)
[11/21 15:13:55   1074s]     -------------------
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     Violation diagnostics counts from the 0 nodes that have violations:
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     -------------------
[11/21 15:13:55   1074s]     Cause    Occurences
[11/21 15:13:55   1074s]     -------------------
[11/21 15:13:55   1074s]       (empty table)
[11/21 15:13:55   1074s]     -------------------
[11/21 15:13:55   1074s]     
[11/21 15:13:55   1074s]     PostConditioning Fixing Skew by cell sizing...
[11/21 15:13:55   1074s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:13:55   1074s]         delay calculator: calls=8407, total_wall_time=0.494s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]         legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]         steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]       Path optimization required 0 stage delay updates 
[11/21 15:13:55   1074s]       Resized 0 clock insts to decrease delay.
[11/21 15:13:55   1074s]       Fixing short paths with downsize only
[11/21 15:13:55   1074s]       Path optimization required 0 stage delay updates 
[11/21 15:13:55   1074s]       Resized 0 clock insts to increase delay.
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Statistics: Fix Skew (cell sizing):
[11/21 15:13:55   1074s]       ===================================
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Cell changes by Net Type:
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       top                0            0           0            0                    0                0
[11/21 15:13:55   1074s]       trunk              0            0           0            0                    0                0
[11/21 15:13:55   1074s]       leaf               0            0           0            0                    0                0
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       Total              0            0           0            0                    0                0
[11/21 15:13:55   1074s]       -------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/21 15:13:55   1074s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/21 15:13:55   1074s]       
[11/21 15:13:55   1074s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:13:55   1074s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:55   1074s]         sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:55   1074s]         misc counts      : r=6, pp=0
[11/21 15:13:55   1074s]         cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:55   1074s]         cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:55   1074s]         sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:55   1074s]         wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
[11/21 15:13:55   1074s]         wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
[11/21 15:13:55   1074s]         hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:55   1074s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/21 15:13:55   1074s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:13:55   1074s]         Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:55   1074s]         Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:55   1074s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/21 15:13:55   1074s]          Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:55   1074s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:13:55   1074s]         delay calculator: calls=8407, total_wall_time=0.494s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]         legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]         steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:13:55   1074s]         skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:13:55   1074s]             min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:55   1074s]             max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:55   1074s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:13:55   1074s]         skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:13:55   1074s]         skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
[11/21 15:13:55   1074s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:13:55   1074s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1074s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[11/21 15:13:55   1074s]     Reconnecting optimized routes...
[11/21 15:13:55   1074s]     Reset timing graph...
[11/21 15:13:55   1074s] Ignoring AAE DB Resetting ...
[11/21 15:13:55   1074s]     Reset timing graph done.
[11/21 15:13:55   1074s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/21 15:13:55   1074s]     Set dirty flag on 0 instances, 0 nets
[11/21 15:13:55   1074s]   PostConditioning done.
[11/21 15:13:55   1074s] Net route status summary:
[11/21 15:13:55   1074s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:55   1074s]   Non-clock:  8552 (unrouted=2615, trialRouted=5937, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2557, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:13:55   1074s]   Update timing and DAG stats after post-conditioning...
[11/21 15:13:55   1074s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:13:55   1074s] End AAE Lib Interpolated Model. (MEM=2028.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:13:55   1074s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]   Clock DAG stats after post-conditioning:
[11/21 15:13:55   1074s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:13:55   1074s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:13:55   1074s]     misc counts      : r=6, pp=0
[11/21 15:13:55   1074s]     cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:13:55   1074s]     cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:13:55   1074s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:13:55   1074s]     wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
[11/21 15:13:55   1074s]     wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
[11/21 15:13:55   1074s]     hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:13:55   1074s]   Clock DAG net violations after post-conditioning: none
[11/21 15:13:55   1074s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/21 15:13:55   1074s]     Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:13:55   1074s]     Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:13:55   1074s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/21 15:13:55   1074s]      Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:13:55   1074s]   Clock DAG hash after post-conditioning: 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]   CTS services accumulated run-time stats after post-conditioning:
[11/21 15:13:55   1074s]     delay calculator: calls=8444, total_wall_time=0.495s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]     legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]     steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]   Primary reporting skew groups after post-conditioning:
[11/21 15:13:55   1074s]     skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:13:55   1074s]         min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:13:55   1074s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:13:55   1074s]   Skew group summary after post-conditioning:
[11/21 15:13:55   1074s]     skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:13:55   1074s]     skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
[11/21 15:13:55   1074s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.3)
[11/21 15:13:55   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1074s] UM:*                                                                   CCOpt::Phase::PostConditioning
[11/21 15:13:55   1074s]   Setting CTS place status to fixed for clock tree and sinks.
[11/21 15:13:55   1074s]   numClockCells = 20, numClockCellsFixed = 20, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/21 15:13:55   1074s]   Post-balance tidy up or trial balance steps...
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG stats at end of CTS:
[11/21 15:13:55   1074s]   ==============================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   ---------------------------------------------------------
[11/21 15:13:55   1074s]   Cell type                 Count    Area       Capacitance
[11/21 15:13:55   1074s]   ---------------------------------------------------------
[11/21 15:13:55   1074s]   Buffers                    13      582.120       0.199
[11/21 15:13:55   1074s]   Inverters                   0        0.000       0.000
[11/21 15:13:55   1074s]   Integrated Clock Gates      0        0.000       0.000
[11/21 15:13:55   1074s]   Discrete Clock Gates        0        0.000       0.000
[11/21 15:13:55   1074s]   Clock Logic                 0        0.000       0.000
[11/21 15:13:55   1074s]   All                        13      582.120       0.199
[11/21 15:13:55   1074s]   ---------------------------------------------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG sink counts at end of CTS:
[11/21 15:13:55   1074s]   ====================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   -------------------------
[11/21 15:13:55   1074s]   Sink type           Count
[11/21 15:13:55   1074s]   -------------------------
[11/21 15:13:55   1074s]   Regular              546
[11/21 15:13:55   1074s]   Enable Latch           0
[11/21 15:13:55   1074s]   Load Capacitance       0
[11/21 15:13:55   1074s]   Antenna Diode          0
[11/21 15:13:55   1074s]   Node Sink              0
[11/21 15:13:55   1074s]   Total                546
[11/21 15:13:55   1074s]   -------------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG wire lengths at end of CTS:
[11/21 15:13:55   1074s]   =====================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   --------------------
[11/21 15:13:55   1074s]   Type     Wire Length
[11/21 15:13:55   1074s]   --------------------
[11/21 15:13:55   1074s]   Top          0.000
[11/21 15:13:55   1074s]   Trunk      505.500
[11/21 15:13:55   1074s]   Leaf      8350.115
[11/21 15:13:55   1074s]   Total     8855.615
[11/21 15:13:55   1074s]   --------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG hp wire lengths at end of CTS:
[11/21 15:13:55   1074s]   ========================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   -----------------------
[11/21 15:13:55   1074s]   Type     hp Wire Length
[11/21 15:13:55   1074s]   -----------------------
[11/21 15:13:55   1074s]   Top            0.000
[11/21 15:13:55   1074s]   Trunk        366.060
[11/21 15:13:55   1074s]   Leaf        3407.385
[11/21 15:13:55   1074s]   Total       3773.445
[11/21 15:13:55   1074s]   -----------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG capacitances at end of CTS:
[11/21 15:13:55   1074s]   =====================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   --------------------------------
[11/21 15:13:55   1074s]   Type     Gate     Wire     Total
[11/21 15:13:55   1074s]   --------------------------------
[11/21 15:13:55   1074s]   Top      0.000    0.000    0.000
[11/21 15:13:55   1074s]   Trunk    0.199    0.068    0.267
[11/21 15:13:55   1074s]   Leaf     2.182    1.116    3.298
[11/21 15:13:55   1074s]   Total    2.380    1.184    3.564
[11/21 15:13:55   1074s]   --------------------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG sink capacitances at end of CTS:
[11/21 15:13:55   1074s]   ==========================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   -----------------------------------------------
[11/21 15:13:55   1074s]   Total    Average    Std. Dev.    Min      Max
[11/21 15:13:55   1074s]   -----------------------------------------------
[11/21 15:13:55   1074s]   2.182     0.004       0.016      0.002    0.229
[11/21 15:13:55   1074s]   -----------------------------------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG net violations at end of CTS:
[11/21 15:13:55   1074s]   =======================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   None
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/21 15:13:55   1074s]   ====================================================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/21 15:13:55   1074s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   Trunk       0.398       8       0.196       0.107      0.076    0.356    {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}         -
[11/21 15:13:55   1074s]   Leaf        0.398      11       0.269       0.072      0.170    0.385    {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}         -
[11/21 15:13:55   1074s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG library cell distribution at end of CTS:
[11/21 15:13:55   1074s]   ==================================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   ------------------------------------------
[11/21 15:13:55   1074s]   Name         Type      Inst     Inst Area 
[11/21 15:13:55   1074s]                          Count    (um^2)
[11/21 15:13:55   1074s]   ------------------------------------------
[11/21 15:13:55   1074s]   CLKBUFX16    buffer      4       252.806
[11/21 15:13:55   1074s]   CLKBUFX12    buffer      5       266.112
[11/21 15:13:55   1074s]   CLKBUFX8     buffer      1        23.285
[11/21 15:13:55   1074s]   CLKBUFX3     buffer      3        39.917
[11/21 15:13:55   1074s]   ------------------------------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Clock DAG hash at end of CTS: 13168259645954292737 9629170823063784942
[11/21 15:13:55   1074s]   CTS services accumulated run-time stats at end of CTS:
[11/21 15:13:55   1074s]     delay calculator: calls=8444, total_wall_time=0.495s, mean_wall_time=0.059ms
[11/21 15:13:55   1074s]     legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:13:55   1074s]     steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Primary reporting skew groups summary at end of CTS:
[11/21 15:13:55   1074s]   ====================================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   Half-corner                   Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/21 15:13:55   1074s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   dtmf_corner_max:setup.late    vclk1/common    0.455     0.520     0.065       0.171         0.056           0.039           0.491        0.014     100% {0.455, 0.520}
[11/21 15:13:55   1074s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Skew group summary at end of CTS:
[11/21 15:13:55   1074s]   =================================
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   Half-corner                   Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/21 15:13:55   1074s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   dtmf_corner_max:setup.late    vclk1/common    0.455     0.520     0.065       0.171         0.056           0.039           0.491        0.014     100% {0.455, 0.520}
[11/21 15:13:55   1074s]   dtmf_corner_max:setup.late    vclk2/common    0.251     0.391     0.140       0.171         0.020           0.013           0.364        0.045     100% {0.251, 0.391}
[11/21 15:13:55   1074s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Found a total of 0 clock tree pins with a slew violation.
[11/21 15:13:55   1074s]   
[11/21 15:13:55   1074s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:13:55   1074s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:13:55   1074s] UM:*                                                                   Post-balance tidy up or trial balance steps
[11/21 15:13:55   1074s] Synthesizing clock trees done.
[11/21 15:13:55   1074s] Tidy Up And Update Timing...
[11/21 15:13:55   1074s] External - Set all clocks to propagated mode...
[11/21 15:13:56   1074s] Innovus updating I/O latencies
[11/21 15:14:00   1074s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:14:00   1074s] #################################################################################
[11/21 15:14:00   1074s] # Design Stage: PreRoute
[11/21 15:14:00   1074s] # Design Name: DTMF_CHIP
[11/21 15:14:00   1074s] # Design Mode: 180nm
[11/21 15:14:00   1074s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:14:00   1074s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:14:00   1074s] # Signoff Settings: SI Off 
[11/21 15:14:00   1074s] #################################################################################
[11/21 15:14:01   1075s] Topological Sorting (REAL = 0:00:00.0, MEM = 2075.2M, InitMEM = 2075.2M)
[11/21 15:14:01   1075s] Start delay calculation (fullDC) (1 T). (MEM=2075.2)
[11/21 15:14:01   1075s] End AAE Lib Interpolated Model. (MEM=2086.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 15:14:02   1075s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:02   1075s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 15:14:02   1075s] To increase the message display limit, refer to the product command reference manual.
[11/21 15:14:02   1075s] Total number of fetched objects 6258
[11/21 15:14:02   1075s] Total number of fetched objects 6258
[11/21 15:14:02   1075s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:03   1075s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/21 15:14:03   1075s] End delay calculation. (MEM=2115.02 CPU=0:00:00.2 REAL=0:00:01.0)
[11/21 15:14:03   1075s] End delay calculation (fullDC). (MEM=2115.02 CPU=0:00:00.5 REAL=0:00:02.0)
[11/21 15:14:03   1075s] *** CDM Built up (cpu=0:00:00.7  real=0:00:03.0  mem= 2115.0M) ***
[11/21 15:14:03   1075s] Setting all clocks to propagated mode.
[11/21 15:14:03   1075s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.3 real=0:00:07.6)
[11/21 15:14:03   1075s] Clock DAG stats after update timingGraph:
[11/21 15:14:03   1075s]   cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:14:03   1075s]   sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:14:03   1075s]   misc counts      : r=6, pp=0
[11/21 15:14:03   1075s]   cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:14:03   1075s]   cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:14:03   1075s]   sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:14:03   1075s]   wire capacitance : top=0.000pF, trunk=0.068pF, leaf=1.116pF, total=1.184pF
[11/21 15:14:03   1075s]   wire lengths     : top=0.000um, trunk=505.500um, leaf=8350.115um, total=8855.615um
[11/21 15:14:03   1075s]   hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:14:03   1075s] Clock DAG net violations after update timingGraph: none
[11/21 15:14:03   1075s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/21 15:14:03   1075s]   Trunk : target=0.398ns count=8 avg=0.196ns sd=0.107ns min=0.076ns max=0.356ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:14:03   1075s]   Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.072ns min=0.170ns max=0.385ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:14:03   1075s] Clock DAG library cell distribution after update timingGraph {count}:
[11/21 15:14:03   1075s]    Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:14:03   1075s] Clock DAG hash after update timingGraph: 13168259645954292737 9629170823063784942
[11/21 15:14:03   1075s] CTS services accumulated run-time stats after update timingGraph:
[11/21 15:14:03   1075s]   delay calculator: calls=8444, total_wall_time=0.495s, mean_wall_time=0.059ms
[11/21 15:14:03   1075s]   legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:14:03   1075s]   steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:14:03   1075s] Primary reporting skew groups after update timingGraph:
[11/21 15:14:03   1075s]   skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:14:03   1075s]       min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:14:03   1075s]       max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:14:03   1075s] Skew group summary after update timingGraph:
[11/21 15:14:03   1075s]   skew_group vclk1/common: insertion delay [min=0.455, max=0.520, avg=0.491, sd=0.014], skew [0.065 vs 0.171], 100% {0.455, 0.520} (wid=0.068 ws=0.056) (gid=0.470 gs=0.044)
[11/21 15:14:03   1075s]   skew_group vclk2/common: insertion delay [min=0.251, max=0.391, avg=0.364, sd=0.045], skew [0.140 vs 0.171], 100% {0.251, 0.391} (wid=0.020 ws=0.020) (gid=0.370 gs=0.138)
[11/21 15:14:03   1075s] Logging CTS constraint violations...
[11/21 15:14:03   1075s]   No violations found.
[11/21 15:14:03   1075s] Logging CTS constraint violations done.
[11/21 15:14:03   1075s] Tidy Up And Update Timing done. (took cpu=0:00:01.3 real=0:00:07.8)
[11/21 15:14:03   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:14:03   1075s] UM:*                                                                   Tidy Up And Update Timing
[11/21 15:14:03   1075s] Runtime done. (took cpu=0:00:15.3 real=0:01:01)
[11/21 15:14:03   1075s] Runtime Report Coverage % = 90.4
[11/21 15:14:03   1075s] Runtime Summary
[11/21 15:14:03   1075s] ===============
[11/21 15:14:03   1075s] Clock Runtime:  (48%) Core CTS          27.15 (Init 15.66, Construction 6.83, Implementation 2.69, eGRPC 0.47, PostConditioning 0.25, Other 1.25)
[11/21 15:14:03   1075s] Clock Runtime:  (23%) CTS services      12.94 (RefinePlace 2.30, EarlyGlobalClock 3.14, NanoRoute 7.20, ExtractRC 0.30, TimingAnalysis 0.00)
[11/21 15:14:03   1075s] Clock Runtime:  (27%) Other CTS         15.45 (Init 6.08, CongRepair/EGR-DP 1.79, TimingUpdate 7.58, Other 0.00)
[11/21 15:14:03   1075s] Clock Runtime: (100%) Total             55.55
[11/21 15:14:03   1075s] 
[11/21 15:14:03   1075s] 
[11/21 15:14:03   1075s] Runtime Summary:
[11/21 15:14:03   1075s] ================
[11/21 15:14:03   1075s] 
[11/21 15:14:03   1075s] --------------------------------------------------------------------------------------------------------------------------
[11/21 15:14:03   1075s] wall   % time  children  called  name
[11/21 15:14:03   1075s] --------------------------------------------------------------------------------------------------------------------------
[11/21 15:14:03   1075s] 61.43  100.00   61.43      0       
[11/21 15:14:03   1075s] 61.43  100.00   55.55      1     Runtime
[11/21 15:14:03   1075s]  1.29    2.10    1.00      1     CCOpt::Phase::Initialization
[11/21 15:14:03   1075s]  1.00    1.63    0.93      1       Check Prerequisites
[11/21 15:14:03   1075s]  0.93    1.51    0.00      1         Leaving CCOpt scope - CheckPlace
[11/21 15:14:03   1075s] 20.30   33.04   20.08      1     CCOpt::Phase::PreparingToBalance
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/21 15:14:03   1075s]  5.15    8.38    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/21 15:14:03   1075s]  1.84    2.99    0.80      1       Legalization setup
[11/21 15:14:03   1075s]  0.79    1.29    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:14:03   1075s] 13.10   21.32    0.00      1       Validating CTS configuration
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1         Checking module port directions
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/21 15:14:03   1075s]  0.15    0.24    0.03      1     Preparing To Balance
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:14:03   1075s]  0.02    0.03    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/21 15:14:03   1075s] 13.46   21.91   13.37      1     CCOpt::Phase::Construction
[11/21 15:14:03   1075s] 11.83   19.25   11.67      1       Stage::Clustering
[11/21 15:14:03   1075s]  6.84   11.13    6.47      1         Clustering
[11/21 15:14:03   1075s]  0.11    0.17    0.00      1           Initialize for clustering
[11/21 15:14:03   1075s]  0.00    0.01    0.00      1             Computing optimal clock node locations
[11/21 15:14:03   1075s]  1.27    2.07    0.00      1           Bottom-up phase
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:14:03   1075s]  5.09    8.29    2.22      1           Legalizing clock trees
[11/21 15:14:03   1075s]  2.06    3.35    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:14:03   1075s]  0.02    0.03    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/21 15:14:03   1075s]  0.13    0.22    0.00      1             Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:14:03   1075s]  4.83    7.86    4.59      1         CongRepair After Initial Clustering
[11/21 15:14:03   1075s]  4.39    7.15    4.09      1           Leaving CCOpt scope - Early Global Route
[11/21 15:14:03   1075s]  2.57    4.19    0.00      1             Early Global Route - eGR only step
[11/21 15:14:03   1075s]  1.51    2.47    0.00      1             Congestion Repair
[11/21 15:14:03   1075s]  0.18    0.29    0.00      1           Leaving CCOpt scope - extractRC
[11/21 15:14:03   1075s]  0.02    0.03    0.00      1           Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:14:03   1075s]  0.18    0.29    0.13      1       Stage::DRV Fixing
[11/21 15:14:03   1075s]  0.11    0.19    0.00      1         Fixing clock tree slew time and max cap violations
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/21 15:14:03   1075s]  1.37    2.23    1.21      1       Stage::Insertion Delay Reduction
[11/21 15:14:03   1075s]  0.16    0.26    0.00      1         Removing unnecessary root buffering
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1         Removing unconstrained drivers
[11/21 15:14:03   1075s]  0.03    0.06    0.00      1         Reducing insertion delay 1
[11/21 15:14:03   1075s]  0.31    0.51    0.00      1         Removing longest path buffering
[11/21 15:14:03   1075s]  0.70    1.13    0.00      1         Reducing insertion delay 2
[11/21 15:14:03   1075s]  2.76    4.49    2.66      1     CCOpt::Phase::Implementation
[11/21 15:14:03   1075s]  0.45    0.73    0.37      1       Stage::Reducing Power
[11/21 15:14:03   1075s]  0.02    0.04    0.00      1         Improving clock tree routing
[11/21 15:14:03   1075s]  0.34    0.55    0.00      1         Reducing clock tree power 1
[11/21 15:14:03   1075s]  0.00    0.00    0.00      3           Legalizing clock trees
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Reducing clock tree power 2
[11/21 15:14:03   1075s]  0.61    1.00    0.48      1       Stage::Balancing
[11/21 15:14:03   1075s]  0.37    0.60    0.24      1         Approximately balancing fragments step
[11/21 15:14:03   1075s]  0.16    0.26    0.00      1           Resolve constraints - Approximately balancing fragments
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1           Moving gates to improve sub-tree skew
[11/21 15:14:03   1075s]  0.05    0.09    0.00      1           Approximately balancing fragments bottom up
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1           Approximately balancing fragments, wire and cell delays
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Improving fragments clock skew
[11/21 15:14:03   1075s]  0.08    0.13    0.03      1         Approximately balancing step
[11/21 15:14:03   1075s]  0.02    0.03    0.00      1           Resolve constraints - Approximately balancing
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1           Approximately balancing, wire and cell delays
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1         Fixing clock tree overload
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Approximately balancing paths
[11/21 15:14:03   1075s]  1.53    2.48    1.35      1       Stage::Polishing
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1         Merging balancing drivers for power
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Improving clock skew
[11/21 15:14:03   1075s]  0.73    1.18    0.71      1         Moving gates to reduce wire capacitance
[11/21 15:14:03   1075s]  0.01    0.01    0.00      2           Artificially removing short and long paths
[11/21 15:14:03   1075s]  0.13    0.21    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1             Legalizing clock trees
[11/21 15:14:03   1075s]  0.25    0.41    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1             Legalizing clock trees
[11/21 15:14:03   1075s]  0.10    0.16    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1             Legalizing clock trees
[11/21 15:14:03   1075s]  0.22    0.36    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1             Legalizing clock trees
[11/21 15:14:03   1075s]  0.10    0.17    0.00      1         Reducing clock tree power 3
[11/21 15:14:03   1075s]  0.00    0.01    0.00      1           Artificially removing short and long paths
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Improving insertion delay
[11/21 15:14:03   1075s]  0.48    0.78    0.38      1         Wire Opt OverFix
[11/21 15:14:03   1075s]  0.31    0.51    0.30      1           Wire Reduction extra effort
[11/21 15:14:03   1075s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1             Global shorten wires A0
[11/21 15:14:03   1075s]  0.22    0.36    0.00      2             Move For Wirelength - core
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1             Global shorten wires A1
[11/21 15:14:03   1075s]  0.05    0.09    0.00      1             Global shorten wires B
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1             Move For Wirelength - branch
[11/21 15:14:03   1075s]  0.06    0.10    0.04      1           Optimizing orientation
[11/21 15:14:03   1075s]  0.04    0.06    0.00      1             FlipOpt
[11/21 15:14:03   1075s]  0.08    0.13    0.08      1       Stage::Updating netlist
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:14:03   1075s]  0.06    0.11    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/21 15:14:03   1075s]  0.97    1.57    0.80      1     CCOpt::Phase::eGRPC
[11/21 15:14:03   1075s]  0.30    0.49    0.26      1       Leaving CCOpt scope - Routing Tools
[11/21 15:14:03   1075s]  0.26    0.43    0.00      1         Early Global Route - eGR only step
[11/21 15:14:03   1075s]  0.06    0.10    0.00      1       Leaving CCOpt scope - extractRC
[11/21 15:14:03   1075s]  0.02    0.03    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/21 15:14:03   1075s]  0.08    0.13    0.08      1       Reset bufferability constraints
[11/21 15:14:03   1075s]  0.08    0.13    0.00      1         Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:14:03   1075s]  0.03    0.06    0.00      1       eGRPC Moving buffers
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1         Violation analysis
[11/21 15:14:03   1075s]  0.10    0.17    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1         Artificially removing long paths
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[11/21 15:14:03   1075s]  0.02    0.02    0.00      1       eGRPC Fixing DRVs
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1       Reconnecting optimized routes
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1       Violation analysis
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:14:03   1075s]  0.17    0.28    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/21 15:14:03   1075s]  8.58   13.97    8.56      1     CCOpt::Phase::Routing
[11/21 15:14:03   1075s]  8.48   13.81    7.74      1       Leaving CCOpt scope - Routing Tools
[11/21 15:14:03   1075s]  0.26    0.43    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/21 15:14:03   1075s]  7.20   11.71    0.00      1         NanoRoute
[11/21 15:14:03   1075s]  0.28    0.46    0.00      1         Route Remaining Unrouted Nets
[11/21 15:14:03   1075s]  0.06    0.10    0.00      1       Leaving CCOpt scope - extractRC
[11/21 15:14:03   1075s]  0.02    0.03    0.00      1       Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:14:03   1075s]  0.25    0.42    0.13      1     CCOpt::Phase::PostConditioning
[11/21 15:14:03   1075s]  0.02    0.03    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/21 15:14:03   1075s]  0.03    0.04    0.00      1       Recomputing CTS skew targets
[11/21 15:14:03   1075s]  0.01    0.01    0.00      1       PostConditioning Fixing DRVs
[11/21 15:14:03   1075s]  0.03    0.06    0.00      1       Buffering to fix DRVs
[11/21 15:14:03   1075s]  0.01    0.02    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/21 15:14:03   1075s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[11/21 15:14:03   1075s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/21 15:14:03   1075s]  0.02    0.03    0.00      1       Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:14:03   1075s]  0.03    0.05    0.00      1     Post-balance tidy up or trial balance steps
[11/21 15:14:03   1075s]  7.76   12.63    7.58      1     Tidy Up And Update Timing
[11/21 15:14:03   1075s]  7.58   12.34    0.00      1       External - Set all clocks to propagated mode
[11/21 15:14:03   1075s] --------------------------------------------------------------------------------------------------------------------------
[11/21 15:14:03   1075s] 
[11/21 15:14:03   1075s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/21 15:14:03   1075s] Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:14:03   1075s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2095.9M, EPOCH TIME: 1763718243.705807
[11/21 15:14:03   1075s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:717).
[11/21 15:14:03   1075s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:03   1075s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:03   1075s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:03   1075s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1985.9M, EPOCH TIME: 1763718243.718606
[11/21 15:14:03   1075s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:14:03   1075s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:14.6/0:00:54.7 (0.3), totSession cpu/real = 0:17:55.8/2:20:07.3 (0.1), mem = 1985.9M
[11/21 15:14:03   1075s] 
[11/21 15:14:03   1075s] =============================================================================================
[11/21 15:14:03   1075s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[11/21 15:14:03   1075s] =============================================================================================
[11/21 15:14:03   1075s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:03   1075s] ---------------------------------------------------------------------------------------------
[11/21 15:14:03   1075s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:03   1075s] [ IncrReplace            ]      1   0:00:01.3  (   2.4 % )     0:00:01.3 /  0:00:00.3    0.2
[11/21 15:14:03   1075s] [ EarlyGlobalRoute       ]      5   0:00:05.2  (   9.5 % )     0:00:05.2 /  0:00:01.2    0.2
[11/21 15:14:03   1075s] [ DetailRoute            ]      1   0:00:02.3  (   4.3 % )     0:00:02.3 /  0:00:02.0    0.8
[11/21 15:14:03   1075s] [ ExtractRC              ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.7
[11/21 15:14:03   1075s] [ FullDelayCalc          ]      1   0:00:02.3  (   4.2 % )     0:00:02.3 /  0:00:00.7    0.3
[11/21 15:14:03   1075s] [ MISC                   ]          0:00:43.3  (  79.3 % )     0:00:43.3 /  0:00:10.4    0.2
[11/21 15:14:03   1075s] ---------------------------------------------------------------------------------------------
[11/21 15:14:03   1075s]  CTS #1 TOTAL                       0:00:54.7  ( 100.0 % )     0:00:54.7 /  0:00:14.6    0.3
[11/21 15:14:03   1075s] ---------------------------------------------------------------------------------------------
[11/21 15:14:03   1075s] 
[11/21 15:14:03   1075s] Synthesizing clock trees with CCOpt done.
[11/21 15:14:03   1075s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:14:03   1075s] UM:*                                                                   cts
[11/21 15:14:04   1075s] INFO: Running scanReorder auto flow in postCTS
[11/21 15:14:04   1075s] DBG: sciUnitLenDelay = 0.123450
[11/21 15:14:04   1075s] 
[11/21 15:14:04   1075s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:14:04   1075s] 
[11/21 15:14:04   1075s] TimeStamp Deleting Cell Server End ...
[11/21 15:14:04   1075s] Set analysis mode to hold.
[11/21 15:14:04   1075s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:14:04   1075s] #################################################################################
[11/21 15:14:04   1075s] # Design Stage: PreRoute
[11/21 15:14:04   1075s] # Design Name: DTMF_CHIP
[11/21 15:14:04   1075s] # Design Mode: 180nm
[11/21 15:14:04   1075s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:14:04   1075s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:14:04   1075s] # Signoff Settings: SI Off 
[11/21 15:14:04   1075s] #################################################################################
[11/21 15:14:04   1076s] Calculate delays in BcWc mode...
[11/21 15:14:04   1076s] Topological Sorting (REAL = 0:00:00.0, MEM = 1990.9M, InitMEM = 1990.9M)
[11/21 15:14:04   1076s] Start delay calculation (fullDC) (1 T). (MEM=1990.9)
[11/21 15:14:04   1076s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/21 15:14:04   1076s] End AAE Lib Interpolated Model. (MEM=2002.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:14:04   1076s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:14:04   1076s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 15:14:04   1076s] To increase the message display limit, refer to the product command reference manual.
[11/21 15:14:05   1076s] Total number of fetched objects 6258
[11/21 15:14:05   1077s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:05   1077s] End delay calculation. (MEM=2055.64 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 15:14:05   1077s] End delay calculation (fullDC). (MEM=2055.64 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:14:05   1077s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2055.6M) ***
[11/21 15:14:06   1077s] DBG: scgNrActiveHoldView = 1
[11/21 15:14:06   1077s] 
[11/21 15:14:06   1077s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:14:06   1077s] Summary for sequential cells identification: 
[11/21 15:14:06   1077s]   Identified SBFF number: 116
[11/21 15:14:06   1077s]   Identified MBFF number: 0
[11/21 15:14:06   1077s]   Identified SB Latch number: 0
[11/21 15:14:06   1077s]   Identified MB Latch number: 0
[11/21 15:14:06   1077s]   Not identified SBFF number: 24
[11/21 15:14:06   1077s]   Not identified MBFF number: 0
[11/21 15:14:06   1077s]   Not identified SB Latch number: 0
[11/21 15:14:06   1077s]   Not identified MB Latch number: 0
[11/21 15:14:06   1077s]   Number of sequential cells which are not FFs: 38
[11/21 15:14:06   1077s]  Visiting view : dtmf_view_setup
[11/21 15:14:06   1077s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:14:06   1077s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:14:06   1077s]  Visiting view : dtmf_view_hold
[11/21 15:14:06   1077s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:14:06   1077s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:14:06   1077s] TLC MultiMap info (StdDelay):
[11/21 15:14:06   1077s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:14:06   1077s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:14:06   1077s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:14:06   1077s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:14:06   1077s]  Setting StdDelay to: 52.5ps
[11/21 15:14:06   1077s] 
[11/21 15:14:06   1077s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:14:06   1077s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/21 15:14:06   1077s] Successfully traced 2 scan chains (total 540 scan bits).
[11/21 15:14:06   1077s] Start applying DEF ordered sections ...
[11/21 15:14:07   1077s] Successfully applied all DEF ordered sections.
[11/21 15:14:07   1077s] *** Scan Sanity Check Summary:
[11/21 15:14:07   1077s] *** 2 scan chains passed sanity check.
[11/21 15:14:07   1077s] INFO: Auto effort scan reorder.
[11/21 15:14:07   1077s] chain scan2 has no hold violation, so skip this chain.
[11/21 15:14:07   1077s] chain scan1 has no hold violation, so skip this chain.
[11/21 15:14:07   1077s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:14:07   1077s] #################################################################################
[11/21 15:14:07   1077s] # Design Stage: PreRoute
[11/21 15:14:07   1077s] # Design Name: DTMF_CHIP
[11/21 15:14:07   1077s] # Design Mode: 180nm
[11/21 15:14:07   1077s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:14:07   1077s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:14:07   1077s] # Signoff Settings: SI Off 
[11/21 15:14:07   1077s] #################################################################################
[11/21 15:14:07   1077s] Calculate delays in BcWc mode...
[11/21 15:14:07   1077s] Topological Sorting (REAL = 0:00:00.0, MEM = 2236.1M, InitMEM = 2236.1M)
[11/21 15:14:07   1077s] Start delay calculation (fullDC) (1 T). (MEM=2236.12)
[11/21 15:14:07   1077s] End AAE Lib Interpolated Model. (MEM=2247.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:08   1078s] Total number of fetched objects 6258
[11/21 15:14:08   1078s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:08   1078s] End delay calculation. (MEM=2247.64 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 15:14:08   1078s] End delay calculation (fullDC). (MEM=2247.64 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:14:08   1078s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2247.6M) ***
[11/21 15:14:08   1078s] *** Summary: Scan Reorder within scan chain
[11/21 15:14:08   1078s]         Total scan reorder time: cpu: 0:00:01.3 , real: 0:00:01.0
[11/21 15:14:08   1078s] Successfully reordered 2 scan chains.
[11/21 15:14:08   1078s] Initial total scan wire length:    10992.220 (floating:     9899.285)
[11/21 15:14:08   1078s] Final   total scan wire length:    10992.220 (floating:     9899.285)
[11/21 15:14:08   1078s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[11/21 15:14:08   1078s] Current max long connection 533.910
[11/21 15:14:08   1078s] Restore timing analysis mode.
[11/21 15:14:08   1078s] 
[11/21 15:14:08   1078s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:14:08   1078s] 
[11/21 15:14:08   1078s] TimeStamp Deleting Cell Server End ...
[11/21 15:14:08   1078s] *** End of ScanReorder (cpu=0:00:02.7, real=0:00:04.0, mem=2238.1M) ***
[11/21 15:14:08   1078s] *** Summary: Scan Reorder within scan chain
[11/21 15:14:08   1078s] Initial total scan wire length:    10992.220 (floating:     9899.285)
[11/21 15:14:08   1078s] Final   total scan wire length:    10992.220 (floating:     9899.285)
[11/21 15:14:08   1078s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[11/21 15:14:08   1078s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[11/21 15:14:08   1078s] Final   scan reorder max long connection:      533.910
[11/21 15:14:08   1078s] Total net length = 2.727e+05 (1.339e+05 1.389e+05) (ext = 0.000e+00)
[11/21 15:14:08   1078s] *** End of ScanReorder (cpu=0:00:02.7, real=0:00:04.0, mem=2238.1M) ***
[11/21 15:14:08   1078s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1184.1M, totSessionCpu=0:17:59 **
[11/21 15:14:08   1078s] GigaOpt running with 1 threads.
[11/21 15:14:08   1078s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:17:58.7/2:20:12.5 (0.1), mem = 1992.1M
[11/21 15:14:08   1078s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/21 15:14:09   1078s] 
[11/21 15:14:09   1078s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:14:09   1078s] Summary for sequential cells identification: 
[11/21 15:14:09   1078s]   Identified SBFF number: 116
[11/21 15:14:09   1078s]   Identified MBFF number: 0
[11/21 15:14:09   1078s]   Identified SB Latch number: 0
[11/21 15:14:09   1078s]   Identified MB Latch number: 0
[11/21 15:14:09   1078s]   Not identified SBFF number: 24
[11/21 15:14:09   1078s]   Not identified MBFF number: 0
[11/21 15:14:09   1078s]   Not identified SB Latch number: 0
[11/21 15:14:09   1078s]   Not identified MB Latch number: 0
[11/21 15:14:09   1078s]   Number of sequential cells which are not FFs: 38
[11/21 15:14:09   1078s]  Visiting view : dtmf_view_setup
[11/21 15:14:09   1078s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:14:09   1078s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:14:09   1078s]  Visiting view : dtmf_view_hold
[11/21 15:14:09   1078s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:14:09   1078s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:14:09   1078s] TLC MultiMap info (StdDelay):
[11/21 15:14:09   1078s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:14:09   1078s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:14:09   1078s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:14:09   1078s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:14:09   1078s]  Setting StdDelay to: 52.5ps
[11/21 15:14:09   1078s] 
[11/21 15:14:09   1078s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:14:09   1078s] Need call spDPlaceInit before registerPrioInstLoc.
[11/21 15:14:10   1078s] OPERPROF: Starting DPlace-Init at level 1, MEM:2005.7M, EPOCH TIME: 1763718250.001106
[11/21 15:14:10   1078s] Processing tracks to init pin-track alignment.
[11/21 15:14:10   1078s] z: 2, totalTracks: 1
[11/21 15:14:10   1078s] z: 4, totalTracks: 1
[11/21 15:14:10   1078s] z: 6, totalTracks: 1
[11/21 15:14:10   1078s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:14:10   1078s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2005.7M, EPOCH TIME: 1763718250.006444
[11/21 15:14:10   1078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:10   1078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:10   1078s] 
[11/21 15:14:10   1078s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:10   1078s] OPERPROF:     Starting CMU at level 3, MEM:2005.7M, EPOCH TIME: 1763718250.017407
[11/21 15:14:10   1078s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2005.7M, EPOCH TIME: 1763718250.018345
[11/21 15:14:10   1078s] 
[11/21 15:14:10   1078s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:14:10   1078s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2005.7M, EPOCH TIME: 1763718250.018999
[11/21 15:14:10   1078s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2005.7M, EPOCH TIME: 1763718250.019038
[11/21 15:14:10   1078s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2005.7M, EPOCH TIME: 1763718250.019074
[11/21 15:14:10   1078s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2005.7MB).
[11/21 15:14:10   1078s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2005.7M, EPOCH TIME: 1763718250.019717
[11/21 15:14:10   1078s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2005.7M, EPOCH TIME: 1763718250.019800
[11/21 15:14:10   1078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:10   1078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:10   1078s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:10   1078s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:10   1078s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2001.7M, EPOCH TIME: 1763718250.028961
[11/21 15:14:10   1078s] 
[11/21 15:14:10   1078s] Creating Lib Analyzer ...
[11/21 15:14:10   1078s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 15:14:10   1078s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 15:14:10   1078s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 15:14:10   1078s] 
[11/21 15:14:10   1078s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:14:12   1079s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:00 mem=2023.7M
[11/21 15:14:12   1079s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:00 mem=2023.7M
[11/21 15:14:12   1079s] Creating Lib Analyzer, finished. 
[11/21 15:14:12   1080s] Effort level <high> specified for reg2reg path_group
[11/21 15:14:13   1080s] **optDesign ... cpu = 0:00:02, real = 0:00:05, mem = 1213.2M, totSessionCpu=0:18:00 **
[11/21 15:14:13   1080s] *** optDesign -postCTS ***
[11/21 15:14:13   1080s] DRC Margin: user margin 0.0; extra margin 0.2
[11/21 15:14:13   1080s] Hold Target Slack: user slack 0
[11/21 15:14:13   1080s] Setup Target Slack: user slack 0; extra slack 0.0
[11/21 15:14:13   1080s] setUsefulSkewMode -ecoRoute false
[11/21 15:14:13   1080s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2025.7M, EPOCH TIME: 1763718253.961371
[11/21 15:14:13   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:13   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:13   1080s] 
[11/21 15:14:13   1080s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:13   1080s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2025.7M, EPOCH TIME: 1763718253.972718
[11/21 15:14:13   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:13   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:14:14   1080s] Deleting Lib Analyzer.
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] TimeStamp Deleting Cell Server End ...
[11/21 15:14:14   1080s] Multi-VT timing optimization disabled based on library information.
[11/21 15:14:14   1080s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:14:14   1080s] Summary for sequential cells identification: 
[11/21 15:14:14   1080s]   Identified SBFF number: 116
[11/21 15:14:14   1080s]   Identified MBFF number: 0
[11/21 15:14:14   1080s]   Identified SB Latch number: 0
[11/21 15:14:14   1080s]   Identified MB Latch number: 0
[11/21 15:14:14   1080s]   Not identified SBFF number: 24
[11/21 15:14:14   1080s]   Not identified MBFF number: 0
[11/21 15:14:14   1080s]   Not identified SB Latch number: 0
[11/21 15:14:14   1080s]   Not identified MB Latch number: 0
[11/21 15:14:14   1080s]   Number of sequential cells which are not FFs: 38
[11/21 15:14:14   1080s]  Visiting view : dtmf_view_setup
[11/21 15:14:14   1080s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:14:14   1080s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:14:14   1080s]  Visiting view : dtmf_view_hold
[11/21 15:14:14   1080s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:14:14   1080s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:14:14   1080s] TLC MultiMap info (StdDelay):
[11/21 15:14:14   1080s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:14:14   1080s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:14:14   1080s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:14:14   1080s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:14:14   1080s]  Setting StdDelay to: 52.5ps
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] TimeStamp Deleting Cell Server End ...
[11/21 15:14:14   1080s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2025.7M, EPOCH TIME: 1763718254.608318
[11/21 15:14:14   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:14   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:14   1080s] All LLGs are deleted
[11/21 15:14:14   1080s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:14   1080s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:14   1080s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2025.7M, EPOCH TIME: 1763718254.608420
[11/21 15:14:14   1080s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2025.7M, EPOCH TIME: 1763718254.608469
[11/21 15:14:14   1080s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2019.7M, EPOCH TIME: 1763718254.608915
[11/21 15:14:14   1080s] Start to check current routing status for nets...
[11/21 15:14:14   1080s] All nets are already routed correctly.
[11/21 15:14:14   1080s] End to check current routing status for nets (mem=2019.7M)
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] Creating Lib Analyzer ...
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:14:14   1080s] Summary for sequential cells identification: 
[11/21 15:14:14   1080s]   Identified SBFF number: 116
[11/21 15:14:14   1080s]   Identified MBFF number: 0
[11/21 15:14:14   1080s]   Identified SB Latch number: 0
[11/21 15:14:14   1080s]   Identified MB Latch number: 0
[11/21 15:14:14   1080s]   Not identified SBFF number: 24
[11/21 15:14:14   1080s]   Not identified MBFF number: 0
[11/21 15:14:14   1080s]   Not identified SB Latch number: 0
[11/21 15:14:14   1080s]   Not identified MB Latch number: 0
[11/21 15:14:14   1080s]   Number of sequential cells which are not FFs: 38
[11/21 15:14:14   1080s]  Visiting view : dtmf_view_setup
[11/21 15:14:14   1080s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:14:14   1080s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:14:14   1080s]  Visiting view : dtmf_view_hold
[11/21 15:14:14   1080s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:14:14   1080s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:14:14   1080s] TLC MultiMap info (StdDelay):
[11/21 15:14:14   1080s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:14:14   1080s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:14:14   1080s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:14:14   1080s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:14:14   1080s]  Setting StdDelay to: 52.5ps
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:14:14   1080s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 15:14:14   1080s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 15:14:14   1080s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 15:14:14   1080s] 
[11/21 15:14:14   1080s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:14:15   1081s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:01 mem=2027.7M
[11/21 15:14:15   1081s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:01 mem=2027.7M
[11/21 15:14:15   1081s] Creating Lib Analyzer, finished. 
[11/21 15:14:15   1081s] ### Creating TopoMgr, started
[11/21 15:14:15   1081s] ### Creating TopoMgr, finished
[11/21 15:14:15   1081s] 
[11/21 15:14:15   1081s] Footprint cell information for calculating maxBufDist
[11/21 15:14:15   1081s] *info: There are 17 candidate Buffer cells
[11/21 15:14:15   1081s] *info: There are 15 candidate Inverter cells
[11/21 15:14:15   1081s] 
[11/21 15:14:15   1081s] #optDebug: Start CG creation (mem=2056.3M)
[11/21 15:14:15   1081s]  ...initializing CG  maxDriveDist 2396.159000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 239.615500 
[11/21 15:14:16   1081s] (cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s]  ...processing cgPrt (cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s]  ...processing cgEgp (cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s]  ...processing cgPbk (cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s]  ...processing cgNrb(cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s]  ...processing cgObs (cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s]  ...processing cgCon (cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s]  ...processing cgPdm (cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2137.6M)
[11/21 15:14:16   1081s] Compute RC Scale Done ...
[11/21 15:14:16   1081s] All LLGs are deleted
[11/21 15:14:16   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:16   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:16   1081s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2128.0M, EPOCH TIME: 1763718256.810262
[11/21 15:14:16   1081s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2128.0M, EPOCH TIME: 1763718256.810478
[11/21 15:14:16   1081s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2128.0M, EPOCH TIME: 1763718256.811461
[11/21 15:14:16   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:16   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:16   1081s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2128.0M, EPOCH TIME: 1763718256.811707
[11/21 15:14:16   1081s] Max number of tech site patterns supported in site array is 256.
[11/21 15:14:16   1081s] Core basic site is tsm3site
[11/21 15:14:16   1081s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2128.0M, EPOCH TIME: 1763718256.818943
[11/21 15:14:16   1081s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 15:14:16   1081s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 15:14:16   1081s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2128.0M, EPOCH TIME: 1763718256.819452
[11/21 15:14:16   1081s] Fast DP-INIT is on for default
[11/21 15:14:16   1081s] Atter site array init, number of instance map data is 0.
[11/21 15:14:16   1081s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2128.0M, EPOCH TIME: 1763718256.822188
[11/21 15:14:16   1081s] 
[11/21 15:14:16   1081s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:16   1081s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2128.0M, EPOCH TIME: 1763718256.824183
[11/21 15:14:16   1081s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:16   1081s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:16   1081s] Starting delay calculation for Setup views
[11/21 15:14:16   1081s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:14:16   1081s] #################################################################################
[11/21 15:14:16   1081s] # Design Stage: PreRoute
[11/21 15:14:16   1081s] # Design Name: DTMF_CHIP
[11/21 15:14:16   1081s] # Design Mode: 180nm
[11/21 15:14:16   1081s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:14:16   1081s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:14:16   1081s] # Signoff Settings: SI Off 
[11/21 15:14:16   1081s] #################################################################################
[11/21 15:14:17   1082s] Calculate delays in BcWc mode...
[11/21 15:14:17   1082s] Topological Sorting (REAL = 0:00:00.0, MEM = 2126.0M, InitMEM = 2126.0M)
[11/21 15:14:17   1082s] Start delay calculation (fullDC) (1 T). (MEM=2126.03)
[11/21 15:14:17   1082s] *** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
[11/21 15:14:17   1082s] End AAE Lib Interpolated Model. (MEM=2137.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:18   1082s] Total number of fetched objects 6258
[11/21 15:14:18   1082s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:18   1082s] End delay calculation. (MEM=2121.54 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 15:14:18   1082s] End delay calculation (fullDC). (MEM=2121.54 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:14:18   1082s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 2121.5M) ***
[11/21 15:14:18   1083s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:18:03 mem=2121.5M)
[11/21 15:14:19   1083s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  2.712  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2136.8M, EPOCH TIME: 1763718259.642895
[11/21 15:14:19   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:19   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:19   1083s] 
[11/21 15:14:19   1083s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:19   1083s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2136.8M, EPOCH TIME: 1763718259.653099
[11/21 15:14:19   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:19   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:19   1083s] Density: 48.807%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:11, mem = 1269.4M, totSessionCpu=0:18:03 **
[11/21 15:14:19   1083s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.5/0:00:10.8 (0.4), totSession cpu/real = 0:18:03.2/2:20:23.2 (0.1), mem = 2080.8M
[11/21 15:14:19   1083s] 
[11/21 15:14:19   1083s] =============================================================================================
[11/21 15:14:19   1083s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.15-s110_1
[11/21 15:14:19   1083s] =============================================================================================
[11/21 15:14:19   1083s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:19   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:19   1083s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:19   1083s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.4 % )     0:00:02.9 /  0:00:01.5    0.5
[11/21 15:14:19   1083s] [ DrvReport              ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.1    0.4
[11/21 15:14:19   1083s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[11/21 15:14:19   1083s] [ LibAnalyzerInit        ]      2   0:00:02.9  (  27.3 % )     0:00:02.9 /  0:00:02.0    0.7
[11/21 15:14:19   1083s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:19   1083s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   5.5 % )     0:00:00.6 /  0:00:00.3    0.5
[11/21 15:14:19   1083s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:19   1083s] [ TimingUpdate           ]      1   0:00:00.3  (   2.8 % )     0:00:01.7 /  0:00:01.3    0.8
[11/21 15:14:19   1083s] [ FullDelayCalc          ]      1   0:00:01.4  (  13.4 % )     0:00:01.4 /  0:00:01.1    0.8
[11/21 15:14:19   1083s] [ TimingReport           ]      1   0:00:00.8  (   7.5 % )     0:00:00.8 /  0:00:00.0    0.0
[11/21 15:14:19   1083s] [ MISC                   ]          0:00:04.3  (  40.1 % )     0:00:04.3 /  0:00:00.8    0.2
[11/21 15:14:19   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:19   1083s]  InitOpt #1 TOTAL                   0:00:10.8  ( 100.0 % )     0:00:10.8 /  0:00:04.5    0.4
[11/21 15:14:19   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:19   1083s] 
[11/21 15:14:19   1083s] ** INFO : this run is activating low effort ccoptDesign flow
[11/21 15:14:19   1083s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:14:19   1083s] ### Creating PhyDesignMc. totSessionCpu=0:18:03 mem=2080.8M
[11/21 15:14:19   1083s] OPERPROF: Starting DPlace-Init at level 1, MEM:2080.8M, EPOCH TIME: 1763718259.827583
[11/21 15:14:19   1083s] Processing tracks to init pin-track alignment.
[11/21 15:14:19   1083s] z: 2, totalTracks: 1
[11/21 15:14:19   1083s] z: 4, totalTracks: 1
[11/21 15:14:19   1083s] z: 6, totalTracks: 1
[11/21 15:14:19   1083s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:14:19   1083s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2080.8M, EPOCH TIME: 1763718259.849728
[11/21 15:14:19   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:19   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:19   1083s] 
[11/21 15:14:19   1083s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:19   1083s] 
[11/21 15:14:19   1083s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:14:19   1083s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:2080.8M, EPOCH TIME: 1763718259.874105
[11/21 15:14:19   1083s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2080.8M, EPOCH TIME: 1763718259.874158
[11/21 15:14:19   1083s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2080.8M, EPOCH TIME: 1763718259.874210
[11/21 15:14:19   1083s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2080.8MB).
[11/21 15:14:19   1083s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2080.8M, EPOCH TIME: 1763718259.874906
[11/21 15:14:19   1083s] TotalInstCnt at PhyDesignMc Initialization: 5645
[11/21 15:14:19   1083s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:03 mem=2080.8M
[11/21 15:14:19   1083s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2080.8M, EPOCH TIME: 1763718259.891646
[11/21 15:14:19   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:355).
[11/21 15:14:19   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:19   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:19   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:19   1083s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2080.8M, EPOCH TIME: 1763718259.901155
[11/21 15:14:19   1083s] TotalInstCnt at PhyDesignMc Destruction: 5645
[11/21 15:14:19   1083s] OPTC: m1 20.0 20.0
[11/21 15:14:20   1083s] #optDebug: fT-E <X 2 0 0 1>
[11/21 15:14:20   1083s] -congRepairInPostCTS false                 # bool, default=false, private
[11/21 15:14:20   1083s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 105.0
[11/21 15:14:20   1083s] Begin: GigaOpt Route Type Constraints Refinement
[11/21 15:14:20   1083s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:03.4/2:20:24.2 (0.1), mem = 2081.8M
[11/21 15:14:20   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.1
[11/21 15:14:20   1083s] ### Creating RouteCongInterface, started
[11/21 15:14:20   1083s] {MMLU 19 19 6031}
[11/21 15:14:20   1083s] ### Creating LA Mngr. totSessionCpu=0:18:03 mem=2081.8M
[11/21 15:14:20   1083s] ### Creating LA Mngr, finished. totSessionCpu=0:18:03 mem=2081.8M
[11/21 15:14:20   1083s] 
[11/21 15:14:20   1083s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 15:14:20   1083s] 
[11/21 15:14:20   1083s] #optDebug: {0, 1.000}
[11/21 15:14:20   1083s] ### Creating RouteCongInterface, finished
[11/21 15:14:20   1083s] Updated routing constraints on 0 nets.
[11/21 15:14:20   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.1
[11/21 15:14:21   1083s] Bottom Preferred Layer:
[11/21 15:14:21   1083s] +---------------+------------+------------+----------+
[11/21 15:14:21   1083s] |     Layer     |     DB     |    CLK     |   Rule   |
[11/21 15:14:21   1083s] +---------------+------------+------------+----------+
[11/21 15:14:21   1083s] | Metal3 (z=3)  |          1 |         18 | default  |
[11/21 15:14:21   1083s] +---------------+------------+------------+----------+
[11/21 15:14:21   1083s] Via Pillar Rule:
[11/21 15:14:21   1083s]     None
[11/21 15:14:21   1083s] Finished writing unified metrics of routing constraints.
[11/21 15:14:21   1083s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.4 (0.1), totSession cpu/real = 0:18:03.5/2:20:24.6 (0.1), mem = 2081.8M
[11/21 15:14:21   1083s] 
[11/21 15:14:21   1083s] =============================================================================================
[11/21 15:14:21   1083s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.15-s110_1
[11/21 15:14:21   1083s] =============================================================================================
[11/21 15:14:21   1083s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:21   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:21   1083s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  47.9 % )     0:00:00.2 /  0:00:00.0    0.1
[11/21 15:14:21   1083s] [ MISC                   ]          0:00:00.2  (  52.1 % )     0:00:00.2 /  0:00:00.0    0.1
[11/21 15:14:21   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:21   1083s]  CongRefineRouteType #1 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.0    0.1
[11/21 15:14:21   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:21   1083s] 
[11/21 15:14:21   1083s] End: GigaOpt Route Type Constraints Refinement
[11/21 15:14:21   1083s] *** Starting optimizing excluded clock nets MEM= 2082.8M) ***
[11/21 15:14:21   1083s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2082.8M) ***
[11/21 15:14:21   1083s] *** Starting optimizing excluded clock nets MEM= 2082.8M) ***
[11/21 15:14:21   1083s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2082.8M) ***
[11/21 15:14:21   1083s] Info: Done creating the CCOpt slew target map.
[11/21 15:14:21   1083s] Begin: GigaOpt high fanout net optimization
[11/21 15:14:21   1083s] GigaOpt HFN: use maxLocalDensity 1.2
[11/21 15:14:21   1083s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/21 15:14:21   1083s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:03.5/2:20:24.9 (0.1), mem = 2082.8M
[11/21 15:14:21   1083s] Info: 57 io nets excluded
[11/21 15:14:21   1083s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:14:21   1083s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:14:21   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.2
[11/21 15:14:21   1083s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:14:21   1083s] ### Creating PhyDesignMc. totSessionCpu=0:18:03 mem=2082.8M
[11/21 15:14:21   1083s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/21 15:14:21   1083s] OPERPROF: Starting DPlace-Init at level 1, MEM:2082.8M, EPOCH TIME: 1763718261.495437
[11/21 15:14:21   1083s] Processing tracks to init pin-track alignment.
[11/21 15:14:21   1083s] z: 2, totalTracks: 1
[11/21 15:14:21   1083s] z: 4, totalTracks: 1
[11/21 15:14:21   1083s] z: 6, totalTracks: 1
[11/21 15:14:21   1083s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:14:21   1083s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2082.8M, EPOCH TIME: 1763718261.500373
[11/21 15:14:21   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:21   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:21   1083s] 
[11/21 15:14:21   1083s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:21   1083s] 
[11/21 15:14:21   1083s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:14:21   1083s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2082.8M, EPOCH TIME: 1763718261.510571
[11/21 15:14:21   1083s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2082.8M, EPOCH TIME: 1763718261.510621
[11/21 15:14:21   1083s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2082.8M, EPOCH TIME: 1763718261.510660
[11/21 15:14:21   1083s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2082.8MB).
[11/21 15:14:21   1083s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2082.8M, EPOCH TIME: 1763718261.511293
[11/21 15:14:21   1083s] TotalInstCnt at PhyDesignMc Initialization: 5645
[11/21 15:14:21   1083s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:04 mem=2082.8M
[11/21 15:14:21   1083s] ### Creating RouteCongInterface, started
[11/21 15:14:21   1083s] 
[11/21 15:14:21   1083s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[11/21 15:14:21   1083s] 
[11/21 15:14:21   1083s] #optDebug: {0, 1.000}
[11/21 15:14:21   1083s] ### Creating RouteCongInterface, finished
[11/21 15:14:21   1083s] ### Creating LA Mngr. totSessionCpu=0:18:04 mem=2082.8M
[11/21 15:14:21   1083s] ### Creating LA Mngr, finished. totSessionCpu=0:18:04 mem=2082.8M
[11/21 15:14:22   1083s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/21 15:14:22   1083s] Total-nets :: 6013, Stn-nets :: 57, ratio :: 0.947946 %, Total-len 325509, Stn-len 0
[11/21 15:14:22   1083s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2121.0M, EPOCH TIME: 1763718262.152181
[11/21 15:14:22   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:355).
[11/21 15:14:22   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:22   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:22   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:22   1083s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:2083.0M, EPOCH TIME: 1763718262.161616
[11/21 15:14:22   1083s] TotalInstCnt at PhyDesignMc Destruction: 5645
[11/21 15:14:22   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.2
[11/21 15:14:22   1083s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:18:03.8/2:20:25.7 (0.1), mem = 2083.0M
[11/21 15:14:22   1083s] 
[11/21 15:14:22   1083s] =============================================================================================
[11/21 15:14:22   1083s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.15-s110_1
[11/21 15:14:22   1083s] =============================================================================================
[11/21 15:14:22   1083s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:22   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:22   1083s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:22   1083s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.0    0.5
[11/21 15:14:22   1083s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/21 15:14:22   1083s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:22   1083s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:22   1083s] [ MISC                   ]          0:00:00.7  (  87.2 % )     0:00:00.7 /  0:00:00.3    0.5
[11/21 15:14:22   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:22   1083s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.4    0.5
[11/21 15:14:22   1083s] ---------------------------------------------------------------------------------------------
[11/21 15:14:22   1083s] 
[11/21 15:14:22   1083s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/21 15:14:22   1083s] End: GigaOpt high fanout net optimization
[11/21 15:14:22   1083s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/21 15:14:22   1083s] Deleting Lib Analyzer.
[11/21 15:14:22   1083s] Begin: GigaOpt Global Optimization
[11/21 15:14:22   1083s] *info: use new DP (enabled)
[11/21 15:14:22   1083s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/21 15:14:22   1083s] Info: 57 io nets excluded
[11/21 15:14:22   1083s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:14:22   1083s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:14:22   1083s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:04.0/2:20:25.9 (0.1), mem = 2099.0M
[11/21 15:14:22   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.3
[11/21 15:14:22   1083s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:14:22   1083s] ### Creating PhyDesignMc. totSessionCpu=0:18:04 mem=2099.0M
[11/21 15:14:22   1083s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/21 15:14:22   1083s] OPERPROF: Starting DPlace-Init at level 1, MEM:2099.0M, EPOCH TIME: 1763718262.377900
[11/21 15:14:22   1083s] Processing tracks to init pin-track alignment.
[11/21 15:14:22   1083s] z: 2, totalTracks: 1
[11/21 15:14:22   1083s] z: 4, totalTracks: 1
[11/21 15:14:22   1083s] z: 6, totalTracks: 1
[11/21 15:14:22   1083s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:14:22   1083s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2099.0M, EPOCH TIME: 1763718262.382891
[11/21 15:14:22   1083s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:22   1083s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:22   1083s] 
[11/21 15:14:22   1083s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:22   1083s] 
[11/21 15:14:22   1083s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:14:22   1083s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2099.0M, EPOCH TIME: 1763718262.393290
[11/21 15:14:22   1083s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2099.0M, EPOCH TIME: 1763718262.393342
[11/21 15:14:22   1083s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2099.0M, EPOCH TIME: 1763718262.393381
[11/21 15:14:22   1083s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2099.0MB).
[11/21 15:14:22   1083s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2099.0M, EPOCH TIME: 1763718262.394012
[11/21 15:14:22   1084s] TotalInstCnt at PhyDesignMc Initialization: 5645
[11/21 15:14:22   1084s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:04 mem=2099.0M
[11/21 15:14:22   1084s] ### Creating RouteCongInterface, started
[11/21 15:14:22   1084s] 
[11/21 15:14:22   1084s] Creating Lib Analyzer ...
[11/21 15:14:22   1084s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 15:14:22   1084s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 15:14:22   1084s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 15:14:22   1084s] 
[11/21 15:14:22   1084s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:14:23   1085s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:05 mem=2099.0M
[11/21 15:14:23   1085s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:05 mem=2099.0M
[11/21 15:14:23   1085s] Creating Lib Analyzer, finished. 
[11/21 15:14:23   1085s] 
[11/21 15:14:23   1085s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 15:14:23   1085s] 
[11/21 15:14:23   1085s] #optDebug: {0, 1.000}
[11/21 15:14:23   1085s] ### Creating RouteCongInterface, finished
[11/21 15:14:23   1085s] ### Creating LA Mngr. totSessionCpu=0:18:05 mem=2099.0M
[11/21 15:14:23   1085s] ### Creating LA Mngr, finished. totSessionCpu=0:18:05 mem=2099.0M
[11/21 15:14:23   1085s] *info: 57 io nets excluded
[11/21 15:14:23   1085s] *info: 18 clock nets excluded
[11/21 15:14:23   1085s] *info: 374 no-driver nets excluded.
[11/21 15:14:23   1085s] *info: 19 nets with fixed/cover wires excluded.
[11/21 15:14:24   1085s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2166.2M, EPOCH TIME: 1763718264.067216
[11/21 15:14:24   1085s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.018, MEM:2166.2M, EPOCH TIME: 1763718264.085162
[11/21 15:14:24   1085s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/21 15:14:24   1085s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/21 15:14:24   1085s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/21 15:14:24   1085s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/21 15:14:24   1085s] |   0.000|   0.000|   48.81%|   0:00:00.0| 2170.2M|dtmf_view_setup|       NA| NA                                                 |
[11/21 15:14:24   1085s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2170.2M) ***
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2170.2M) ***
[11/21 15:14:24   1085s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/21 15:14:24   1085s] Total-nets :: 6013, Stn-nets :: 57, ratio :: 0.947946 %, Total-len 325509, Stn-len 0
[11/21 15:14:24   1085s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2151.1M, EPOCH TIME: 1763718264.343872
[11/21 15:14:24   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5981).
[11/21 15:14:24   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:24   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:24   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:24   1085s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2111.1M, EPOCH TIME: 1763718264.354165
[11/21 15:14:24   1085s] TotalInstCnt at PhyDesignMc Destruction: 5645
[11/21 15:14:24   1085s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.3
[11/21 15:14:24   1085s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.5/0:00:02.0 (0.8), totSession cpu/real = 0:18:05.5/2:20:27.9 (0.1), mem = 2111.1M
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s] =============================================================================================
[11/21 15:14:24   1085s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.15-s110_1
[11/21 15:14:24   1085s] =============================================================================================
[11/21 15:14:24   1085s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:24   1085s] ---------------------------------------------------------------------------------------------
[11/21 15:14:24   1085s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:14:24   1085s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  50.8 % )     0:00:01.0 /  0:00:01.0    1.0
[11/21 15:14:24   1085s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:24   1085s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:14:24   1085s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.5
[11/21 15:14:24   1085s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/21 15:14:24   1085s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:24   1085s] [ TransformInit          ]      1   0:00:00.5  (  23.9 % )     0:00:00.5 /  0:00:00.2    0.5
[11/21 15:14:24   1085s] [ MISC                   ]          0:00:00.4  (  19.0 % )     0:00:00.4 /  0:00:00.2    0.5
[11/21 15:14:24   1085s] ---------------------------------------------------------------------------------------------
[11/21 15:14:24   1085s]  GlobalOpt #1 TOTAL                 0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.5    0.8
[11/21 15:14:24   1085s] ---------------------------------------------------------------------------------------------
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s] End: GigaOpt Global Optimization
[11/21 15:14:24   1085s] *** Timing Is met
[11/21 15:14:24   1085s] *** Check timing (0:00:00.0)
[11/21 15:14:24   1085s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/21 15:14:24   1085s] Deleting Lib Analyzer.
[11/21 15:14:24   1085s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/21 15:14:24   1085s] Info: 57 io nets excluded
[11/21 15:14:24   1085s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:14:24   1085s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:14:24   1085s] ### Creating LA Mngr. totSessionCpu=0:18:06 mem=2111.1M
[11/21 15:14:24   1085s] ### Creating LA Mngr, finished. totSessionCpu=0:18:06 mem=2111.1M
[11/21 15:14:24   1085s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/21 15:14:24   1085s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2111.1M, EPOCH TIME: 1763718264.552715
[11/21 15:14:24   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:24   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:24   1085s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2111.1M, EPOCH TIME: 1763718264.563274
[11/21 15:14:24   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:24   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:24   1085s] **INFO: Flow update: Design timing is met.
[11/21 15:14:24   1085s] **INFO: Flow update: Design timing is met.
[11/21 15:14:24   1085s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/21 15:14:24   1085s] Info: 57 io nets excluded
[11/21 15:14:24   1085s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:14:24   1085s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:14:24   1085s] ### Creating LA Mngr. totSessionCpu=0:18:06 mem=2109.1M
[11/21 15:14:24   1085s] ### Creating LA Mngr, finished. totSessionCpu=0:18:06 mem=2109.1M
[11/21 15:14:24   1085s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:14:24   1085s] ### Creating PhyDesignMc. totSessionCpu=0:18:06 mem=2166.4M
[11/21 15:14:24   1085s] OPERPROF: Starting DPlace-Init at level 1, MEM:2166.4M, EPOCH TIME: 1763718264.799946
[11/21 15:14:24   1085s] Processing tracks to init pin-track alignment.
[11/21 15:14:24   1085s] z: 2, totalTracks: 1
[11/21 15:14:24   1085s] z: 4, totalTracks: 1
[11/21 15:14:24   1085s] z: 6, totalTracks: 1
[11/21 15:14:24   1085s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:14:24   1085s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2166.4M, EPOCH TIME: 1763718264.804882
[11/21 15:14:24   1085s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:24   1085s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:14:24   1085s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2166.4M, EPOCH TIME: 1763718264.815274
[11/21 15:14:24   1085s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2166.4M, EPOCH TIME: 1763718264.815325
[11/21 15:14:24   1085s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2166.4M, EPOCH TIME: 1763718264.815369
[11/21 15:14:24   1085s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2166.4MB).
[11/21 15:14:24   1085s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2166.4M, EPOCH TIME: 1763718264.815984
[11/21 15:14:24   1085s] TotalInstCnt at PhyDesignMc Initialization: 5645
[11/21 15:14:24   1085s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:06 mem=2166.4M
[11/21 15:14:24   1085s] Begin: Area Reclaim Optimization
[11/21 15:14:24   1085s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:05.7/2:20:28.4 (0.1), mem = 2166.4M
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s] Creating Lib Analyzer ...
[11/21 15:14:24   1085s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 15:14:24   1085s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 15:14:24   1085s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 15:14:24   1085s] 
[11/21 15:14:24   1085s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:14:25   1086s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:07 mem=2170.4M
[11/21 15:14:25   1086s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:07 mem=2170.4M
[11/21 15:14:25   1086s] Creating Lib Analyzer, finished. 
[11/21 15:14:25   1086s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.4
[11/21 15:14:25   1086s] ### Creating RouteCongInterface, started
[11/21 15:14:25   1086s] 
[11/21 15:14:25   1086s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 15:14:25   1086s] 
[11/21 15:14:25   1086s] #optDebug: {0, 1.000}
[11/21 15:14:25   1086s] ### Creating RouteCongInterface, finished
[11/21 15:14:25   1086s] ### Creating LA Mngr. totSessionCpu=0:18:07 mem=2170.4M
[11/21 15:14:25   1086s] ### Creating LA Mngr, finished. totSessionCpu=0:18:07 mem=2170.4M
[11/21 15:14:26   1086s] Usable buffer cells for single buffer setup transform:
[11/21 15:14:26   1086s] CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
[11/21 15:14:26   1086s] Number of usable buffer cells above: 17
[11/21 15:14:26   1086s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2170.4M, EPOCH TIME: 1763718266.062116
[11/21 15:14:26   1086s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2170.4M, EPOCH TIME: 1763718266.062253
[11/21 15:14:26   1086s] Reclaim Optimization WNS Slack 0.093  TNS Slack 0.000 Density 48.81
[11/21 15:14:26   1086s] +---------+---------+--------+--------+------------+--------+
[11/21 15:14:26   1086s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/21 15:14:26   1086s] +---------+---------+--------+--------+------------+--------+
[11/21 15:14:26   1086s] |   48.81%|        -|   0.093|   0.000|   0:00:00.0| 2170.4M|
[11/21 15:14:26   1087s] |   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2171.4M|
[11/21 15:14:26   1087s] #optDebug: <stH: 5.0400 MiSeL: 180.0390>
[11/21 15:14:26   1087s] |   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2171.4M|
[11/21 15:14:26   1087s] |   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2172.4M|
[11/21 15:14:27   1087s] |   48.81%|        5|   0.093|   0.000|   0:00:01.0| 2209.0M|
[11/21 15:14:27   1087s] |   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2209.0M|
[11/21 15:14:27   1087s] #optDebug: <stH: 5.0400 MiSeL: 180.0390>
[11/21 15:14:27   1087s] #optDebug: RTR_SNLTF <10.0000 5.0400> <50.4000> 
[11/21 15:14:27   1087s] |   48.81%|        0|   0.093|   0.000|   0:00:00.0| 2209.0M|
[11/21 15:14:27   1087s] +---------+---------+--------+--------+------------+--------+
[11/21 15:14:27   1087s] Reclaim Optimization End WNS Slack 0.093  TNS Slack 0.000 Density 48.81
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/21 15:14:27   1087s] --------------------------------------------------------------
[11/21 15:14:27   1087s] |                                   | Total     | Sequential |
[11/21 15:14:27   1087s] --------------------------------------------------------------
[11/21 15:14:27   1087s] | Num insts resized                 |       0  |       0    |
[11/21 15:14:27   1087s] | Num insts undone                  |       5  |       3    |
[11/21 15:14:27   1087s] | Num insts Downsized               |       0  |       0    |
[11/21 15:14:27   1087s] | Num insts Samesized               |       0  |       0    |
[11/21 15:14:27   1087s] | Num insts Upsized                 |       0  |       0    |
[11/21 15:14:27   1087s] | Num multiple commits+uncommits    |       0  |       -    |
[11/21 15:14:27   1087s] --------------------------------------------------------------
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s] Number of times islegalLocAvaiable called = 9 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
[11/21 15:14:27   1087s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:03.0) **
[11/21 15:14:27   1087s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2209.0M, EPOCH TIME: 1763718267.467026
[11/21 15:14:27   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5981).
[11/21 15:14:27   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2209.0M, EPOCH TIME: 1763718267.476791
[11/21 15:14:27   1087s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2209.0M, EPOCH TIME: 1763718267.477906
[11/21 15:14:27   1087s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2209.0M, EPOCH TIME: 1763718267.477983
[11/21 15:14:27   1087s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2209.0M, EPOCH TIME: 1763718267.482782
[11/21 15:14:27   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:27   1087s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.024, MEM:2209.0M, EPOCH TIME: 1763718267.506519
[11/21 15:14:27   1087s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2209.0M, EPOCH TIME: 1763718267.506570
[11/21 15:14:27   1087s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2209.0M, EPOCH TIME: 1763718267.506609
[11/21 15:14:27   1087s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2209.0M, EPOCH TIME: 1763718267.507202
[11/21 15:14:27   1087s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2209.0M, EPOCH TIME: 1763718267.507312
[11/21 15:14:27   1087s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.029, MEM:2209.0M, EPOCH TIME: 1763718267.507377
[11/21 15:14:27   1087s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.030, MEM:2209.0M, EPOCH TIME: 1763718267.507407
[11/21 15:14:27   1087s] TDRefine: refinePlace mode is spiral
[11/21 15:14:27   1087s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.4
[11/21 15:14:27   1087s] OPERPROF: Starting RefinePlace at level 1, MEM:2209.0M, EPOCH TIME: 1763718267.525158
[11/21 15:14:27   1087s] *** Starting refinePlace (0:18:08 mem=2209.0M) ***
[11/21 15:14:27   1087s] Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.822e+04)
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:27   1087s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:14:27   1087s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2209.0M, EPOCH TIME: 1763718267.536683
[11/21 15:14:27   1087s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2209.0M, EPOCH TIME: 1763718267.537137
[11/21 15:14:27   1087s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:27   1087s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:27   1087s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2209.0M, EPOCH TIME: 1763718267.548555
[11/21 15:14:27   1087s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2209.0M, EPOCH TIME: 1763718267.549018
[11/21 15:14:27   1087s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2209.0M, EPOCH TIME: 1763718267.549060
[11/21 15:14:27   1087s] Starting refinePlace ...
[11/21 15:14:27   1087s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:27   1087s] One DDP V2 for no tweak run.
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:14:27   1087s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/21 15:14:27   1087s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:14:27   1087s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:14:27   1087s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2209.0MB) @(0:18:08 - 0:18:08).
[11/21 15:14:27   1087s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:14:27   1087s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2209.0MB
[11/21 15:14:27   1087s] Statistics of distance of Instance movement in refine placement:
[11/21 15:14:27   1087s]   maximum (X+Y) =         0.00 um
[11/21 15:14:27   1087s]   mean    (X+Y) =         0.00 um
[11/21 15:14:27   1087s] Summary Report:
[11/21 15:14:27   1087s] Instances move: 0 (out of 5626 movable)
[11/21 15:14:27   1087s] Instances flipped: 0
[11/21 15:14:27   1087s] Mean displacement: 0.00 um
[11/21 15:14:27   1087s] Max displacement: 0.00 um 
[11/21 15:14:27   1087s] Total instances moved : 0
[11/21 15:14:27   1087s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.162, MEM:2209.0M, EPOCH TIME: 1763718267.710636
[11/21 15:14:27   1087s] Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.822e+04)
[11/21 15:14:27   1087s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2209.0MB
[11/21 15:14:27   1087s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2209.0MB) @(0:18:08 - 0:18:08).
[11/21 15:14:27   1087s] *** Finished refinePlace (0:18:08 mem=2209.0M) ***
[11/21 15:14:27   1087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.4
[11/21 15:14:27   1087s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.187, MEM:2209.0M, EPOCH TIME: 1763718267.712213
[11/21 15:14:27   1087s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2209.0M, EPOCH TIME: 1763718267.728085
[11/21 15:14:27   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5813).
[11/21 15:14:27   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2209.0M, EPOCH TIME: 1763718267.737675
[11/21 15:14:27   1087s] *** maximum move = 0.00 um ***
[11/21 15:14:27   1087s] *** Finished re-routing un-routed nets (2209.0M) ***
[11/21 15:14:27   1087s] OPERPROF: Starting DPlace-Init at level 1, MEM:2209.0M, EPOCH TIME: 1763718267.751361
[11/21 15:14:27   1087s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2209.0M, EPOCH TIME: 1763718267.756097
[11/21 15:14:27   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:27   1087s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2209.0M, EPOCH TIME: 1763718267.766163
[11/21 15:14:27   1087s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2209.0M, EPOCH TIME: 1763718267.766220
[11/21 15:14:27   1087s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2209.0M, EPOCH TIME: 1763718267.766259
[11/21 15:14:27   1087s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2209.0M, EPOCH TIME: 1763718267.766847
[11/21 15:14:27   1087s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2209.0M, EPOCH TIME: 1763718267.766955
[11/21 15:14:27   1087s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2209.0M, EPOCH TIME: 1763718267.767019
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2209.0M) ***
[11/21 15:14:27   1087s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.4
[11/21 15:14:27   1087s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:03.0 (0.7), totSession cpu/real = 0:18:07.8/2:20:31.3 (0.1), mem = 2209.0M
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s] =============================================================================================
[11/21 15:14:27   1087s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.15-s110_1
[11/21 15:14:27   1087s] =============================================================================================
[11/21 15:14:27   1087s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:27   1087s] ---------------------------------------------------------------------------------------------
[11/21 15:14:27   1087s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:14:27   1087s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  33.4 % )     0:00:01.0 /  0:00:01.0    1.0
[11/21 15:14:27   1087s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:27   1087s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:27   1087s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/21 15:14:27   1087s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:27   1087s] [ OptimizationStep       ]      1   0:00:00.1  (   2.8 % )     0:00:01.4 /  0:00:00.6    0.5
[11/21 15:14:27   1087s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.7 % )     0:00:01.3 /  0:00:00.5    0.4
[11/21 15:14:27   1087s] [ OptGetWeight           ]    164   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:27   1087s] [ OptEval                ]    164   0:00:00.8  (  25.7 % )     0:00:00.8 /  0:00:00.5    0.6
[11/21 15:14:27   1087s] [ OptCommit              ]    164   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.4
[11/21 15:14:27   1087s] [ PostCommitDelayUpdate  ]    166   0:00:00.0  (   1.7 % )     0:00:00.5 /  0:00:00.0    0.1
[11/21 15:14:27   1087s] [ IncrDelayCalc          ]     12   0:00:00.4  (  14.6 % )     0:00:00.4 /  0:00:00.0    0.1
[11/21 15:14:27   1087s] [ RefinePlace            ]      1   0:00:00.3  (  10.9 % )     0:00:00.3 /  0:00:00.2    0.7
[11/21 15:14:27   1087s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:27   1087s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:27   1087s] [ MISC                   ]          0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.2    0.8
[11/21 15:14:27   1087s] ---------------------------------------------------------------------------------------------
[11/21 15:14:27   1087s]  AreaOpt #1 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.1    0.7
[11/21 15:14:27   1087s] ---------------------------------------------------------------------------------------------
[11/21 15:14:27   1087s] 
[11/21 15:14:27   1087s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2189.9M, EPOCH TIME: 1763718267.794893
[11/21 15:14:27   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:355).
[11/21 15:14:27   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:27   1087s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2128.9M, EPOCH TIME: 1763718267.804411
[11/21 15:14:27   1087s] TotalInstCnt at PhyDesignMc Destruction: 5645
[11/21 15:14:27   1087s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2128.93M, totSessionCpu=0:18:08).
[11/21 15:14:27   1087s] postCtsLateCongRepair #1 0
[11/21 15:14:27   1087s] postCtsLateCongRepair #1 0
[11/21 15:14:27   1087s] postCtsLateCongRepair #1 0
[11/21 15:14:27   1087s] postCtsLateCongRepair #1 0
[11/21 15:14:28   1087s] Starting local wire reclaim
[11/21 15:14:28   1087s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2128.9M, EPOCH TIME: 1763718268.076386
[11/21 15:14:28   1087s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2128.9M, EPOCH TIME: 1763718268.076466
[11/21 15:14:28   1087s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2128.9M, EPOCH TIME: 1763718268.076527
[11/21 15:14:28   1087s] Processing tracks to init pin-track alignment.
[11/21 15:14:28   1087s] z: 2, totalTracks: 1
[11/21 15:14:28   1087s] z: 4, totalTracks: 1
[11/21 15:14:28   1087s] z: 6, totalTracks: 1
[11/21 15:14:28   1087s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:14:28   1087s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2128.9M, EPOCH TIME: 1763718268.081522
[11/21 15:14:28   1087s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:28   1087s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:28   1087s] 
[11/21 15:14:28   1087s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:28   1087s] # Found 3 fixed insts to be non-legal.
[11/21 15:14:28   1087s] 
[11/21 15:14:28   1087s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:14:28   1087s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:2128.9M, EPOCH TIME: 1763718268.092073
[11/21 15:14:28   1087s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2128.9M, EPOCH TIME: 1763718268.092125
[11/21 15:14:28   1087s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2128.9M, EPOCH TIME: 1763718268.092163
[11/21 15:14:28   1087s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2128.9MB).
[11/21 15:14:28   1087s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.016, MEM:2128.9M, EPOCH TIME: 1763718268.092808
[11/21 15:14:28   1087s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.016, MEM:2128.9M, EPOCH TIME: 1763718268.092840
[11/21 15:14:28   1087s] TDRefine: refinePlace mode is spiral
[11/21 15:14:28   1087s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.5
[11/21 15:14:28   1087s] OPERPROF:   Starting RefinePlace at level 2, MEM:2128.9M, EPOCH TIME: 1763718268.092886
[11/21 15:14:28   1087s] *** Starting refinePlace (0:18:08 mem=2128.9M) ***
[11/21 15:14:28   1087s] Total net bbox length = 2.586e+05 (1.234e+05 1.352e+05) (ext = 2.822e+04)
[11/21 15:14:28   1087s] 
[11/21 15:14:28   1087s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:28   1087s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2128.9M, EPOCH TIME: 1763718268.107841
[11/21 15:14:28   1087s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2128.9M, EPOCH TIME: 1763718268.108315
[11/21 15:14:28   1087s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:28   1087s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:28   1087s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2128.9M, EPOCH TIME: 1763718268.109506
[11/21 15:14:28   1087s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.010, REAL:0.000, MEM:2128.9M, EPOCH TIME: 1763718268.109971
[11/21 15:14:28   1087s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2128.9M, EPOCH TIME: 1763718268.110015
[11/21 15:14:28   1087s] Starting refinePlace ...
[11/21 15:14:28   1087s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:28   1087s] One DDP V2 for no tweak run.
[11/21 15:14:28   1087s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2128.9M, EPOCH TIME: 1763718268.112185
[11/21 15:14:28   1087s] OPERPROF:         Starting spMPad at level 5, MEM:2132.3M, EPOCH TIME: 1763718268.148694
[11/21 15:14:28   1087s] OPERPROF:           Starting spContextMPad at level 6, MEM:2132.3M, EPOCH TIME: 1763718268.149657
[11/21 15:14:28   1087s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2132.3M, EPOCH TIME: 1763718268.149702
[11/21 15:14:28   1087s] MP Top (5626): mp=1.050. U=0.487.
[11/21 15:14:28   1087s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.041, MEM:2132.3M, EPOCH TIME: 1763718268.189437
[11/21 15:14:28   1087s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2132.3M, EPOCH TIME: 1763718268.190389
[11/21 15:14:28   1087s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2132.3M, EPOCH TIME: 1763718268.190429
[11/21 15:14:28   1087s] OPERPROF:             Starting InitSKP at level 7, MEM:2132.3M, EPOCH TIME: 1763718268.206715
[11/21 15:14:28   1087s] no activity file in design. spp won't run.
[11/21 15:14:28   1087s] no activity file in design. spp won't run.
[11/21 15:14:29   1088s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[11/21 15:14:29   1088s] OPERPROF:             Finished InitSKP at level 7, CPU:0.190, REAL:0.972, MEM:2137.7M, EPOCH TIME: 1763718269.178744
[11/21 15:14:29   1088s] Timing cost in AAE based: 46.0964431604043057
[11/21 15:14:29   1088s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.210, REAL:1.043, MEM:2142.3M, EPOCH TIME: 1763718269.233073
[11/21 15:14:29   1088s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.210, REAL:1.043, MEM:2142.3M, EPOCH TIME: 1763718269.233591
[11/21 15:14:29   1088s] SKP cleared!
[11/21 15:14:29   1088s] AAE Timing clean up.
[11/21 15:14:29   1088s] Tweakage: fix icg 1, fix clk 0.
[11/21 15:14:29   1088s] Tweakage: density cost 1, scale 0.4.
[11/21 15:14:29   1088s] Tweakage: activity cost 0, scale 1.0.
[11/21 15:14:29   1088s] Tweakage: timing cost on, scale 1.0.
[11/21 15:14:29   1088s] OPERPROF:         Starting CoreOperation at level 5, MEM:2142.3M, EPOCH TIME: 1763718269.399019
[11/21 15:14:29   1088s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2142.3M, EPOCH TIME: 1763718269.450352
[11/21 15:14:29   1088s] Tweakage swap 325 pairs.
[11/21 15:14:29   1088s] Tweakage swap 175 pairs.
[11/21 15:14:30   1088s] Tweakage swap 448 pairs.
[11/21 15:14:30   1088s] Tweakage swap 161 pairs.
[11/21 15:14:30   1089s] Tweakage swap 21 pairs.
[11/21 15:14:30   1089s] Tweakage swap 27 pairs.
[11/21 15:14:30   1089s] Tweakage swap 66 pairs.
[11/21 15:14:31   1089s] Tweakage swap 32 pairs.
[11/21 15:14:31   1089s] Tweakage swap 5 pairs.
[11/21 15:14:31   1089s] Tweakage swap 5 pairs.
[11/21 15:14:31   1090s] Tweakage swap 18 pairs.
[11/21 15:14:31   1090s] Tweakage swap 6 pairs.
[11/21 15:14:31   1090s] Tweakage swap 62 pairs.
[11/21 15:14:32   1090s] Tweakage swap 25 pairs.
[11/21 15:14:32   1090s] Tweakage swap 107 pairs.
[11/21 15:14:32   1090s] Tweakage swap 39 pairs.
[11/21 15:14:32   1090s] Tweakage swap 14 pairs.
[11/21 15:14:32   1091s] Tweakage swap 7 pairs.
[11/21 15:14:32   1091s] Tweakage swap 19 pairs.
[11/21 15:14:32   1091s] Tweakage swap 6 pairs.
[11/21 15:14:32   1091s] Tweakage swap 1 pairs.
[11/21 15:14:32   1091s] Tweakage swap 2 pairs.
[11/21 15:14:33   1091s] Tweakage swap 5 pairs.
[11/21 15:14:33   1091s] Tweakage swap 1 pairs.
[11/21 15:14:33   1091s] Tweakage move 561 insts.
[11/21 15:14:33   1091s] Tweakage move 192 insts.
[11/21 15:14:33   1091s] Tweakage move 78 insts.
[11/21 15:14:33   1091s] Tweakage move 23 insts.
[11/21 15:14:33   1091s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:3.790, REAL:3.911, MEM:2142.3M, EPOCH TIME: 1763718273.361244
[11/21 15:14:33   1091s] OPERPROF:         Finished CoreOperation at level 5, CPU:3.790, REAL:3.963, MEM:2142.3M, EPOCH TIME: 1763718273.361555
[11/21 15:14:33   1091s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:4.010, REAL:5.250, MEM:2142.3M, EPOCH TIME: 1763718273.362222
[11/21 15:14:33   1091s] Move report: Congestion aware Tweak moves 2320 insts, mean move: 7.29 um, max move: 99.06 um 
[11/21 15:14:33   1091s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/FE_OFC0_scan_enI): (693.00, 446.32) --> (696.30, 542.08)
[11/21 15:14:33   1091s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:04.0, real=0:00:05.0, mem=2142.3mb) @(0:18:08 - 0:18:12).
[11/21 15:14:33   1091s] 
[11/21 15:14:33   1091s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:14:33   1091s] Move report: legalization moves 8 insts, mean move: 4.17 um, max move: 13.38 um spiral
[11/21 15:14:33   1091s] 	Max move on inst (DTMF_INST/RAM_256x16_TEST_INST/i_5): (986.70, 778.96) --> (990.00, 768.88)
[11/21 15:14:33   1091s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:14:33   1091s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:14:33   1091s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2142.3MB) @(0:18:12 - 0:18:12).
[11/21 15:14:33   1091s] Move report: Detail placement moves 2321 insts, mean move: 7.27 um, max move: 99.06 um 
[11/21 15:14:33   1091s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/FE_OFC0_scan_enI): (693.00, 446.32) --> (696.30, 542.08)
[11/21 15:14:33   1091s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:05.0 MEM: 2142.3MB
[11/21 15:14:33   1091s] Statistics of distance of Instance movement in refine placement:
[11/21 15:14:33   1091s]   maximum (X+Y) =        99.06 um
[11/21 15:14:33   1091s]   inst (DTMF_INST/TDSP_CORE_INST/FE_OFC0_scan_enI) with max move: (693, 446.32) -> (696.3, 542.08)
[11/21 15:14:33   1091s]   mean    (X+Y) =         7.27 um
[11/21 15:14:33   1091s] Summary Report:
[11/21 15:14:33   1091s] Instances move: 2321 (out of 5626 movable)
[11/21 15:14:33   1091s] Instances flipped: 0
[11/21 15:14:33   1091s] Mean displacement: 7.27 um
[11/21 15:14:33   1091s] Max displacement: 99.06 um (Instance: DTMF_INST/TDSP_CORE_INST/FE_OFC0_scan_enI) (693, 446.32) -> (696.3, 542.08)
[11/21 15:14:33   1091s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: BUFX3
[11/21 15:14:33   1091s] Total instances moved : 2321
[11/21 15:14:33   1091s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.120, REAL:5.417, MEM:2142.3M, EPOCH TIME: 1763718273.526943
[11/21 15:14:33   1091s] Total net bbox length = 2.532e+05 (1.212e+05 1.320e+05) (ext = 2.850e+04)
[11/21 15:14:33   1091s] Runtime: CPU: 0:00:04.1 REAL: 0:00:05.0 MEM: 2142.3MB
[11/21 15:14:33   1091s] [CPU] RefinePlace/total (cpu=0:00:04.1, real=0:00:05.0, mem=2142.3MB) @(0:18:08 - 0:18:12).
[11/21 15:14:33   1091s] *** Finished refinePlace (0:18:12 mem=2142.3M) ***
[11/21 15:14:33   1091s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.5
[11/21 15:14:33   1091s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.130, REAL:5.436, MEM:2142.3M, EPOCH TIME: 1763718273.528653
[11/21 15:14:33   1091s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2142.3M, EPOCH TIME: 1763718273.528695
[11/21 15:14:33   1091s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5813).
[11/21 15:14:33   1091s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:33   1091s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:33   1091s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:33   1092s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.012, MEM:2130.3M, EPOCH TIME: 1763718273.540200
[11/21 15:14:33   1092s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.170, REAL:5.464, MEM:2130.3M, EPOCH TIME: 1763718273.540266
[11/21 15:14:33   1092s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:14:33   1092s] #################################################################################
[11/21 15:14:33   1092s] # Design Stage: PreRoute
[11/21 15:14:33   1092s] # Design Name: DTMF_CHIP
[11/21 15:14:33   1092s] # Design Mode: 180nm
[11/21 15:14:33   1092s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:14:33   1092s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:14:33   1092s] # Signoff Settings: SI Off 
[11/21 15:14:33   1092s] #################################################################################
[11/21 15:14:33   1092s] Calculate delays in BcWc mode...
[11/21 15:14:33   1092s] Topological Sorting (REAL = 0:00:00.0, MEM = 2110.8M, InitMEM = 2110.8M)
[11/21 15:14:33   1092s] Start delay calculation (fullDC) (1 T). (MEM=2110.82)
[11/21 15:14:33   1092s] End AAE Lib Interpolated Model. (MEM=2122.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:34   1093s] Total number of fetched objects 6258
[11/21 15:14:34   1093s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:34   1093s] End delay calculation. (MEM=2138.77 CPU=0:00:00.7 REAL=0:00:01.0)
[11/21 15:14:34   1093s] End delay calculation (fullDC). (MEM=2138.77 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:14:34   1093s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2138.8M) ***
[11/21 15:14:34   1093s] eGR doReRoute: optGuide
[11/21 15:14:34   1093s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2138.8M, EPOCH TIME: 1763718274.979443
[11/21 15:14:34   1093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:34   1093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:34   1093s] All LLGs are deleted
[11/21 15:14:34   1093s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:34   1093s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:34   1093s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2138.8M, EPOCH TIME: 1763718274.979521
[11/21 15:14:34   1093s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2138.8M, EPOCH TIME: 1763718274.979564
[11/21 15:14:34   1093s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2091.8M, EPOCH TIME: 1763718274.980011
[11/21 15:14:34   1093s] {MMLU 0 19 6031}
[11/21 15:14:34   1093s] ### Creating LA Mngr. totSessionCpu=0:18:13 mem=2091.8M
[11/21 15:14:34   1093s] ### Creating LA Mngr, finished. totSessionCpu=0:18:13 mem=2091.8M
[11/21 15:14:34   1093s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2091.77 MB )
[11/21 15:14:34   1093s] (I)      ==================== Layers =====================
[11/21 15:14:34   1093s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:14:34   1093s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:14:34   1093s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:14:34   1093s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:14:34   1093s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:14:34   1093s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:14:34   1093s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:14:34   1093s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:14:34   1093s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:14:34   1093s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:14:34   1093s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:14:34   1093s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:14:34   1093s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:14:34   1093s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:14:34   1093s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:14:34   1093s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:14:34   1093s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:14:34   1093s] (I)      Started Import and model ( Curr Mem: 2091.77 MB )
[11/21 15:14:34   1093s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:35   1093s] (I)      == Non-default Options ==
[11/21 15:14:35   1093s] (I)      Maximum routing layer                              : 4
[11/21 15:14:35   1093s] (I)      Number of threads                                  : 1
[11/21 15:14:35   1093s] (I)      Method to set GCell size                           : row
[11/21 15:14:35   1093s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:14:35   1093s] (I)      Use row-based GCell size
[11/21 15:14:35   1093s] (I)      Use row-based GCell align
[11/21 15:14:35   1093s] (I)      layer 0 area = 0
[11/21 15:14:35   1093s] (I)      layer 1 area = 0
[11/21 15:14:35   1093s] (I)      layer 2 area = 0
[11/21 15:14:35   1093s] (I)      layer 3 area = 0
[11/21 15:14:35   1093s] (I)      GCell unit size   : 10080
[11/21 15:14:35   1093s] (I)      GCell multiplier  : 1
[11/21 15:14:35   1093s] (I)      GCell row height  : 10080
[11/21 15:14:35   1093s] (I)      Actual row height : 10080
[11/21 15:14:35   1093s] (I)      GCell align ref   : 670560 670880
[11/21 15:14:35   1093s] [NR-eGR] Track table information for default rule: 
[11/21 15:14:35   1093s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:14:35   1093s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:14:35   1093s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:14:35   1093s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:14:35   1093s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:14:35   1093s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:14:35   1093s] (I)      ================ Default via ================
[11/21 15:14:35   1093s] (I)      +---+------------------+--------------------+
[11/21 15:14:35   1093s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:14:35   1093s] (I)      +---+------------------+--------------------+
[11/21 15:14:35   1093s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:14:35   1093s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:14:35   1093s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:14:35   1093s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:14:35   1093s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:14:35   1093s] (I)      +---+------------------+--------------------+
[11/21 15:14:35   1093s] [NR-eGR] Read 3049 PG shapes
[11/21 15:14:35   1093s] [NR-eGR] Read 0 clock shapes
[11/21 15:14:35   1093s] [NR-eGR] Read 0 other shapes
[11/21 15:14:35   1093s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:14:35   1093s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:14:35   1093s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:14:35   1093s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:14:35   1093s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:14:35   1093s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:14:35   1093s] [NR-eGR] #Other Blockages    : 0
[11/21 15:14:35   1093s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:14:35   1093s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1561
[11/21 15:14:35   1093s] [NR-eGR] Read 6013 nets ( ignored 19 )
[11/21 15:14:35   1093s] (I)      early_global_route_priority property id does not exist.
[11/21 15:14:35   1093s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1561  Num CS=0
[11/21 15:14:35   1093s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 630
[11/21 15:14:35   1093s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 780
[11/21 15:14:35   1093s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 151
[11/21 15:14:35   1093s] (I)      Number of ignored nets                =     19
[11/21 15:14:35   1093s] (I)      Number of connected nets              =      0
[11/21 15:14:35   1093s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/21 15:14:35   1093s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:14:35   1093s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:14:35   1093s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:14:35   1093s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:14:35   1093s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:14:35   1093s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:14:35   1093s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:14:35   1093s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:14:35   1093s] (I)      Ndr track 0 does not exist
[11/21 15:14:35   1093s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:14:35   1093s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:14:35   1093s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:14:35   1093s] (I)      Site width          :  1320  (dbu)
[11/21 15:14:35   1093s] (I)      Row height          : 10080  (dbu)
[11/21 15:14:35   1093s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:14:35   1093s] (I)      GCell width         : 10080  (dbu)
[11/21 15:14:35   1093s] (I)      GCell height        : 10080  (dbu)
[11/21 15:14:35   1093s] (I)      Grid                :   300   300     4
[11/21 15:14:35   1093s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:14:35   1093s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:14:35   1093s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:14:35   1093s] (I)      Default wire width  :   460   560   560   560
[11/21 15:14:35   1093s] (I)      Default wire space  :   460   560   560   560
[11/21 15:14:35   1093s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:14:35   1093s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:14:35   1093s] (I)      First track coord   :   560   660   560   660
[11/21 15:14:35   1093s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:14:35   1093s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:14:35   1093s] (I)      Num of masks        :     1     1     1     1
[11/21 15:14:35   1093s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:14:35   1093s] (I)      --------------------------------------------------------
[11/21 15:14:35   1093s] 
[11/21 15:14:35   1093s] [NR-eGR] ============ Routing rule table ============
[11/21 15:14:35   1093s] [NR-eGR] Rule id: 1  Nets: 5937
[11/21 15:14:35   1093s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:14:35   1093s] (I)                    Layer     2     3     4 
[11/21 15:14:35   1093s] (I)                    Pitch  1320  1120  1320 
[11/21 15:14:35   1093s] (I)             #Used tracks     1     1     1 
[11/21 15:14:35   1093s] (I)       #Fully used tracks     1     1     1 
[11/21 15:14:35   1093s] [NR-eGR] ========================================
[11/21 15:14:35   1093s] [NR-eGR] 
[11/21 15:14:35   1093s] (I)      =============== Blocked Tracks ===============
[11/21 15:14:35   1093s] (I)      +-------+---------+----------+---------------+
[11/21 15:14:35   1093s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:14:35   1093s] (I)      +-------+---------+----------+---------------+
[11/21 15:14:35   1093s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:14:35   1093s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:14:35   1093s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:14:35   1093s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:14:35   1093s] (I)      +-------+---------+----------+---------------+
[11/21 15:14:35   1093s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2098.84 MB )
[11/21 15:14:35   1093s] (I)      Reset routing kernel
[11/21 15:14:35   1093s] (I)      Started Global Routing ( Curr Mem: 2098.84 MB )
[11/21 15:14:35   1093s] (I)      totalPins=21811  totalGlobalPin=20542 (94.18%)
[11/21 15:14:35   1093s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:14:35   1093s] [NR-eGR] Layer group 1: route 5937 net(s) in layer range [2, 4]
[11/21 15:14:35   1093s] (I)      
[11/21 15:14:35   1093s] (I)      ============  Phase 1a Route ============
[11/21 15:14:35   1093s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[11/21 15:14:35   1093s] (I)      Usage: 57049 = (27980 H, 29069 V) = (7.90% H, 4.71% V) = (1.410e+05um H, 1.465e+05um V)
[11/21 15:14:35   1093s] (I)      
[11/21 15:14:35   1093s] (I)      ============  Phase 1b Route ============
[11/21 15:14:35   1093s] (I)      Usage: 57080 = (27989 H, 29091 V) = (7.90% H, 4.72% V) = (1.411e+05um H, 1.466e+05um V)
[11/21 15:14:35   1093s] (I)      Overflow of layer group 1: 0.18% H + 0.46% V. EstWL: 2.876832e+05um
[11/21 15:14:35   1093s] (I)      Congestion metric : 0.18%H 0.46%V, 0.64%HV
[11/21 15:14:35   1093s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:14:35   1093s] (I)      
[11/21 15:14:35   1093s] (I)      ============  Phase 1c Route ============
[11/21 15:14:35   1093s] (I)      Level2 Grid: 60 x 60
[11/21 15:14:35   1093s] (I)      Usage: 58941 = (29794 H, 29147 V) = (8.41% H, 4.73% V) = (1.502e+05um H, 1.469e+05um V)
[11/21 15:14:35   1093s] (I)      
[11/21 15:14:35   1093s] (I)      ============  Phase 1d Route ============
[11/21 15:14:35   1093s] (I)      Usage: 58935 = (29780 H, 29155 V) = (8.40% H, 4.73% V) = (1.501e+05um H, 1.469e+05um V)
[11/21 15:14:35   1093s] (I)      
[11/21 15:14:35   1093s] (I)      ============  Phase 1e Route ============
[11/21 15:14:35   1093s] (I)      Usage: 58935 = (29780 H, 29155 V) = (8.40% H, 4.73% V) = (1.501e+05um H, 1.469e+05um V)
[11/21 15:14:35   1093s] [NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.14% V. EstWL: 2.970324e+05um
[11/21 15:14:35   1093s] (I)      
[11/21 15:14:35   1093s] (I)      ============  Phase 1l Route ============
[11/21 15:14:35   1093s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:14:35   1093s] (I)      Layer  2:     316851     27668       154      335633      349348    (49.00%) 
[11/21 15:14:35   1093s] (I)      Layer  3:     355620     33380       161      414684      392616    (51.37%) 
[11/21 15:14:35   1093s] (I)      Layer  4:     300731     13365        26      346324      338657    (50.56%) 
[11/21 15:14:35   1093s] (I)      Total:        973202     74413       341     1096641     1080621    (50.37%) 
[11/21 15:14:35   1093s] (I)      
[11/21 15:14:35   1093s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:14:35   1093s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 15:14:35   1093s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:14:35   1093s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/21 15:14:35   1093s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:14:35   1093s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:14:35   1093s] [NR-eGR]  Metal2 ( 2)       133( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[11/21 15:14:35   1093s] [NR-eGR]  Metal3 ( 3)        52( 0.12%)         3( 0.01%)         6( 0.01%)   ( 0.14%) 
[11/21 15:14:35   1093s] [NR-eGR]  Metal4 ( 4)        22( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 15:14:35   1093s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:14:35   1093s] [NR-eGR]        Total       207( 0.15%)         3( 0.00%)         6( 0.00%)   ( 0.16%) 
[11/21 15:14:35   1093s] [NR-eGR] 
[11/21 15:14:35   1093s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2108.35 MB )
[11/21 15:14:35   1093s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 15:14:35   1093s] [NR-eGR] Overflow after Early Global Route 0.14% H + 0.13% V
[11/21 15:14:35   1093s] (I)      ============= Track Assignment ============
[11/21 15:14:35   1093s] (I)      Started Track Assignment (1T) ( Curr Mem: 2108.35 MB )
[11/21 15:14:35   1093s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:14:35   1093s] (I)      Run Multi-thread track assignment
[11/21 15:14:35   1093s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2108.35 MB )
[11/21 15:14:35   1093s] (I)      Started Export ( Curr Mem: 2108.35 MB )
[11/21 15:14:35   1093s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:14:35   1093s] [NR-eGR] -----------------------------------
[11/21 15:14:35   1093s] [NR-eGR]  Metal1  (1H)             0  22222 
[11/21 15:14:35   1093s] [NR-eGR]  Metal2  (2V)         98807  30858 
[11/21 15:14:35   1093s] [NR-eGR]  Metal3  (3H)        157832   4352 
[11/21 15:14:35   1093s] [NR-eGR]  Metal4  (4V)         61299     98 
[11/21 15:14:35   1093s] [NR-eGR]  Metal5  (5H)           554     61 
[11/21 15:14:35   1093s] [NR-eGR]  Metal6  (6V)           312      0 
[11/21 15:14:35   1093s] [NR-eGR] -----------------------------------
[11/21 15:14:35   1093s] [NR-eGR]          Total       318804  57591 
[11/21 15:14:35   1093s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:14:35   1093s] [NR-eGR] Total half perimeter of net bounding box: 253222um
[11/21 15:14:35   1093s] [NR-eGR] Total length: 318804um, number of vias: 57591
[11/21 15:14:35   1093s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:14:35   1093s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/21 15:14:35   1093s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:14:35   1093s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2098.83 MB )
[11/21 15:14:35   1093s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.29 sec, Curr Mem: 2087.83 MB )
[11/21 15:14:35   1093s] (I)      ======================================= Runtime Summary =======================================
[11/21 15:14:35   1093s] (I)       Step                                              %      Start     Finish      Real       CPU 
[11/21 15:14:35   1093s] (I)      -----------------------------------------------------------------------------------------------
[11/21 15:14:35   1093s] (I)       Early Global Route kernel                   100.00%  84.88 sec  85.16 sec  0.29 sec  0.27 sec 
[11/21 15:14:35   1093s] (I)       +-Import and model                           18.17%  84.88 sec  84.93 sec  0.05 sec  0.04 sec 
[11/21 15:14:35   1093s] (I)       | +-Create place DB                           4.88%  84.88 sec  84.89 sec  0.01 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | +-Import place data                       4.85%  84.88 sec  84.89 sec  0.01 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Read instances and placement          1.44%  84.88 sec  84.88 sec  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Read nets                             3.35%  84.88 sec  84.89 sec  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | +-Create route DB                          11.44%  84.89 sec  84.93 sec  0.03 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | +-Import route data (1T)                 11.36%  84.89 sec  84.93 sec  0.03 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.64%  84.89 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Read routing blockages              0.00%  84.89 sec  84.89 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Read instance blockages             0.39%  84.89 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Read PG blockages                   0.03%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Read clock blockages                0.01%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Read other blockages                0.00%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Read halo blockages                 0.01%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Read boundary cut boxes             0.00%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Read blackboxes                       0.00%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Read prerouted                        0.73%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Read unlegalized nets                 0.13%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Read nets                             0.47%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Set up via pillars                    0.01%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Initialize 3D grid graph              0.20%  84.90 sec  84.90 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Model blockage capacity               8.18%  84.90 sec  84.92 sec  0.02 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Initialize 3D capacity              7.85%  84.90 sec  84.92 sec  0.02 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | +-Read aux data                             0.00%  84.93 sec  84.93 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | +-Others data preparation                   0.17%  84.93 sec  84.93 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | +-Create route kernel                       1.39%  84.93 sec  84.93 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       +-Global Routing                             29.17%  84.93 sec  85.01 sec  0.08 sec  0.09 sec 
[11/21 15:14:35   1093s] (I)       | +-Initialization                            0.50%  84.93 sec  84.93 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | +-Net group 1                              26.92%  84.93 sec  85.01 sec  0.08 sec  0.08 sec 
[11/21 15:14:35   1093s] (I)       | | +-Generate topology                       1.62%  84.93 sec  84.94 sec  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | +-Phase 1a                                4.98%  84.94 sec  84.96 sec  0.01 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Pattern routing (1T)                  3.33%  84.94 sec  84.95 sec  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.94%  84.95 sec  84.96 sec  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Add via demand to 2D                  0.58%  84.96 sec  84.96 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | +-Phase 1b                                2.11%  84.96 sec  84.96 sec  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Monotonic routing (1T)                1.99%  84.96 sec  84.96 sec  0.01 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | +-Phase 1c                                5.61%  84.96 sec  84.98 sec  0.02 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Two level Routing                     5.57%  84.96 sec  84.98 sec  0.02 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Two Level Routing (Regular)         3.21%  84.97 sec  84.97 sec  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Two Level Routing (Strong)          2.10%  84.97 sec  84.98 sec  0.01 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | +-Phase 1d                                1.45%  84.98 sec  84.98 sec  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Detoured routing (1T)                 1.41%  84.98 sec  84.98 sec  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | | +-Phase 1e                                0.42%  84.98 sec  84.99 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Route legalization                    0.31%  84.98 sec  84.99 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | | | +-Legalize Blockage Violations        0.29%  84.99 sec  84.99 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | | +-Phase 1l                                8.13%  84.99 sec  85.01 sec  0.02 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | | +-Layer assignment (1T)                 6.88%  84.99 sec  85.01 sec  0.02 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | +-Clean cong LA                             0.00%  85.01 sec  85.01 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       +-Export 3D cong map                          2.61%  85.01 sec  85.02 sec  0.01 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | +-Export 2D cong map                        0.54%  85.02 sec  85.02 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       +-Extract Global 3D Wires                     0.38%  85.03 sec  85.03 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       +-Track Assignment (1T)                      21.03%  85.03 sec  85.09 sec  0.06 sec  0.06 sec 
[11/21 15:14:35   1093s] (I)       | +-Initialization                            0.08%  85.03 sec  85.03 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | +-Track Assignment Kernel                  20.58%  85.03 sec  85.09 sec  0.06 sec  0.06 sec 
[11/21 15:14:35   1093s] (I)       | +-Free Memory                               0.01%  85.09 sec  85.09 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       +-Export                                     24.71%  85.09 sec  85.16 sec  0.07 sec  0.07 sec 
[11/21 15:14:35   1093s] (I)       | +-Export DB wires                           6.67%  85.09 sec  85.11 sec  0.02 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | +-Export all nets                         5.17%  85.09 sec  85.11 sec  0.01 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)       | | +-Set wire vias                           1.10%  85.11 sec  85.11 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | +-Report wirelength                         2.30%  85.11 sec  85.12 sec  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)       | +-Update net boxes                          2.33%  85.12 sec  85.12 sec  0.01 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)       | +-Update timing                            13.28%  85.12 sec  85.16 sec  0.04 sec  0.04 sec 
[11/21 15:14:35   1093s] (I)       +-Postprocess design                          0.85%  85.16 sec  85.16 sec  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)      ======================= Summary by functions ========================
[11/21 15:14:35   1093s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:14:35   1093s] (I)      ---------------------------------------------------------------------
[11/21 15:14:35   1093s] (I)        0  Early Global Route kernel           100.00%  0.29 sec  0.27 sec 
[11/21 15:14:35   1093s] (I)        1  Global Routing                       29.17%  0.08 sec  0.09 sec 
[11/21 15:14:35   1093s] (I)        1  Export                               24.71%  0.07 sec  0.07 sec 
[11/21 15:14:35   1093s] (I)        1  Track Assignment (1T)                21.03%  0.06 sec  0.06 sec 
[11/21 15:14:35   1093s] (I)        1  Import and model                     18.17%  0.05 sec  0.04 sec 
[11/21 15:14:35   1093s] (I)        1  Export 3D cong map                    2.61%  0.01 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        1  Postprocess design                    0.85%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        1  Extract Global 3D Wires               0.38%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        2  Net group 1                          26.92%  0.08 sec  0.08 sec 
[11/21 15:14:35   1093s] (I)        2  Track Assignment Kernel              20.58%  0.06 sec  0.06 sec 
[11/21 15:14:35   1093s] (I)        2  Update timing                        13.28%  0.04 sec  0.04 sec 
[11/21 15:14:35   1093s] (I)        2  Create route DB                      11.44%  0.03 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        2  Export DB wires                       6.67%  0.02 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        2  Create place DB                       4.88%  0.01 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        2  Update net boxes                      2.33%  0.01 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        2  Report wirelength                     2.30%  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        2  Create route kernel                   1.39%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        2  Initialization                        0.58%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        2  Export 2D cong map                    0.54%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        3  Import route data (1T)               11.36%  0.03 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        3  Phase 1l                              8.13%  0.02 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        3  Phase 1c                              5.61%  0.02 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        3  Export all nets                       5.17%  0.01 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        3  Phase 1a                              4.98%  0.01 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        3  Import place data                     4.85%  0.01 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        3  Phase 1b                              2.11%  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        3  Generate topology                     1.62%  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        3  Phase 1d                              1.45%  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        3  Set wire vias                         1.10%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        3  Phase 1e                              0.42%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Model blockage capacity               8.18%  0.02 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        4  Layer assignment (1T)                 6.88%  0.02 sec  0.02 sec 
[11/21 15:14:35   1093s] (I)        4  Two level Routing                     5.57%  0.02 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        4  Read nets                             3.81%  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        4  Pattern routing (1T)                  3.33%  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        4  Monotonic routing (1T)                1.99%  0.01 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Read instances and placement          1.44%  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        4  Detoured routing (1T)                 1.41%  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        4  Pattern Routing Avoiding Blockages    0.94%  0.00 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        4  Read prerouted                        0.73%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Read blockages ( Layer 2-4 )          0.64%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Add via demand to 2D                  0.58%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Route legalization                    0.31%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Initialize 3D grid graph              0.20%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Read unlegalized nets                 0.13%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Initialize 3D capacity                7.85%  0.02 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        5  Two Level Routing (Regular)           3.21%  0.01 sec  0.01 sec 
[11/21 15:14:35   1093s] (I)        5  Two Level Routing (Strong)            2.10%  0.01 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Read instance blockages               0.39%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Legalize Blockage Violations          0.29%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:14:35   1093s] Extraction called for design 'DTMF_CHIP' of instances=5720 and nets=6389 using extraction engine 'preRoute' .
[11/21 15:14:35   1093s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:14:35   1093s] RC Extraction called in multi-corner(1) mode.
[11/21 15:14:35   1093s] RCMode: PreRoute
[11/21 15:14:35   1093s]       RC Corner Indexes            0   
[11/21 15:14:35   1093s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:14:35   1093s] Resistance Scaling Factor    : 1.00000 
[11/21 15:14:35   1093s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:14:35   1093s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:14:35   1093s] Shrink Factor                : 1.00000
[11/21 15:14:35   1093s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:14:35   1093s] Using capacitance table file ...
[11/21 15:14:35   1093s] 
[11/21 15:14:35   1093s] Trim Metal Layers:
[11/21 15:14:35   1093s] LayerId::1 widthSet size::4
[11/21 15:14:35   1093s] LayerId::2 widthSet size::4
[11/21 15:14:35   1093s] LayerId::3 widthSet size::4
[11/21 15:14:35   1093s] LayerId::4 widthSet size::4
[11/21 15:14:35   1093s] LayerId::5 widthSet size::4
[11/21 15:14:35   1093s] LayerId::6 widthSet size::3
[11/21 15:14:35   1093s] Updating RC grid for preRoute extraction ...
[11/21 15:14:35   1093s] eee: pegSigSF::1.070000
[11/21 15:14:35   1093s] Initializing multi-corner capacitance tables ... 
[11/21 15:14:35   1093s] Initializing multi-corner resistance tables ...
[11/21 15:14:35   1093s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:14:35   1093s] eee: l::2 avDens::0.151631 usedTrk::1972.017056 availTrk::13005.325876 sigTrk::1972.017056
[11/21 15:14:35   1093s] eee: l::3 avDens::0.154798 usedTrk::3133.968243 availTrk::20245.552152 sigTrk::3133.968243
[11/21 15:14:35   1093s] eee: l::4 avDens::0.070371 usedTrk::1218.582238 availTrk::17316.540723 sigTrk::1218.582238
[11/21 15:14:35   1093s] eee: l::5 avDens::0.031949 usedTrk::131.451290 availTrk::4114.390550 sigTrk::131.451290
[11/21 15:14:35   1093s] eee: l::6 avDens::0.043185 usedTrk::250.667461 availTrk::5804.528439 sigTrk::250.667461
[11/21 15:14:35   1093s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:14:35   1093s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256347 uaWl=1.000000 uaWlH=0.186635 aWlH=0.000000 lMod=0 pMax=0.854300 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:14:35   1093s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2083.832M)
[11/21 15:14:35   1093s] Compute RC Scale Done ...
[11/21 15:14:35   1093s] OPERPROF: Starting HotSpotCal at level 1, MEM:2102.9M, EPOCH TIME: 1763718275.577884
[11/21 15:14:35   1093s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:35   1093s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 15:14:35   1093s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:35   1093s] [hotspot] | normalized |          0.00 |          0.00 |
[11/21 15:14:35   1093s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:35   1093s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/21 15:14:35   1093s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/21 15:14:35   1093s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2102.9M, EPOCH TIME: 1763718275.580608
[11/21 15:14:35   1093s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/21 15:14:35   1093s] Begin: GigaOpt Route Type Constraints Refinement
[11/21 15:14:35   1093s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:14.0/2:20:39.1 (0.1), mem = 2102.9M
[11/21 15:14:35   1093s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.5
[11/21 15:14:35   1093s] ### Creating RouteCongInterface, started
[11/21 15:14:35   1093s] 
[11/21 15:14:35   1093s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 15:14:35   1093s] 
[11/21 15:14:35   1093s] #optDebug: {0, 1.000}
[11/21 15:14:35   1093s] ### Creating RouteCongInterface, finished
[11/21 15:14:35   1093s] Updated routing constraints on 0 nets.
[11/21 15:14:35   1093s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.5
[11/21 15:14:35   1093s] Bottom Preferred Layer:
[11/21 15:14:35   1093s] +---------------+------------+------------+----------+
[11/21 15:14:35   1093s] |     Layer     |     DB     |    CLK     |   Rule   |
[11/21 15:14:35   1093s] +---------------+------------+------------+----------+
[11/21 15:14:35   1093s] | Metal3 (z=3)  |          1 |         18 | default  |
[11/21 15:14:35   1093s] +---------------+------------+------------+----------+
[11/21 15:14:35   1093s] Via Pillar Rule:
[11/21 15:14:35   1093s]     None
[11/21 15:14:35   1093s] Finished writing unified metrics of routing constraints.
[11/21 15:14:35   1093s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:18:14.0/2:20:39.1 (0.1), mem = 2102.9M
[11/21 15:14:35   1093s] 
[11/21 15:14:35   1093s] =============================================================================================
[11/21 15:14:35   1093s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.15-s110_1
[11/21 15:14:35   1093s] =============================================================================================
[11/21 15:14:35   1093s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:35   1093s] ---------------------------------------------------------------------------------------------
[11/21 15:14:35   1093s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  64.3 % )     0:00:00.0 /  0:00:00.0    0.6
[11/21 15:14:35   1093s] [ MISC                   ]          0:00:00.0  (  35.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:35   1093s] ---------------------------------------------------------------------------------------------
[11/21 15:14:35   1093s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/21 15:14:35   1093s] ---------------------------------------------------------------------------------------------
[11/21 15:14:35   1093s] 
[11/21 15:14:35   1093s] End: GigaOpt Route Type Constraints Refinement
[11/21 15:14:35   1093s] skip EGR on cluster skew clock nets.
[11/21 15:14:35   1094s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:14:35   1094s] #################################################################################
[11/21 15:14:35   1094s] # Design Stage: PreRoute
[11/21 15:14:35   1094s] # Design Name: DTMF_CHIP
[11/21 15:14:35   1094s] # Design Mode: 180nm
[11/21 15:14:35   1094s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:14:35   1094s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:14:35   1094s] # Signoff Settings: SI Off 
[11/21 15:14:35   1094s] #################################################################################
[11/21 15:14:35   1094s] Calculate delays in BcWc mode...
[11/21 15:14:35   1094s] Topological Sorting (REAL = 0:00:00.0, MEM = 2100.9M, InitMEM = 2100.9M)
[11/21 15:14:35   1094s] Start delay calculation (fullDC) (1 T). (MEM=2100.91)
[11/21 15:14:35   1094s] End AAE Lib Interpolated Model. (MEM=2112.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:36   1095s] Total number of fetched objects 6258
[11/21 15:14:36   1095s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:36   1095s] End delay calculation. (MEM=2142.58 CPU=0:00:00.8 REAL=0:00:00.0)
[11/21 15:14:36   1095s] End delay calculation (fullDC). (MEM=2142.58 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:14:36   1095s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2142.6M) ***
[11/21 15:14:36   1095s] Begin: GigaOpt postEco DRV Optimization
[11/21 15:14:36   1095s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/21 15:14:36   1095s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:18:15.3/2:20:40.5 (0.1), mem = 2142.6M
[11/21 15:14:36   1095s] Info: 57 io nets excluded
[11/21 15:14:36   1095s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:14:36   1095s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:14:36   1095s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.6
[11/21 15:14:36   1095s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:14:36   1095s] ### Creating PhyDesignMc. totSessionCpu=0:18:15 mem=2142.6M
[11/21 15:14:36   1095s] OPERPROF: Starting DPlace-Init at level 1, MEM:2142.6M, EPOCH TIME: 1763718276.977731
[11/21 15:14:36   1095s] Processing tracks to init pin-track alignment.
[11/21 15:14:36   1095s] z: 2, totalTracks: 1
[11/21 15:14:36   1095s] z: 4, totalTracks: 1
[11/21 15:14:36   1095s] z: 6, totalTracks: 1
[11/21 15:14:36   1095s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:14:36   1095s] All LLGs are deleted
[11/21 15:14:36   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:36   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:36   1095s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2142.6M, EPOCH TIME: 1763718276.981813
[11/21 15:14:36   1095s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2142.6M, EPOCH TIME: 1763718276.982048
[11/21 15:14:36   1095s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2142.6M, EPOCH TIME: 1763718276.983348
[11/21 15:14:36   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:36   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:36   1095s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2142.6M, EPOCH TIME: 1763718276.983615
[11/21 15:14:36   1095s] Max number of tech site patterns supported in site array is 256.
[11/21 15:14:36   1095s] Core basic site is tsm3site
[11/21 15:14:36   1095s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2142.6M, EPOCH TIME: 1763718276.990937
[11/21 15:14:36   1095s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 15:14:36   1095s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 15:14:36   1095s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2142.6M, EPOCH TIME: 1763718276.991479
[11/21 15:14:36   1095s] Fast DP-INIT is on for default
[11/21 15:14:36   1095s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 15:14:36   1095s] Atter site array init, number of instance map data is 0.
[11/21 15:14:36   1095s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2142.6M, EPOCH TIME: 1763718276.994272
[11/21 15:14:36   1095s] 
[11/21 15:14:36   1095s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:36   1095s] 
[11/21 15:14:36   1095s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:14:36   1095s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2142.6M, EPOCH TIME: 1763718276.996371
[11/21 15:14:36   1095s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2142.6M, EPOCH TIME: 1763718276.996417
[11/21 15:14:36   1095s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2142.6M, EPOCH TIME: 1763718276.996455
[11/21 15:14:36   1095s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2142.6MB).
[11/21 15:14:36   1095s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2142.6M, EPOCH TIME: 1763718276.997128
[11/21 15:14:37   1095s] TotalInstCnt at PhyDesignMc Initialization: 5645
[11/21 15:14:37   1095s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:15 mem=2142.6M
[11/21 15:14:37   1095s] ### Creating RouteCongInterface, started
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] #optDebug: {0, 1.000}
[11/21 15:14:37   1095s] ### Creating RouteCongInterface, finished
[11/21 15:14:37   1095s] ### Creating LA Mngr. totSessionCpu=0:18:15 mem=2142.6M
[11/21 15:14:37   1095s] ### Creating LA Mngr, finished. totSessionCpu=0:18:15 mem=2142.6M
[11/21 15:14:37   1095s] [GPS-DRV] Optimizer parameters ============================= 
[11/21 15:14:37   1095s] [GPS-DRV] maxDensity (design): 0.95
[11/21 15:14:37   1095s] [GPS-DRV] maxLocalDensity: 0.98
[11/21 15:14:37   1095s] [GPS-DRV] All active and enabled setup views
[11/21 15:14:37   1095s] [GPS-DRV]     dtmf_view_setup
[11/21 15:14:37   1095s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/21 15:14:37   1095s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/21 15:14:37   1095s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/21 15:14:37   1095s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/21 15:14:37   1095s] [GPS-DRV] timing-driven DRV settings
[11/21 15:14:37   1095s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/21 15:14:37   1095s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2176.9M, EPOCH TIME: 1763718277.281996
[11/21 15:14:37   1095s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2176.9M, EPOCH TIME: 1763718277.282122
[11/21 15:14:37   1095s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/21 15:14:37   1095s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/21 15:14:37   1095s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/21 15:14:37   1095s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/21 15:14:37   1095s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/21 15:14:37   1095s] Info: violation cost 0.548518 (cap = 0.000000, tran = 0.548518, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/21 15:14:37   1095s] |     2|    13|    -0.17|     0|     0|     0.00|   134|   134|     0|     0|     0.10|     0.00|       0|       0|       0| 48.81%|          |         |
[11/21 15:14:37   1095s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/21 15:14:37   1095s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.10|     0.00|       0|       2|       1| 48.81%| 0:00:00.0|  2214.0M|
[11/21 15:14:37   1095s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/21 15:14:37   1095s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.10|     0.00|       0|       0|       0| 48.81%| 0:00:00.0|  2214.0M|
[11/21 15:14:37   1095s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2214.0M) ***
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] Total-nets :: 6015, Stn-nets :: 60, ratio :: 0.997506 %, Total-len 318889, Stn-len 882.085
[11/21 15:14:37   1095s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2194.9M, EPOCH TIME: 1763718277.824936
[11/21 15:14:37   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5983).
[11/21 15:14:37   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:37   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:37   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:37   1095s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2129.9M, EPOCH TIME: 1763718277.835509
[11/21 15:14:37   1095s] TotalInstCnt at PhyDesignMc Destruction: 5647
[11/21 15:14:37   1095s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.6
[11/21 15:14:37   1095s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.9 (0.5), totSession cpu/real = 0:18:15.7/2:20:41.4 (0.1), mem = 2129.9M
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] =============================================================================================
[11/21 15:14:37   1095s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.15-s110_1
[11/21 15:14:37   1095s] =============================================================================================
[11/21 15:14:37   1095s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:37   1095s] ---------------------------------------------------------------------------------------------
[11/21 15:14:37   1095s] [ SlackTraversorInit     ]      1   0:00:00.0  (   5.5 % )     0:00:00.0 /  0:00:00.1    1.0
[11/21 15:14:37   1095s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:37   1095s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/21 15:14:37   1095s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:37   1095s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/21 15:14:37   1095s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:37   1095s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.1    0.2
[11/21 15:14:37   1095s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.0    0.1
[11/21 15:14:37   1095s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:37   1095s] [ OptEval                ]      1   0:00:00.3  (  32.5 % )     0:00:00.3 /  0:00:00.0    0.1
[11/21 15:14:37   1095s] [ OptCommit              ]      1   0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.0    0.0
[11/21 15:14:37   1095s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[11/21 15:14:37   1095s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.5
[11/21 15:14:37   1095s] [ DrvFindVioNets         ]      3   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:14:37   1095s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.4
[11/21 15:14:37   1095s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:37   1095s] [ MISC                   ]          0:00:00.3  (  30.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/21 15:14:37   1095s] ---------------------------------------------------------------------------------------------
[11/21 15:14:37   1095s]  DrvOpt #2 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.5    0.5
[11/21 15:14:37   1095s] ---------------------------------------------------------------------------------------------
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] End: GigaOpt postEco DRV Optimization
[11/21 15:14:37   1095s] **INFO: Flow update: Design timing is met.
[11/21 15:14:37   1095s] Running refinePlace -preserveRouting true -hardFence false
[11/21 15:14:37   1095s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2129.9M, EPOCH TIME: 1763718277.853696
[11/21 15:14:37   1095s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2129.9M, EPOCH TIME: 1763718277.853749
[11/21 15:14:37   1095s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2129.9M, EPOCH TIME: 1763718277.853808
[11/21 15:14:37   1095s] Processing tracks to init pin-track alignment.
[11/21 15:14:37   1095s] z: 2, totalTracks: 1
[11/21 15:14:37   1095s] z: 4, totalTracks: 1
[11/21 15:14:37   1095s] z: 6, totalTracks: 1
[11/21 15:14:37   1095s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:14:37   1095s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2129.9M, EPOCH TIME: 1763718277.858734
[11/21 15:14:37   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:37   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:37   1095s] # Found 3 fixed insts to be non-legal.
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:14:37   1095s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:2129.9M, EPOCH TIME: 1763718277.869310
[11/21 15:14:37   1095s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2129.9M, EPOCH TIME: 1763718277.869371
[11/21 15:14:37   1095s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2129.9M, EPOCH TIME: 1763718277.869410
[11/21 15:14:37   1095s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2129.9MB).
[11/21 15:14:37   1095s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.016, MEM:2129.9M, EPOCH TIME: 1763718277.870067
[11/21 15:14:37   1095s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.016, MEM:2129.9M, EPOCH TIME: 1763718277.870110
[11/21 15:14:37   1095s] TDRefine: refinePlace mode is spiral
[11/21 15:14:37   1095s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.6
[11/21 15:14:37   1095s] OPERPROF:   Starting RefinePlace at level 2, MEM:2129.9M, EPOCH TIME: 1763718277.870166
[11/21 15:14:37   1095s] *** Starting refinePlace (0:18:16 mem=2129.9M) ***
[11/21 15:14:37   1095s] Total net bbox length = 2.536e+05 (1.216e+05 1.320e+05) (ext = 2.831e+04)
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:37   1095s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2129.9M, EPOCH TIME: 1763718277.876158
[11/21 15:14:37   1095s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2129.9M, EPOCH TIME: 1763718277.876619
[11/21 15:14:37   1095s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:37   1095s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] Starting Small incrNP...
[11/21 15:14:37   1095s] User Input Parameters:
[11/21 15:14:37   1095s] - Congestion Driven    : Off
[11/21 15:14:37   1095s] - Timing Driven        : Off
[11/21 15:14:37   1095s] - Area-Violation Based : Off
[11/21 15:14:37   1095s] - Start Rollback Level : -5
[11/21 15:14:37   1095s] - Legalized            : On
[11/21 15:14:37   1095s] - Window Based         : Off
[11/21 15:14:37   1095s] - eDen incr mode       : Off
[11/21 15:14:37   1095s] - Small incr mode      : On
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2129.9M, EPOCH TIME: 1763718277.906231
[11/21 15:14:37   1095s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2129.9M, EPOCH TIME: 1763718277.927879
[11/21 15:14:37   1095s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:2129.9M, EPOCH TIME: 1763718277.929146
[11/21 15:14:37   1095s] default core: bins with density > 0.750 =  0.69 % ( 2 / 289 )
[11/21 15:14:37   1095s] Density distribution unevenness ratio = 21.367%
[11/21 15:14:37   1095s] Density distribution unevenness ratio (U70) = 0.795%
[11/21 15:14:37   1095s] Density distribution unevenness ratio (U80) = 0.000%
[11/21 15:14:37   1095s] Density distribution unevenness ratio (U90) = 0.000%
[11/21 15:14:37   1095s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.023, MEM:2129.9M, EPOCH TIME: 1763718277.929241
[11/21 15:14:37   1095s] cost 0.759211, thresh 1.000000
[11/21 15:14:37   1095s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2129.9M)
[11/21 15:14:37   1095s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:14:37   1095s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2129.9M, EPOCH TIME: 1763718277.942827
[11/21 15:14:37   1095s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2129.9M, EPOCH TIME: 1763718277.943306
[11/21 15:14:37   1095s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2129.9M, EPOCH TIME: 1763718277.943350
[11/21 15:14:37   1095s] Starting refinePlace ...
[11/21 15:14:37   1095s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:37   1095s] One DDP V2 for no tweak run.
[11/21 15:14:37   1095s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:37   1095s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2129.9M, EPOCH TIME: 1763718277.953802
[11/21 15:14:37   1095s] DDP initSite1 nrRow 167 nrJob 167
[11/21 15:14:37   1095s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2129.9M, EPOCH TIME: 1763718277.953870
[11/21 15:14:37   1095s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2129.9M, EPOCH TIME: 1763718277.954047
[11/21 15:14:37   1095s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2129.9M, EPOCH TIME: 1763718277.954088
[11/21 15:14:37   1095s] DDP markSite nrRow 167 nrJob 167
[11/21 15:14:37   1095s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2129.9M, EPOCH TIME: 1763718277.954485
[11/21 15:14:37   1095s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2129.9M, EPOCH TIME: 1763718277.954527
[11/21 15:14:37   1095s]   Spread Effort: high, pre-route mode, useDDP on.
[11/21 15:14:37   1095s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2129.9MB) @(0:18:16 - 0:18:16).
[11/21 15:14:37   1095s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:14:37   1095s] wireLenOptFixPriorityInst 543 inst fixed
[11/21 15:14:37   1095s] 
[11/21 15:14:37   1095s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:14:38   1095s] Move report: legalization moves 1 insts, mean move: 1.32 um, max move: 1.32 um spiral
[11/21 15:14:38   1095s] 	Max move on inst (IOPADS_INST/FE_OFC0_n_7876): (992.64, 718.48) --> (991.32, 718.48)
[11/21 15:14:38   1095s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:14:38   1095s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:14:38   1095s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2129.9MB) @(0:18:16 - 0:18:16).
[11/21 15:14:38   1095s] Move report: Detail placement moves 1 insts, mean move: 1.32 um, max move: 1.32 um 
[11/21 15:14:38   1095s] 	Max move on inst (IOPADS_INST/FE_OFC0_n_7876): (992.64, 718.48) --> (991.32, 718.48)
[11/21 15:14:38   1095s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2129.9MB
[11/21 15:14:38   1095s] Statistics of distance of Instance movement in refine placement:
[11/21 15:14:38   1095s]   maximum (X+Y) =         1.32 um
[11/21 15:14:38   1095s]   inst (IOPADS_INST/FE_OFC0_n_7876) with max move: (992.64, 718.48) -> (991.32, 718.48)
[11/21 15:14:38   1095s]   mean    (X+Y) =         1.32 um
[11/21 15:14:38   1095s] Summary Report:
[11/21 15:14:38   1095s] Instances move: 1 (out of 5628 movable)
[11/21 15:14:38   1095s] Instances flipped: 0
[11/21 15:14:38   1095s] Mean displacement: 1.32 um
[11/21 15:14:38   1095s] Max displacement: 1.32 um (Instance: IOPADS_INST/FE_OFC0_n_7876) (992.64, 718.48) -> (991.32, 718.48)
[11/21 15:14:38   1095s] 	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVXL
[11/21 15:14:38   1095s] Total instances moved : 1
[11/21 15:14:38   1095s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.130, REAL:0.136, MEM:2129.9M, EPOCH TIME: 1763718278.079044
[11/21 15:14:38   1095s] Total net bbox length = 2.536e+05 (1.216e+05 1.320e+05) (ext = 2.831e+04)
[11/21 15:14:38   1095s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2129.9MB
[11/21 15:14:38   1095s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2129.9MB) @(0:18:16 - 0:18:16).
[11/21 15:14:38   1095s] *** Finished refinePlace (0:18:16 mem=2129.9M) ***
[11/21 15:14:38   1095s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.6
[11/21 15:14:38   1095s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.140, REAL:0.210, MEM:2129.9M, EPOCH TIME: 1763718278.080630
[11/21 15:14:38   1095s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2129.9M, EPOCH TIME: 1763718278.080668
[11/21 15:14:38   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5815).
[11/21 15:14:38   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:38   1095s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:38   1095s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:38   1095s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:2129.9M, EPOCH TIME: 1763718278.090652
[11/21 15:14:38   1095s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.170, REAL:0.237, MEM:2129.9M, EPOCH TIME: 1763718278.090715
[11/21 15:14:38   1095s] **INFO: Flow update: Design timing is met.
[11/21 15:14:38   1095s] **INFO: Flow update: Design timing is met.
[11/21 15:14:38   1095s] **INFO: Flow update: Design timing is met.
[11/21 15:14:38   1095s] #optDebug: fT-D <X 1 0 0 0>
[11/21 15:14:38   1095s] Register exp ratio and priority group on 0 nets on 6033 nets : 
[11/21 15:14:38   1095s] 
[11/21 15:14:38   1095s] Active setup views:
[11/21 15:14:38   1095s]  dtmf_view_setup
[11/21 15:14:38   1095s]   Dominating endpoints: 0
[11/21 15:14:38   1095s]   Dominating TNS: -0.000
[11/21 15:14:38   1095s] 
[11/21 15:14:38   1096s] Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=6392 using extraction engine 'preRoute' .
[11/21 15:14:38   1096s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:14:38   1096s] RC Extraction called in multi-corner(1) mode.
[11/21 15:14:38   1096s] RCMode: PreRoute
[11/21 15:14:38   1096s]       RC Corner Indexes            0   
[11/21 15:14:38   1096s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:14:38   1096s] Resistance Scaling Factor    : 1.00000 
[11/21 15:14:38   1096s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:14:38   1096s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:14:38   1096s] Shrink Factor                : 1.00000
[11/21 15:14:38   1096s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:14:38   1096s] Using capacitance table file ...
[11/21 15:14:38   1096s] RC Grid backup saved.
[11/21 15:14:38   1096s] 
[11/21 15:14:38   1096s] Trim Metal Layers:
[11/21 15:14:38   1096s] LayerId::1 widthSet size::4
[11/21 15:14:38   1096s] LayerId::2 widthSet size::4
[11/21 15:14:38   1096s] LayerId::3 widthSet size::4
[11/21 15:14:38   1096s] LayerId::4 widthSet size::4
[11/21 15:14:38   1096s] LayerId::5 widthSet size::4
[11/21 15:14:38   1096s] LayerId::6 widthSet size::3
[11/21 15:14:38   1096s] Skipped RC grid update for preRoute extraction.
[11/21 15:14:38   1096s] eee: pegSigSF::1.070000
[11/21 15:14:38   1096s] Initializing multi-corner capacitance tables ... 
[11/21 15:14:38   1096s] Initializing multi-corner resistance tables ...
[11/21 15:14:38   1096s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:14:38   1096s] eee: l::2 avDens::0.151631 usedTrk::1972.017056 availTrk::13005.325876 sigTrk::1972.017056
[11/21 15:14:38   1096s] eee: l::3 avDens::0.154798 usedTrk::3133.968243 availTrk::20245.552152 sigTrk::3133.968243
[11/21 15:14:38   1096s] eee: l::4 avDens::0.070371 usedTrk::1218.582238 availTrk::17316.540723 sigTrk::1218.582238
[11/21 15:14:38   1096s] eee: l::5 avDens::0.031949 usedTrk::131.451290 availTrk::4114.390550 sigTrk::131.451290
[11/21 15:14:38   1096s] eee: l::6 avDens::0.043185 usedTrk::250.667461 availTrk::5804.528439 sigTrk::250.667461
[11/21 15:14:38   1096s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:14:38   1096s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.256347 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.854300 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:14:38   1096s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2111.566M)
[11/21 15:14:38   1096s] Starting delay calculation for Setup views
[11/21 15:14:38   1096s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:14:38   1096s] #################################################################################
[11/21 15:14:38   1096s] # Design Stage: PreRoute
[11/21 15:14:38   1096s] # Design Name: DTMF_CHIP
[11/21 15:14:38   1096s] # Design Mode: 180nm
[11/21 15:14:38   1096s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:14:38   1096s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:14:38   1096s] # Signoff Settings: SI Off 
[11/21 15:14:38   1096s] #################################################################################
[11/21 15:14:38   1096s] Calculate delays in BcWc mode...
[11/21 15:14:38   1096s] Topological Sorting (REAL = 0:00:00.0, MEM = 2115.6M, InitMEM = 2115.6M)
[11/21 15:14:38   1096s] Start delay calculation (fullDC) (1 T). (MEM=2115.59)
[11/21 15:14:38   1096s] End AAE Lib Interpolated Model. (MEM=2127.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:39   1097s] Total number of fetched objects 6260
[11/21 15:14:39   1097s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:39   1097s] End delay calculation. (MEM=2143.53 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 15:14:39   1097s] End delay calculation (fullDC). (MEM=2143.53 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:14:39   1097s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2143.5M) ***
[11/21 15:14:39   1097s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:18:17 mem=2143.5M)
[11/21 15:14:39   1097s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2143.53 MB )
[11/21 15:14:39   1097s] (I)      ==================== Layers =====================
[11/21 15:14:39   1097s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:14:39   1097s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:14:39   1097s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:14:39   1097s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:14:39   1097s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:14:39   1097s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:14:39   1097s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:14:39   1097s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:14:39   1097s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:14:39   1097s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:14:39   1097s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:14:39   1097s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:14:39   1097s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:14:39   1097s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:14:39   1097s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:14:39   1097s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:14:39   1097s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:14:39   1097s] (I)      Started Import and model ( Curr Mem: 2143.53 MB )
[11/21 15:14:39   1097s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:14:39   1097s] (I)      == Non-default Options ==
[11/21 15:14:39   1097s] (I)      Build term to term wires                           : false
[11/21 15:14:39   1097s] (I)      Maximum routing layer                              : 4
[11/21 15:14:39   1097s] (I)      Number of threads                                  : 1
[11/21 15:14:39   1097s] (I)      Method to set GCell size                           : row
[11/21 15:14:39   1097s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:14:39   1097s] (I)      Use row-based GCell size
[11/21 15:14:39   1097s] (I)      Use row-based GCell align
[11/21 15:14:39   1097s] (I)      layer 0 area = 0
[11/21 15:14:39   1097s] (I)      layer 1 area = 0
[11/21 15:14:39   1097s] (I)      layer 2 area = 0
[11/21 15:14:39   1097s] (I)      layer 3 area = 0
[11/21 15:14:39   1097s] (I)      GCell unit size   : 10080
[11/21 15:14:39   1097s] (I)      GCell multiplier  : 1
[11/21 15:14:39   1097s] (I)      GCell row height  : 10080
[11/21 15:14:39   1097s] (I)      Actual row height : 10080
[11/21 15:14:39   1097s] (I)      GCell align ref   : 670560 670880
[11/21 15:14:39   1097s] [NR-eGR] Track table information for default rule: 
[11/21 15:14:39   1097s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:14:39   1097s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:14:39   1097s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:14:39   1097s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:14:39   1097s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:14:39   1097s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:14:39   1097s] (I)      ================ Default via ================
[11/21 15:14:39   1097s] (I)      +---+------------------+--------------------+
[11/21 15:14:39   1097s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:14:39   1097s] (I)      +---+------------------+--------------------+
[11/21 15:14:39   1097s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:14:39   1097s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:14:39   1097s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:14:39   1097s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:14:39   1097s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:14:39   1097s] (I)      +---+------------------+--------------------+
[11/21 15:14:39   1097s] [NR-eGR] Read 3049 PG shapes
[11/21 15:14:39   1097s] [NR-eGR] Read 0 clock shapes
[11/21 15:14:39   1097s] [NR-eGR] Read 0 other shapes
[11/21 15:14:39   1097s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:14:39   1097s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:14:39   1097s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:14:39   1097s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:14:39   1097s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:14:39   1097s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:14:39   1097s] [NR-eGR] #Other Blockages    : 0
[11/21 15:14:39   1097s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:14:39   1097s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1561
[11/21 15:14:39   1097s] [NR-eGR] Read 6015 nets ( ignored 19 )
[11/21 15:14:39   1097s] (I)      early_global_route_priority property id does not exist.
[11/21 15:14:39   1097s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1561  Num CS=0
[11/21 15:14:39   1097s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 630
[11/21 15:14:39   1097s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 780
[11/21 15:14:39   1097s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 151
[11/21 15:14:39   1097s] (I)      Number of ignored nets                =     19
[11/21 15:14:39   1097s] (I)      Number of connected nets              =      0
[11/21 15:14:39   1097s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/21 15:14:39   1097s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:14:39   1097s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:14:39   1097s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:14:39   1097s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:14:39   1097s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:14:39   1097s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:14:39   1097s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:14:39   1097s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:14:39   1097s] (I)      Ndr track 0 does not exist
[11/21 15:14:39   1097s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:14:39   1097s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:14:39   1097s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:14:39   1097s] (I)      Site width          :  1320  (dbu)
[11/21 15:14:39   1097s] (I)      Row height          : 10080  (dbu)
[11/21 15:14:39   1097s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:14:39   1097s] (I)      GCell width         : 10080  (dbu)
[11/21 15:14:39   1097s] (I)      GCell height        : 10080  (dbu)
[11/21 15:14:39   1097s] (I)      Grid                :   300   300     4
[11/21 15:14:39   1097s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:14:39   1097s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:14:39   1097s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:14:39   1097s] (I)      Default wire width  :   460   560   560   560
[11/21 15:14:39   1097s] (I)      Default wire space  :   460   560   560   560
[11/21 15:14:39   1097s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:14:39   1097s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:14:39   1097s] (I)      First track coord   :   560   660   560   660
[11/21 15:14:39   1097s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:14:39   1097s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:14:39   1097s] (I)      Num of masks        :     1     1     1     1
[11/21 15:14:39   1097s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:14:39   1097s] (I)      --------------------------------------------------------
[11/21 15:14:39   1097s] 
[11/21 15:14:39   1097s] [NR-eGR] ============ Routing rule table ============
[11/21 15:14:39   1097s] [NR-eGR] Rule id: 0  Nets: 5939
[11/21 15:14:39   1097s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:14:39   1097s] (I)                    Layer     2     3     4 
[11/21 15:14:39   1097s] (I)                    Pitch  1320  1120  1320 
[11/21 15:14:39   1097s] (I)             #Used tracks     1     1     1 
[11/21 15:14:39   1097s] (I)       #Fully used tracks     1     1     1 
[11/21 15:14:39   1097s] [NR-eGR] ========================================
[11/21 15:14:39   1097s] [NR-eGR] 
[11/21 15:14:39   1097s] (I)      =============== Blocked Tracks ===============
[11/21 15:14:39   1097s] (I)      +-------+---------+----------+---------------+
[11/21 15:14:39   1097s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:14:39   1097s] (I)      +-------+---------+----------+---------------+
[11/21 15:14:39   1097s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:14:39   1097s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:14:39   1097s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:14:39   1097s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:14:39   1097s] (I)      +-------+---------+----------+---------------+
[11/21 15:14:39   1097s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2143.53 MB )
[11/21 15:14:39   1097s] (I)      Reset routing kernel
[11/21 15:14:39   1097s] (I)      Started Global Routing ( Curr Mem: 2143.53 MB )
[11/21 15:14:39   1097s] (I)      totalPins=21815  totalGlobalPin=20544 (94.17%)
[11/21 15:14:39   1097s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:14:39   1097s] [NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[11/21 15:14:39   1097s] (I)      
[11/21 15:14:39   1097s] (I)      ============  Phase 1a Route ============
[11/21 15:14:39   1097s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 53
[11/21 15:14:39   1097s] (I)      Usage: 57067 = (27998 H, 29069 V) = (7.90% H, 4.71% V) = (1.411e+05um H, 1.465e+05um V)
[11/21 15:14:39   1097s] (I)      
[11/21 15:14:39   1097s] (I)      ============  Phase 1b Route ============
[11/21 15:14:39   1097s] (I)      Usage: 57096 = (28011 H, 29085 V) = (7.91% H, 4.72% V) = (1.412e+05um H, 1.466e+05um V)
[11/21 15:14:39   1097s] (I)      Overflow of layer group 1: 0.19% H + 0.46% V. EstWL: 2.877638e+05um
[11/21 15:14:39   1097s] (I)      Congestion metric : 0.19%H 0.46%V, 0.65%HV
[11/21 15:14:39   1097s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:14:39   1097s] (I)      
[11/21 15:14:39   1097s] (I)      ============  Phase 1c Route ============
[11/21 15:14:39   1097s] (I)      Level2 Grid: 60 x 60
[11/21 15:14:39   1097s] (I)      Usage: 58993 = (29842 H, 29151 V) = (8.42% H, 4.73% V) = (1.504e+05um H, 1.469e+05um V)
[11/21 15:14:39   1097s] (I)      
[11/21 15:14:39   1097s] (I)      ============  Phase 1d Route ============
[11/21 15:14:39   1097s] (I)      Usage: 58973 = (29832 H, 29141 V) = (8.42% H, 4.73% V) = (1.504e+05um H, 1.469e+05um V)
[11/21 15:14:39   1097s] (I)      
[11/21 15:14:39   1097s] (I)      ============  Phase 1e Route ============
[11/21 15:14:39   1097s] (I)      Usage: 58973 = (29832 H, 29141 V) = (8.42% H, 4.73% V) = (1.504e+05um H, 1.469e+05um V)
[11/21 15:14:39   1097s] [NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.13% V. EstWL: 2.972239e+05um
[11/21 15:14:39   1097s] (I)      
[11/21 15:14:39   1097s] (I)      ============  Phase 1l Route ============
[11/21 15:14:39   1097s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:14:39   1097s] (I)      Layer  2:     316851     27638       155      335633      349348    (49.00%) 
[11/21 15:14:39   1097s] (I)      Layer  3:     355620     33435       168      414684      392616    (51.37%) 
[11/21 15:14:39   1097s] (I)      Layer  4:     300731     13392        25      346324      338657    (50.56%) 
[11/21 15:14:39   1097s] (I)      Total:        973202     74465       348     1096641     1080621    (50.37%) 
[11/21 15:14:39   1097s] (I)      
[11/21 15:14:39   1097s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:14:39   1097s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 15:14:39   1097s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:14:39   1097s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/21 15:14:39   1097s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:14:39   1097s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:14:39   1097s] [NR-eGR]  Metal2 ( 2)       132( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[11/21 15:14:39   1097s] [NR-eGR]  Metal3 ( 3)        57( 0.13%)         3( 0.01%)         7( 0.02%)   ( 0.15%) 
[11/21 15:14:39   1097s] [NR-eGR]  Metal4 ( 4)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 15:14:39   1097s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:14:39   1097s] [NR-eGR]        Total       210( 0.16%)         3( 0.00%)         7( 0.01%)   ( 0.16%) 
[11/21 15:14:39   1097s] [NR-eGR] 
[11/21 15:14:39   1097s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2151.54 MB )
[11/21 15:14:39   1097s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 15:14:39   1097s] [NR-eGR] Overflow after Early Global Route 0.15% H + 0.13% V
[11/21 15:14:39   1097s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2151.54 MB )
[11/21 15:14:39   1097s] (I)      ======================================= Runtime Summary =======================================
[11/21 15:14:39   1097s] (I)       Step                                              %      Start     Finish      Real       CPU 
[11/21 15:14:39   1097s] (I)      -----------------------------------------------------------------------------------------------
[11/21 15:14:39   1097s] (I)       Early Global Route kernel                   100.00%  89.71 sec  89.84 sec  0.13 sec  0.14 sec 
[11/21 15:14:39   1097s] (I)       +-Import and model                           28.88%  89.71 sec  89.75 sec  0.04 sec  0.03 sec 
[11/21 15:14:39   1097s] (I)       | +-Create place DB                          10.29%  89.71 sec  89.72 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | +-Import place data                      10.23%  89.71 sec  89.72 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Read instances and placement          3.04%  89.71 sec  89.71 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Read nets                             7.05%  89.71 sec  89.72 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | +-Create route DB                          14.69%  89.72 sec  89.74 sec  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)       | | +-Import route data (1T)                 14.51%  89.72 sec  89.74 sec  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.35%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Read routing blockages              0.00%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Read instance blockages             0.83%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Read PG blockages                   0.07%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Read clock blockages                0.01%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Read other blockages                0.01%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Read halo blockages                 0.03%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Read boundary cut boxes             0.00%  89.72 sec  89.72 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Read blackboxes                       0.01%  89.73 sec  89.73 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Read prerouted                        1.29%  89.73 sec  89.73 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Read unlegalized nets                 0.23%  89.73 sec  89.73 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Read nets                             1.25%  89.73 sec  89.73 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Set up via pillars                    0.02%  89.73 sec  89.73 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Initialize 3D grid graph              0.43%  89.73 sec  89.73 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Model blockage capacity               7.85%  89.73 sec  89.74 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Initialize 3D capacity              7.17%  89.73 sec  89.74 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | +-Read aux data                             0.00%  89.74 sec  89.74 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | +-Others data preparation                   0.41%  89.74 sec  89.74 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | +-Create route kernel                       2.83%  89.74 sec  89.75 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       +-Global Routing                             63.80%  89.75 sec  89.83 sec  0.09 sec  0.09 sec 
[11/21 15:14:39   1097s] (I)       | +-Initialization                            1.12%  89.75 sec  89.75 sec  0.00 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | +-Net group 1                              58.85%  89.75 sec  89.83 sec  0.08 sec  0.08 sec 
[11/21 15:14:39   1097s] (I)       | | +-Generate topology                       3.45%  89.75 sec  89.75 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | +-Phase 1a                               10.64%  89.76 sec  89.77 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Pattern routing (1T)                  7.21%  89.76 sec  89.77 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.85%  89.77 sec  89.77 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Add via demand to 2D                  1.31%  89.77 sec  89.77 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | +-Phase 1b                                4.77%  89.77 sec  89.78 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Monotonic routing (1T)                4.45%  89.77 sec  89.78 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | +-Phase 1c                               12.72%  89.78 sec  89.80 sec  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Two level Routing                    12.60%  89.78 sec  89.80 sec  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Two Level Routing (Regular)         7.25%  89.78 sec  89.79 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Two Level Routing (Strong)          4.77%  89.79 sec  89.80 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | | +-Phase 1d                                3.08%  89.80 sec  89.80 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Detoured routing (1T)                 2.99%  89.80 sec  89.80 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | +-Phase 1e                                0.88%  89.80 sec  89.80 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Route legalization                    0.66%  89.80 sec  89.80 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | | | +-Legalize Blockage Violations        0.60%  89.80 sec  89.80 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       | | +-Phase 1l                               17.74%  89.80 sec  89.83 sec  0.02 sec  0.03 sec 
[11/21 15:14:39   1097s] (I)       | | | +-Layer assignment (1T)                14.90%  89.81 sec  89.83 sec  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)       | +-Clean cong LA                             0.00%  89.83 sec  89.83 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)       +-Export 3D cong map                          5.82%  89.83 sec  89.84 sec  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)       | +-Export 2D cong map                        1.20%  89.84 sec  89.84 sec  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)      ======================= Summary by functions ========================
[11/21 15:14:39   1097s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:14:39   1097s] (I)      ---------------------------------------------------------------------
[11/21 15:14:39   1097s] (I)        0  Early Global Route kernel           100.00%  0.13 sec  0.14 sec 
[11/21 15:14:39   1097s] (I)        1  Global Routing                       63.80%  0.09 sec  0.09 sec 
[11/21 15:14:39   1097s] (I)        1  Import and model                     28.88%  0.04 sec  0.03 sec 
[11/21 15:14:39   1097s] (I)        1  Export 3D cong map                    5.82%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        2  Net group 1                          58.85%  0.08 sec  0.08 sec 
[11/21 15:14:39   1097s] (I)        2  Create route DB                      14.69%  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)        2  Create place DB                      10.29%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        2  Create route kernel                   2.83%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        2  Export 2D cong map                    1.20%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        2  Initialization                        1.12%  0.00 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        2  Others data preparation               0.41%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        3  Phase 1l                             17.74%  0.02 sec  0.03 sec 
[11/21 15:14:39   1097s] (I)        3  Import route data (1T)               14.51%  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)        3  Phase 1c                             12.72%  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)        3  Phase 1a                             10.64%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        3  Import place data                    10.23%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        3  Phase 1b                              4.77%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        3  Generate topology                     3.45%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        3  Phase 1d                              3.08%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        3  Phase 1e                              0.88%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Layer assignment (1T)                14.90%  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)        4  Two level Routing                    12.60%  0.02 sec  0.02 sec 
[11/21 15:14:39   1097s] (I)        4  Read nets                             8.30%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        4  Model blockage capacity               7.85%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        4  Pattern routing (1T)                  7.21%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        4  Monotonic routing (1T)                4.45%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        4  Read instances and placement          3.04%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Detoured routing (1T)                 2.99%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Pattern Routing Avoiding Blockages    1.85%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Read blockages ( Layer 2-4 )          1.35%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Add via demand to 2D                  1.31%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Read prerouted                        1.29%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Route legalization                    0.66%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Initialize 3D grid graph              0.43%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Read unlegalized nets                 0.23%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        5  Two Level Routing (Regular)           7.25%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        5  Initialize 3D capacity                7.17%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        5  Two Level Routing (Strong)            4.77%  0.01 sec  0.01 sec 
[11/21 15:14:39   1097s] (I)        5  Read instance blockages               0.83%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        5  Legalize Blockage Violations          0.60%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:14:39   1097s] OPERPROF: Starting HotSpotCal at level 1, MEM:2151.5M, EPOCH TIME: 1763718279.959180
[11/21 15:14:39   1097s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:39   1097s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 15:14:39   1097s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:39   1097s] [hotspot] | normalized |          0.00 |          0.00 |
[11/21 15:14:39   1097s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:39   1097s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/21 15:14:39   1097s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/21 15:14:39   1097s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2151.5M, EPOCH TIME: 1763718279.961783
[11/21 15:14:39   1097s] [hotspot] Hotspot report including placement blocked areas
[11/21 15:14:39   1097s] OPERPROF: Starting HotSpotCal at level 1, MEM:2151.5M, EPOCH TIME: 1763718279.961896
[11/21 15:14:39   1097s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:39   1097s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 15:14:39   1097s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:39   1097s] [hotspot] | normalized |          0.52 |          1.31 |
[11/21 15:14:39   1097s] [hotspot] +------------+---------------+---------------+
[11/21 15:14:39   1097s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
[11/21 15:14:39   1097s] [hotspot] max/total 0.52/1.31, big hotspot (>10) total 0.00
[11/21 15:14:39   1097s] [hotspot] top 4 congestion hotspot bounding boxes and scores of normalized hotspot
[11/21 15:14:39   1097s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 15:14:39   1097s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/21 15:14:39   1097s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 15:14:39   1097s] [hotspot] |  1  |  1091.28   849.52  1171.92   930.16 |        0.52   |
[11/21 15:14:39   1097s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 15:14:39   1097s] [hotspot] |  2  |   567.12   930.16   647.76  1010.80 |        0.26   |
[11/21 15:14:39   1097s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 15:14:39   1097s] [hotspot] |  3  |   688.08   930.16   768.72  1010.80 |        0.26   |
[11/21 15:14:39   1097s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 15:14:39   1097s] [hotspot] |  4  |   970.32   930.16  1050.96  1010.80 |        0.26   |
[11/21 15:14:39   1097s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 15:14:39   1097s] Top 4 hotspots total area: 1.31
[11/21 15:14:39   1097s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.028, MEM:2151.5M, EPOCH TIME: 1763718279.990234
[11/21 15:14:40   1097s] Reported timing to dir ./timingReports
[11/21 15:14:40   1097s] **optDesign ... cpu = 0:00:19, real = 0:00:32, mem = 1293.5M, totSessionCpu=0:18:18 **
[11/21 15:14:40   1097s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2109.5M, EPOCH TIME: 1763718280.139687
[11/21 15:14:40   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:40   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:40   1097s] 
[11/21 15:14:40   1097s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:40   1097s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.027, MEM:2109.5M, EPOCH TIME: 1763718280.166521
[11/21 15:14:40   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:40   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:43   1097s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.096  |  2.738  |  0.096  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2125.0M, EPOCH TIME: 1763718283.392604
[11/21 15:14:43   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:43   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:43   1097s] 
[11/21 15:14:43   1097s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:43   1097s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2125.0M, EPOCH TIME: 1763718283.403894
[11/21 15:14:43   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:43   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:43   1097s] Density: 48.813%
Routing Overflow: 0.15% H and 0.13% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2125.0M, EPOCH TIME: 1763718283.411683
[11/21 15:14:43   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:43   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:43   1097s] 
[11/21 15:14:43   1097s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:14:43   1097s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2125.0M, EPOCH TIME: 1763718283.421667
[11/21 15:14:43   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:43   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:43   1097s] **optDesign ... cpu = 0:00:19, real = 0:00:35, mem = 1297.1M, totSessionCpu=0:18:18 **
[11/21 15:14:43   1097s] 
[11/21 15:14:43   1097s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:14:43   1097s] Deleting Lib Analyzer.
[11/21 15:14:43   1097s] 
[11/21 15:14:43   1097s] TimeStamp Deleting Cell Server End ...
[11/21 15:14:43   1097s] *** Finished optDesign ***
[11/21 15:14:43   1097s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:14:43   1097s] UM:*                                       0.000 ns          0.096 ns  final
[11/21 15:14:43   1097s] UM: Running design category ...
[11/21 15:14:44   1097s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2125.0M, EPOCH TIME: 1763718284.052291
[11/21 15:14:44   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:44   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:44   1097s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2125.0M, EPOCH TIME: 1763718284.061245
[11/21 15:14:44   1097s] All LLGs are deleted
[11/21 15:14:44   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:44   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:44   1097s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2125.0M, EPOCH TIME: 1763718284.065416
[11/21 15:14:44   1097s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2125.0M, EPOCH TIME: 1763718284.065605
[11/21 15:14:44   1097s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:44   1097s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:44   1098s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/21 15:14:44   1098s] 
[11/21 15:14:44   1098s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:14:44   1098s] Summary for sequential cells identification: 
[11/21 15:14:44   1098s]   Identified SBFF number: 116
[11/21 15:14:44   1098s]   Identified MBFF number: 0
[11/21 15:14:44   1098s]   Identified SB Latch number: 0
[11/21 15:14:44   1098s]   Identified MB Latch number: 0
[11/21 15:14:44   1098s]   Not identified SBFF number: 24
[11/21 15:14:44   1098s]   Not identified MBFF number: 0
[11/21 15:14:44   1098s]   Not identified SB Latch number: 0
[11/21 15:14:44   1098s]   Not identified MB Latch number: 0
[11/21 15:14:44   1098s]   Number of sequential cells which are not FFs: 38
[11/21 15:14:44   1098s]  Visiting view : dtmf_view_setup
[11/21 15:14:44   1098s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:14:44   1098s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:14:44   1098s]  Visiting view : dtmf_view_hold
[11/21 15:14:44   1098s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:14:44   1098s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:14:44   1098s] TLC MultiMap info (StdDelay):
[11/21 15:14:44   1098s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:14:44   1098s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:14:44   1098s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:14:44   1098s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:14:44   1098s]  Setting StdDelay to: 52.5ps
[11/21 15:14:44   1098s] 
[11/21 15:14:44   1098s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] 	Current design flip-flop statistics
[11/21 15:14:44   1098s] 
[11/21 15:14:44   1098s] Single-Bit FF Count          :          543
[11/21 15:14:44   1098s] Multi-Bit FF Count           :            0
[11/21 15:14:44   1098s] Total Bit Count              :          543
[11/21 15:14:44   1098s] Total FF Count               :          543
[11/21 15:14:44   1098s] Bits Per Flop                :        1.000
[11/21 15:14:44   1098s] Total Clock Pin Cap(FF)      :     1511.099
[11/21 15:14:44   1098s] Multibit Conversion Ratio(%) :         0.00
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s]             Multi-bit cell usage statistics
[11/21 15:14:44   1098s] 
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] ============================================================
[11/21 15:14:44   1098s] Sequential Multibit cells usage statistics
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] -FlipFlops              543                    0        0.00                    1.00
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] 
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] Seq_Mbit libcell              Bitwidth        Count
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] Total 0
[11/21 15:14:44   1098s] ============================================================
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] Category            Num of Insts Rejected     Reasons
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s] ------------------------------------------------------------
[11/21 15:14:44   1098s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:14:44   1098s] UM:           22.3             41          0.000 ns          0.096 ns  opt_design_postcts
[11/21 15:14:44   1098s] 
[11/21 15:14:44   1098s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:23.3 real=0:00:44.8)
[11/21 15:14:44   1098s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:02.1)
[11/21 15:14:44   1098s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:03.1)
[11/21 15:14:44   1098s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.9 real=0:00:02.5)
[11/21 15:14:44   1098s] Info: Destroy the CCOpt slew target map.
[11/21 15:14:44   1098s] clean pInstBBox. size 0
[11/21 15:14:44   1098s] 
[11/21 15:14:44   1098s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:14:44   1098s] 
[11/21 15:14:44   1098s] TimeStamp Deleting Cell Server End ...
[11/21 15:14:45   1098s] Set place::cacheFPlanSiteMark to 0
[11/21 15:14:45   1098s] All LLGs are deleted
[11/21 15:14:45   1098s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2125.0M, EPOCH TIME: 1763718285.016154
[11/21 15:14:45   1098s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2125.0M, EPOCH TIME: 1763718285.016447
[11/21 15:14:45   1098s] Info: pop threads available for lower-level modules during optimization.
[11/21 15:14:45   1098s] (ccopt_design): dumping clock statistics to metric
[11/21 15:14:45   1098s] Clock tree timing engine global stage delay update for dtmf_corner_max:setup.early...
[11/21 15:14:45   1098s] End AAE Lib Interpolated Model. (MEM=2124.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:14:45   1098s] Clock tree timing engine global stage delay update for dtmf_corner_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.4)
[11/21 15:14:45   1098s] Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:14:45   1098s] Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:14:45   1098s] Clock tree timing engine global stage delay update for dtmf_corner_min:hold.early...
[11/21 15:14:45   1098s] Clock tree timing engine global stage delay update for dtmf_corner_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:14:45   1098s] Clock tree timing engine global stage delay update for dtmf_corner_min:hold.late...
[11/21 15:14:45   1098s] Clock tree timing engine global stage delay update for dtmf_corner_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:14:45   1098s] Clock DAG hash : 13168259645954292737 9629170823063784942
[11/21 15:14:45   1098s] CTS services accumulated run-time stats :
[11/21 15:14:45   1098s]   delay calculator: calls=8592, total_wall_time=0.502s, mean_wall_time=0.058ms
[11/21 15:14:45   1098s]   legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:14:45   1098s]   steiner router: calls=6171, total_wall_time=0.427s, mean_wall_time=0.069ms
[11/21 15:14:45   1098s] UM: Running design category ...
[11/21 15:14:45   1098s] All LLGs are deleted
[11/21 15:14:45   1098s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2163.1M, EPOCH TIME: 1763718285.723958
[11/21 15:14:45   1098s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2163.1M, EPOCH TIME: 1763718285.724202
[11/21 15:14:45   1098s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2163.1M, EPOCH TIME: 1763718285.724353
[11/21 15:14:45   1098s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2163.1M, EPOCH TIME: 1763718285.724598
[11/21 15:14:45   1098s] Max number of tech site patterns supported in site array is 256.
[11/21 15:14:45   1098s] Core basic site is tsm3site
[11/21 15:14:45   1098s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2163.1M, EPOCH TIME: 1763718285.731790
[11/21 15:14:45   1098s] After signature check, allow fast init is false, keep pre-filter is true.
[11/21 15:14:45   1098s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/21 15:14:45   1098s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2163.1M, EPOCH TIME: 1763718285.732304
[11/21 15:14:45   1098s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/21 15:14:45   1098s] SiteArray: use 1,069,056 bytes
[11/21 15:14:45   1098s] SiteArray: current memory after site array memory allocation 2163.1M
[11/21 15:14:45   1098s] SiteArray: FP blocked sites are writable
[11/21 15:14:45   1098s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2163.1M, EPOCH TIME: 1763718285.741461
[11/21 15:14:45   1098s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2163.1M, EPOCH TIME: 1763718285.744116
[11/21 15:14:45   1098s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/21 15:14:45   1098s] Atter site array init, number of instance map data is 0.
[11/21 15:14:45   1098s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.022, MEM:2163.1M, EPOCH TIME: 1763718285.746223
[11/21 15:14:45   1098s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:2163.1M, EPOCH TIME: 1763718285.746845
[11/21 15:14:45   1098s] All LLGs are deleted
[11/21 15:14:45   1098s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:14:45   1098s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2163.1M, EPOCH TIME: 1763718285.751138
[11/21 15:14:45   1098s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2163.1M, EPOCH TIME: 1763718285.751345
[11/21 15:14:45   1098s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:14:45   1098s] 
[11/21 15:14:45   1098s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:14:45   1098s] Summary for sequential cells identification: 
[11/21 15:14:45   1098s]   Identified SBFF number: 116
[11/21 15:14:45   1098s]   Identified MBFF number: 0
[11/21 15:14:45   1098s]   Identified SB Latch number: 0
[11/21 15:14:45   1098s]   Identified MB Latch number: 0
[11/21 15:14:45   1098s]   Not identified SBFF number: 24
[11/21 15:14:45   1098s]   Not identified MBFF number: 0
[11/21 15:14:45   1098s]   Not identified SB Latch number: 0
[11/21 15:14:45   1098s]   Not identified MB Latch number: 0
[11/21 15:14:45   1098s]   Number of sequential cells which are not FFs: 38
[11/21 15:14:45   1098s]  Visiting view : dtmf_view_setup
[11/21 15:14:45   1098s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:14:45   1098s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:14:45   1098s]  Visiting view : dtmf_view_hold
[11/21 15:14:45   1098s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:14:45   1098s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:14:45   1098s] TLC MultiMap info (StdDelay):
[11/21 15:14:45   1098s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:14:45   1098s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:14:45   1098s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:14:45   1098s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:14:45   1098s]  Setting StdDelay to: 52.5ps
[11/21 15:14:45   1098s] 
[11/21 15:14:45   1098s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] 	Current design flip-flop statistics
[11/21 15:14:45   1098s] 
[11/21 15:14:45   1098s] Single-Bit FF Count          :          543
[11/21 15:14:45   1098s] Multi-Bit FF Count           :            0
[11/21 15:14:45   1098s] Total Bit Count              :          543
[11/21 15:14:45   1098s] Total FF Count               :          543
[11/21 15:14:45   1098s] Bits Per Flop                :        1.000
[11/21 15:14:45   1098s] Total Clock Pin Cap(FF)      :     1511.099
[11/21 15:14:45   1098s] Multibit Conversion Ratio(%) :         0.00
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s]             Multi-bit cell usage statistics
[11/21 15:14:45   1098s] 
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] ============================================================
[11/21 15:14:45   1098s] Sequential Multibit cells usage statistics
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] -FlipFlops              543                    0        0.00                    1.00
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] 
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] Seq_Mbit libcell              Bitwidth        Count
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] Total 0
[11/21 15:14:45   1098s] ============================================================
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] Category            Num of Insts Rejected     Reasons
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:45   1098s] ------------------------------------------------------------
[11/21 15:14:46   1098s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:14:46   1098s] UM:          37.31             98          0.000 ns          0.096 ns  ccopt_design
[11/21 15:14:46   1098s] 
[11/21 15:14:46   1098s] *** Summary of all messages that are not suppressed in this session:
[11/21 15:14:46   1098s] Severity  ID               Count  Summary                                  
[11/21 15:14:46   1098s] WARNING   IMPMSMV-1810      1056  Net %s, driver %s (cell %s) voltage %g d...
[11/21 15:14:46   1098s] WARNING   IMPDBTCL-200         1  %s                                       
[11/21 15:14:46   1098s] WARNING   IMPCCOPT-1182        6  The clock_gating_cells property has no u...
[11/21 15:14:46   1098s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/21 15:14:46   1098s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[11/21 15:14:46   1098s] *** Message Summary: 1077 warning(s), 0 error(s)
[11/21 15:14:46   1098s] 
[11/21 15:14:46   1098s] *** ccopt_design #1 [finish] : cpu/real = 0:00:38.2/0:01:44.2 (0.4), totSession cpu/real = 0:18:18.7/2:20:49.8 (0.1), mem = 2163.1M
[11/21 15:14:46   1098s] 
[11/21 15:14:46   1098s] =============================================================================================
[11/21 15:14:46   1098s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[11/21 15:14:46   1098s] =============================================================================================
[11/21 15:14:46   1098s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:14:46   1098s] ---------------------------------------------------------------------------------------------
[11/21 15:14:46   1098s] [ InitOpt                ]      1   0:00:07.9  (   7.6 % )     0:00:10.8 /  0:00:04.5    0.4
[11/21 15:14:46   1098s] [ GlobalOpt              ]      1   0:00:02.0  (   1.9 % )     0:00:02.0 /  0:00:01.5    0.8
[11/21 15:14:46   1098s] [ DrvOpt                 ]      2   0:00:01.7  (   1.6 % )     0:00:01.7 /  0:00:00.8    0.5
[11/21 15:14:46   1098s] [ AreaOpt                ]      1   0:00:02.6  (   2.5 % )     0:00:03.0 /  0:00:02.1    0.7
[11/21 15:14:46   1098s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.2
[11/21 15:14:46   1098s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.3 % )     0:00:06.3 /  0:00:01.9    0.3
[11/21 15:14:46   1098s] [ DrvReport              ]      2   0:00:02.8  (   2.7 % )     0:00:02.8 /  0:00:00.2    0.1
[11/21 15:14:46   1098s] [ CongRefineRouteType    ]      2   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.1    0.2
[11/21 15:14:46   1098s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/21 15:14:46   1098s] [ CellServerInit         ]      3   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.0    0.1
[11/21 15:14:46   1098s] [ PowerInterfaceInit     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.0
[11/21 15:14:46   1098s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:14:46   1098s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:14:46   1098s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:14:46   1098s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.8
[11/21 15:14:46   1098s] [ IncrReplace            ]      1   0:00:01.3  (   1.2 % )     0:00:01.3 /  0:00:00.3    0.2
[11/21 15:14:46   1098s] [ RefinePlace            ]      2   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.4    0.7
[11/21 15:14:46   1098s] [ CTS                    ]      1   0:00:45.7  (  43.8 % )     0:00:54.7 /  0:00:14.6    0.3
[11/21 15:14:46   1098s] [ EarlyGlobalRoute       ]      7   0:00:05.6  (   5.4 % )     0:00:05.6 /  0:00:01.6    0.3
[11/21 15:14:46   1098s] [ ExtractRC              ]      5   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.8
[11/21 15:14:46   1098s] [ TimingUpdate           ]     24   0:00:01.4  (   1.3 % )     0:00:03.9 /  0:00:03.2    0.8
[11/21 15:14:46   1098s] [ FullDelayCalc          ]      7   0:00:09.8  (   9.4 % )     0:00:09.8 /  0:00:07.2    0.7
[11/21 15:14:46   1098s] [ TimingReport           ]      2   0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.0    0.0
[11/21 15:14:46   1098s] [ GenerateReports        ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.1    0.2
[11/21 15:14:46   1098s] [ MISC                   ]          0:00:19.7  (  18.9 % )     0:00:19.7 /  0:00:07.0    0.4
[11/21 15:14:46   1098s] ---------------------------------------------------------------------------------------------
[11/21 15:14:46   1098s]  ccopt_design #1 TOTAL              0:01:44.2  ( 100.0 % )     0:01:44.2 /  0:00:38.2    0.4
[11/21 15:14:46   1098s] ---------------------------------------------------------------------------------------------
[11/21 15:14:46   1098s] 
[11/21 15:14:46   1098s] % End ccopt_design (date=11/21 15:14:46, total cpu=0:00:38.2, real=0:01:46, peak res=1315.0M, current mem=1249.0M)
[11/21 15:14:50   1098s] <CMD> zoomBox 732.07600 688.29650 793.29050 743.09650
[11/21 15:14:51   1098s] <CMD> zoomBox 746.02500 700.12800 777.98000 728.73450
[11/21 15:14:54   1099s] <CMD> zoomBox 747.51950 701.82700 774.68100 726.14250
[11/21 15:14:56   1099s] <CMD> setLayerPreference node_net -isVisible 0
[11/21 15:14:58   1099s] <CMD> zoomBox 749.79100 704.19650 769.41550 721.76450
[11/21 15:14:58   1099s] <CMD> zoomBox 750.67850 705.12200 767.35900 720.05450
[11/21 15:14:59   1099s] <CMD> zoomBox 751.43250 705.90800 765.61100 718.60100
[11/21 15:14:59   1099s] <CMD> zoomBox 752.07350 706.57650 764.12550 717.36550
[11/21 15:15:00   1099s] <CMD> zoomBox 747.51850 701.82600 774.68150 726.14250
[11/21 15:15:01   1099s] <CMD> zoomBox 744.37350 698.54600 781.96950 732.20250
[11/21 15:15:01   1099s] <CMD> zoomBox 742.37300 696.46050 786.60400 736.05650
[11/21 15:15:02   1099s] <CMD> zoomBox 740.02050 694.00650 792.05700 740.59050
[11/21 15:15:11   1100s] <CMD> setLayerPreference node_net -isVisible 1
[11/21 15:15:13   1100s] <CMD> fit
[11/21 15:15:35   1102s] <CMD> uiSetTool copy
[11/21 15:15:37   1102s] <CMD> setEditMode -type regular
[11/21 15:15:49   1104s] <CMD> check_pg_library
[11/21 15:15:49   1104s] 
[11/21 15:15:49   1104s] Usage: check_pg_library [-help] <power_library_name> [-cell_list_file <string>] [-check_parameters]
[11/21 15:15:49   1104s]                         [-command_dump] [-list] [-metal_density_map] [-output <string>] [-report]
[11/21 15:15:49   1104s]                         [-report_detail_multiple_voltage_cap] [-rule_file <string>]
[11/21 15:15:49   1104s]                         [-skip_layer_list_file <string>] [-summary] [-tech_layers] [-total_currents]
[11/21 15:15:49   1104s]                         [-check_compatibility | -lef_consistency]
[11/21 15:15:49   1104s] 
[11/21 15:15:49   1104s] **ERROR: (IMPTCM-46):	Argument "<power_library_name>" is required for command "check_pg_library", either this option is not specified or an option prior to it is not specified correctly.
  
[11/21 15:16:37   1108s] <CMD> zoomBox 377.86700 316.17600 1202.28500 1054.20600
[11/21 15:16:38   1108s] <CMD> zoomBox 627.13450 572.68900 891.42500 809.28550
[11/21 15:16:39   1108s] <CMD> zoomBox 672.51900 619.39250 834.82650 764.69250
[11/21 15:16:40   1109s] <CMD> zoomBox 692.56250 640.01900 809.83000 744.99850
[11/21 15:16:45   1109s] <CMD> zoomBox 709.88950 661.09300 781.90650 725.56350
[11/21 15:16:46   1109s] <CMD> zoomBox 713.91400 666.62700 775.12850 721.42700
[11/21 15:16:47   1109s] <CMD> zoomBox 720.24300 675.32950 764.47050 714.92250
[11/21 15:16:49   1109s] <CMD> zoomBox 703.73850 656.04850 788.46600 731.89750
[11/21 15:16:51   1109s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_612096
[11/21 15:16:52   1109s] <CMD> zoomBox 672.12250 618.91200 834.43450 764.21600
[11/21 15:16:53   1110s] <CMD> zoomBox 713.31900 667.30150 774.53550 722.10350
[11/21 15:16:55   1110s] <CMD> fit
[11/21 15:17:10   1111s] <CMD> setLayerPreference gdsii -isVisible 1
[11/21 15:17:11   1111s] <CMD> setLayerPreference gdsii -isVisible 0
[11/21 15:17:34   1113s] <CMD> setLayerPreference node_route -isVisible 0
[11/21 15:17:36   1113s] <CMD> setLayerPreference node_route -isVisible 1
[11/21 15:17:36   1113s] <CMD> setLayerPreference node_route -isVisible 0
[11/21 15:17:39   1114s] <CMD> setLayerPreference shield -isVisible 1
[11/21 15:17:40   1114s] <CMD> setLayerPreference unknowState -isVisible 1
[11/21 15:17:41   1114s] <CMD> setLayerPreference metalFill -isVisible 1
[11/21 15:17:42   1114s] <CMD> setLayerPreference wire -isVisible 1
[11/21 15:17:43   1114s] <CMD> setLayerPreference wire -isVisible 0
[11/21 15:17:44   1114s] <CMD> setLayerPreference wire -isVisible 1
[11/21 15:17:46   1114s] <CMD> setLayerPreference wire -isVisible 0
[11/21 15:17:47   1114s] <CMD> setLayerPreference via -isVisible 1
[11/21 15:17:50   1115s] <CMD> setLayerPreference wire -isVisible 1
[11/21 15:17:52   1115s] <CMD> setLayerPreference patch -isVisible 1
[11/21 15:17:53   1115s] <CMD> setLayerPreference trim -isVisible 1
[11/21 15:18:04   1116s] <CMD> verify_drc
[11/21 15:18:04   1116s] #-check_same_via_cell true               # bool, default=false, user setting
[11/21 15:18:04   1116s]  *** Starting Verify DRC (MEM: 2084.2) ***
[11/21 15:18:04   1116s] 
[11/21 15:18:04   1116s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2116790285 inst_pattern=1
[11/21 15:18:04   1116s]   VERIFY DRC ...... Starting Verification
[11/21 15:18:04   1116s]   VERIFY DRC ...... Initializing
[11/21 15:18:04   1116s]   VERIFY DRC ...... Deleting Existing Violations
[11/21 15:18:04   1116s]   VERIFY DRC ...... Creating Sub-Areas
[11/21 15:18:04   1116s]   VERIFY DRC ...... Using new threading
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 253.760 253.760} 1 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 1 complete 3 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {253.760 0.000 507.520 253.760} 2 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 2 complete 8 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {507.520 0.000 761.280 253.760} 3 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 3 complete 8 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {761.280 0.000 1015.040 253.760} 4 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 4 complete 8 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {1015.040 0.000 1268.800 253.760} 5 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 5 complete 6 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {1268.800 0.000 1511.960 253.760} 6 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 6 complete 2 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {0.000 253.760 253.760 507.520} 7 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 7 complete 6 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {253.760 253.760 507.520 507.520} 8 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 8 complete 16 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {507.520 253.760 761.280 507.520} 9 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 9 complete 318 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {761.280 253.760 1015.040 507.520} 10 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 10 complete 76 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {1015.040 253.760 1268.800 507.520} 11 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 11 complete 4 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {1268.800 253.760 1511.960 507.520} 12 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 12 complete 15 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {0.000 507.520 253.760 761.280} 13 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 13 complete 12 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {253.760 507.520 507.520 761.280} 14 of 36
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area : 14 complete 508 Viols.
[11/21 15:18:04   1116s]   VERIFY DRC ...... Sub-Area: {507.520 507.520 761.280 761.280} 15 of 36
[11/21 15:18:05   1116s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[11/21 15:18:05   1116s] 
[11/21 15:18:05   1116s]   Verification Complete : 1000 Viols.
[11/21 15:18:05   1116s] 
[11/21 15:18:05   1116s]  Violation Summary By Layer and Type:
[11/21 15:18:05   1116s] 
[11/21 15:18:05   1116s] 	          Short   MetSpc   CShort   CutSpc   OffGrd   Totals
[11/21 15:18:05   1116s] 	Metal1        5       90        0        0        0       95
[11/21 15:18:05   1116s] 	Metal2      566       68        0        0        0      634
[11/21 15:18:05   1116s] 	Via23         0        0       85       12        0       97
[11/21 15:18:05   1116s] 	Metal3       87        3        0        0        1       91
[11/21 15:18:05   1116s] 	Via34         0        0       20        0        0       20
[11/21 15:18:05   1116s] 	Metal4        5        5        0        0        1       11
[11/21 15:18:05   1116s] 	Via45         0        0       26        0        0       26
[11/21 15:18:05   1116s] 	Via56         0        0       26        0        0       26
[11/21 15:18:05   1116s] 	Totals      663      166      157       12        2     1000
[11/21 15:18:05   1116s] 
[11/21 15:18:05   1116s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 270.1M) ***
[11/21 15:18:05   1116s] 
[11/21 15:18:10   1117s] <CMD> zoomBox 5.05850 147.84350 1347.48450 1349.60150
[11/21 15:18:10   1117s] <CMD> zoomBox 64.97250 231.20200 1206.03500 1252.69650
[11/21 15:18:11   1117s] <CMD> zoomBox 227.25750 456.99100 822.89950 990.21750
[11/21 15:18:12   1117s] <CMD> zoomBox 325.84850 594.16100 590.13850 830.75700
[11/21 15:18:13   1117s] <CMD> zoomBox 356.19300 636.37900 518.50000 781.67850
[11/21 15:18:13   1117s] <CMD> zoomBox 377.73600 665.05150 477.41350 754.28400
[11/21 15:18:14   1117s] <CMD> zoomBox 387.36150 677.82550 459.37900 742.29650
[11/21 15:18:18   1118s] <CMD> zoomBox 394.65900 687.46000 438.88700 727.05350
[11/21 15:18:18   1118s] <CMD> zoomBox 396.40100 689.76000 433.99500 723.41450
[11/21 15:18:18   1118s] <CMD> zoomBox 397.88200 691.71500 429.83700 720.32150
[11/21 15:18:19   1118s] <CMD> zoomBox 399.14100 693.37700 426.30250 717.69250
[11/21 15:18:20   1118s] <CMD> zoomBox 400.21100 694.78950 423.29800 715.45750
[11/21 15:18:20   1118s] <CMD> zoomBox 401.12000 695.99000 420.74450 713.55800
[11/21 15:18:20   1118s] <CMD> zoomBox 401.89300 697.01050 418.57400 711.94350
[11/21 15:18:21   1118s] <CMD> zoomBox 403.10850 698.61550 415.16050 709.40450
[11/21 15:18:22   1118s] <CMD> zoomBox 403.58300 699.24200 413.82750 708.41300
[11/21 15:18:22   1118s] <CMD> zoomBox 403.98650 699.77450 412.69450 707.57000
[11/21 15:18:23   1118s] <CMD> zoomBox 404.62100 700.61200 410.91300 706.24450
[11/21 15:18:23   1118s] <CMD> zoomBox 404.86850 700.93900 410.21700 705.72700
[11/21 15:18:24   1118s] <CMD> zoomBox 405.07900 701.21700 409.62550 705.28700
[11/21 15:18:25   1118s] <CMD> zoomBox 404.86850 700.93900 410.21700 705.72700
[11/21 15:18:42   1120s] <CMD> getMultiCpuUsage -localCpu
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -quiet -area
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -check_only -quiet
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/21 15:18:42   1120s] <CMD> get_verify_drc_mode -limit -quiet
[11/21 15:19:15   1122s] <CMD> set_verify_drc_mode -disable_rules {color cut_spacing enclosure eol_spacing min_area min_cut min_step protrusion} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report DTMF_CHIP.drc.rpt -limit 1000
[11/21 15:19:15   1122s] <CMD> verify_drc
[11/21 15:19:15   1122s] #-disable_rules " color cut_spacing enclosure eol_spacing min_area min_cut min_step protrusion "
[11/21 15:19:15   1122s]                                          # enums={jog2jog_spacing eol_spacing cut_spacing min_cut enclosure color min_step protrusion min_area out_of_die off_manufacturing_grid off_routing_track}_list, default= , user setting
[11/21 15:19:15   1122s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/21 15:19:15   1122s] #-check_same_via_cell true               # bool, default=false, user setting
[11/21 15:19:15   1122s] #-report DTMF_CHIP.drc.rpt               # string, default="", user setting
[11/21 15:19:15   1122s]  *** Starting Verify DRC (MEM: 2350.3) ***
[11/21 15:19:15   1122s] 
[11/21 15:19:15   1122s]   VERIFY DRC ...... Starting Verification
[11/21 15:19:15   1122s]   VERIFY DRC ...... Initializing
[11/21 15:19:15   1122s]   VERIFY DRC ...... Deleting Existing Violations
[11/21 15:19:15   1122s]   VERIFY DRC ...... Creating Sub-Areas
[11/21 15:19:15   1122s]   VERIFY DRC ...... Using new threading
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 253.760 253.760} 1 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {253.760 0.000 507.520 253.760} 2 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {507.520 0.000 761.280 253.760} 3 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {761.280 0.000 1015.040 253.760} 4 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {1015.040 0.000 1268.800 253.760} 5 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {1268.800 0.000 1511.960 253.760} 6 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {0.000 253.760 253.760 507.520} 7 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {253.760 253.760 507.520 507.520} 8 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 8 complete 16 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {507.520 253.760 761.280 507.520} 9 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 9 complete 308 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {761.280 253.760 1015.040 507.520} 10 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 10 complete 72 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {1015.040 253.760 1268.800 507.520} 11 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 11 complete 2 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {1268.800 253.760 1511.960 507.520} 12 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 12 complete 6 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {0.000 507.520 253.760 761.280} 13 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {253.760 507.520 507.520 761.280} 14 of 36
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area : 14 complete 583 Viols.
[11/21 15:19:15   1122s]   VERIFY DRC ...... Sub-Area: {507.520 507.520 761.280 761.280} 15 of 36
[11/21 15:19:15   1123s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[11/21 15:19:15   1123s] 
[11/21 15:19:15   1123s]   Verification Complete : 1000 Viols.
[11/21 15:19:15   1123s] 
[11/21 15:19:15   1123s]  Violation Summary By Layer and Type:
[11/21 15:19:15   1123s] 
[11/21 15:19:15   1123s] 	          Short   MetSpc   OffGrd   Totals
[11/21 15:19:15   1123s] 	Metal1       10       90        0      100
[11/21 15:19:15   1123s] 	Metal2      698       68        0      766
[11/21 15:19:15   1123s] 	Metal3      119        3        1      123
[11/21 15:19:15   1123s] 	Metal4        5        5        1       11
[11/21 15:19:15   1123s] 	Totals      832      166        2     1000
[11/21 15:19:15   1123s] 
[11/21 15:19:15   1123s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 264.1M) ***
[11/21 15:19:15   1123s] 
[11/21 15:19:15   1123s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/21 15:19:19   1123s] <CMD> deselectAll
[11/21 15:19:19   1123s] <CMD> selectWire 406.0900 701.2600 406.3700 704.9000 2 DTMF_INST/TDSP_CORE_INST/ALU_32_INST/n_1370
[11/21 15:19:19   1123s] <CMD> viewNext
[11/21 15:19:20   1123s] <CMD> fit
[11/21 15:19:33   1124s] <CMD> deselectAll
[11/21 15:19:36   1124s] <CMD> zoomBox 367.78900 789.71100 550.46700 635.87700
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -quiet -area
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -check_only -quiet
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/21 15:20:07   1127s] <CMD> get_verify_drc_mode -limit -quiet
[11/21 15:21:44   1136s] <CMD> verify_drc
[11/21 15:21:44   1136s] #-disable_rules " color cut_spacing enclosure eol_spacing min_area min_cut min_step protrusion "
[11/21 15:21:44   1136s]                                          # enums={jog2jog_spacing eol_spacing cut_spacing min_cut enclosure color min_step protrusion min_area out_of_die off_manufacturing_grid off_routing_track}_list, default= , user setting
[11/21 15:21:44   1136s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[11/21 15:21:44   1136s] #-check_same_via_cell true               # bool, default=false, user setting
[11/21 15:21:44   1136s] #-report DTMF_CHIP.drc.rpt               # string, default="", user setting
[11/21 15:21:44   1136s]  *** Starting Verify DRC (MEM: 2614.4) ***
[11/21 15:21:44   1136s] 
[11/21 15:21:44   1136s]   VERIFY DRC ...... Starting Verification
[11/21 15:21:44   1136s]   VERIFY DRC ...... Initializing
[11/21 15:21:44   1136s]   VERIFY DRC ...... Deleting Existing Violations
[11/21 15:21:44   1136s]   VERIFY DRC ...... Creating Sub-Areas
[11/21 15:21:44   1136s]   VERIFY DRC ...... Using new threading
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 253.760 253.760} 1 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {253.760 0.000 507.520 253.760} 2 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {507.520 0.000 761.280 253.760} 3 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {761.280 0.000 1015.040 253.760} 4 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {1015.040 0.000 1268.800 253.760} 5 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {1268.800 0.000 1511.960 253.760} 6 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {0.000 253.760 253.760 507.520} 7 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {253.760 253.760 507.520 507.520} 8 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 8 complete 16 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {507.520 253.760 761.280 507.520} 9 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 9 complete 308 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {761.280 253.760 1015.040 507.520} 10 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 10 complete 72 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {1015.040 253.760 1268.800 507.520} 11 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 11 complete 2 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {1268.800 253.760 1511.960 507.520} 12 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 12 complete 6 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {0.000 507.520 253.760 761.280} 13 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {253.760 507.520 507.520 761.280} 14 of 36
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area : 14 complete 583 Viols.
[11/21 15:21:44   1136s]   VERIFY DRC ...... Sub-Area: {507.520 507.520 761.280 761.280} 15 of 36
[11/21 15:21:44   1136s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[11/21 15:21:44   1136s] 
[11/21 15:21:44   1136s]   Verification Complete : 1000 Viols.
[11/21 15:21:44   1136s] 
[11/21 15:21:44   1136s]  Violation Summary By Layer and Type:
[11/21 15:21:44   1136s] 
[11/21 15:21:44   1136s] 	          Short   MetSpc   OffGrd   Totals
[11/21 15:21:44   1136s] 	Metal1       10       90        0      100
[11/21 15:21:44   1136s] 	Metal2      698       68        0      766
[11/21 15:21:44   1136s] 	Metal3      119        3        1      123
[11/21 15:21:44   1136s] 	Metal4        5        5        1       11
[11/21 15:21:44   1136s] 	Totals      832      166        2     1000
[11/21 15:21:44   1136s] 
[11/21 15:21:44   1136s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[11/21 15:21:44   1136s] 
[11/21 15:22:01   1138s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/ALU_32_INST/i_117
[11/21 15:22:02   1138s] <CMD> fit
[11/21 15:22:04   1138s] <CMD> deselectAll
[11/21 15:22:12   1138s] <CMD> zoomBox 757.18150 306.57600 848.52050 253.69550
[11/21 15:22:13   1139s] <CMD> zoomBox 773.78500 254.10550 821.46600 296.79000
[11/21 15:22:14   1139s] <CMD> zoomBox 779.97350 261.17500 809.25550 287.38850
[11/21 15:22:22   1139s] <CMD> selectWire 788.2300 276.2945 975.5750 276.5745 3 IOPADS_INST/FE_OFN1_n_7876
[11/21 15:22:37   1141s] <CMD> ui_view_box
[11/21 15:22:37   1141s] <CMD> dbquery -area {600.885 24.8635 1162.92 528.005} -objType inst
[11/21 15:22:37   1141s] <CMD> dbquery -area {600.885 24.8635 1162.92 528.005} -objType regular
[11/21 15:22:37   1141s] <CMD> dbquery -area {600.885 24.8635 1162.92 528.005} -objType special
[11/21 15:22:43   1141s] <CMD> selectObject Wire IOPADS_INST/FE_OFN1_n_7876(1576460,552589,1951150,553149)
[11/21 15:23:34   1148s] <CMD> deselectAll
[11/21 15:23:35   1148s] <CMD> fit
[11/21 15:23:57   1149s] <CMD> zoomBox 1475.87550 1539.65300 1564.81100 1467.54300
[11/21 15:24:00   1149s] <CMD> zoomBox 1443.21550 1421.07750 1613.58900 1573.59800
[11/21 15:24:01   1149s] <CMD> zoomBox 1415.11000 1386.62300 1650.92150 1597.72450
[11/21 15:24:02   1149s] <CMD> zoomBox 1454.19100 1434.53250 1599.00900 1564.17550
[11/21 15:24:04   1149s] <CMD> fit
[11/21 15:24:50   1152s] <CMD> ccopt_design
[11/21 15:24:50   1152s] % Begin ccopt_design (date=11/21 15:24:50, mem=1331.4M)
[11/21 15:24:50   1152s] *** ccopt_design #2 [begin] : totSession cpu/real = 0:19:12.4/2:30:54.3 (0.1), mem = 2276.4M
[11/21 15:24:50   1152s] Runtime...
[11/21 15:24:51   1152s] **INFO: User's settings:
[11/21 15:24:51   1152s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[11/21 15:24:51   1152s] setNanoRouteMode -extractThirdPartyCompatible       false
[11/21 15:24:51   1152s] setNanoRouteMode -grouteExpTdStdDelay               52.5
[11/21 15:24:51   1152s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[11/21 15:24:51   1152s] setDesignMode -process                              180
[11/21 15:24:51   1152s] setExtractRCMode -coupling_c_th                     3
[11/21 15:24:51   1152s] setExtractRCMode -engine                            preRoute
[11/21 15:24:51   1152s] setExtractRCMode -lefTechFileMap                    /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/misc/lefdef.layermap
[11/21 15:24:51   1152s] setExtractRCMode -relative_c_th                     0.03
[11/21 15:24:51   1152s] setExtractRCMode -total_c_th                        5
[11/21 15:24:51   1152s] setDelayCalMode -enable_high_fanout                 true
[11/21 15:24:51   1152s] setDelayCalMode -engine                             aae
[11/21 15:24:51   1152s] setDelayCalMode -ignoreNetLoad                      false
[11/21 15:24:51   1152s] setDelayCalMode -socv_accuracy_mode                 low
[11/21 15:24:51   1152s] setOptMode -activeSetupViews                        { dtmf_view_setup }
[11/21 15:24:51   1152s] setOptMode -autoSetupViews                          { dtmf_view_setup}
[11/21 15:24:51   1152s] setOptMode -autoTDGRSetupViews                      { dtmf_view_setup}
[11/21 15:24:51   1152s] setOptMode -drcMargin                               0
[11/21 15:24:51   1152s] setOptMode -fixDrc                                  true
[11/21 15:24:51   1152s] setOptMode -optimizeFF                              true
[11/21 15:24:51   1152s] setOptMode -preserveAllSequential                   true
[11/21 15:24:51   1152s] setOptMode -setupTargetSlack                        0
[11/21 15:24:51   1152s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/21 15:24:51   1152s] setRouteMode -earlyGlobalMaxRouteLayer              4
[11/21 15:24:51   1152s] setRouteMode -earlyGlobalMinRouteLayer              2
[11/21 15:24:51   1152s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/21 15:24:51   1152s] 
[11/21 15:24:51   1152s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/21 15:24:51   1152s] Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
[11/21 15:24:51   1152s] Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
[11/21 15:24:51   1152s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/21 15:24:51   1152s] Set place::cacheFPlanSiteMark to 1
[11/21 15:24:51   1152s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/21 15:24:51   1152s] Using CCOpt effort standard.
[11/21 15:24:51   1152s] CCOpt::Phase::Initialization...
[11/21 15:24:51   1152s] Check Prerequisites...
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_11' in clock tree 'vclk2' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RAM_128x16_TEST_INST/CTS_1' in clock tree 'vclk2' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_10' in clock tree 'vclk2<1>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/SPI_INST/CTS_1' in clock tree 'vclk2<1>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_9' in clock tree 'vclk2<2>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/DIGIT_REG_INST/CTS_1' in clock tree 'vclk2<2>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_8' in clock tree 'vclk2<3>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RESULTS_CONV_INST/CTS_1' in clock tree 'vclk2<3>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RESULTS_CONV_INST/CTS_2' in clock tree 'vclk2<3>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RESULTS_CONV_INST/CTS_3' in clock tree 'vclk2<3>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_7' in clock tree 'vclk2<4>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/RAM_256x16_TEST_INST/CTS_1' in clock tree 'vclk2<4>' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_6' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/TDSP_DS_CS_INST/CTS_1' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_3' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_4' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_5' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_1' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5046):	Net 'DTMF_INST/CTS_2' in clock tree 'vclk1' has existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5046' for more detail.
[11/21 15:24:51   1152s] **WARN: (IMPCCOPT-5047):	Found 19 clock net(s) with existing routing that will be removed by CCOpt.
[11/21 15:24:51   1152s] Type 'man IMPCCOPT-5047' for more detail.
[11/21 15:24:51   1152s] Leaving CCOpt scope - CheckPlace...
[11/21 15:24:51   1152s] OPERPROF: Starting checkPlace at level 1, MEM:2276.4M, EPOCH TIME: 1763718891.895928
[11/21 15:24:51   1152s] Processing tracks to init pin-track alignment.
[11/21 15:24:51   1152s] z: 2, totalTracks: 1
[11/21 15:24:51   1152s] z: 4, totalTracks: 1
[11/21 15:24:51   1152s] z: 6, totalTracks: 1
[11/21 15:24:51   1152s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:24:52   1152s] All LLGs are deleted
[11/21 15:24:52   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:52   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:52   1152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2278.4M, EPOCH TIME: 1763718892.128383
[11/21 15:24:52   1152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.015, MEM:2278.4M, EPOCH TIME: 1763718892.143657
[11/21 15:24:52   1152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2278.4M, EPOCH TIME: 1763718892.174712
[11/21 15:24:52   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:52   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:52   1152s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2278.4M, EPOCH TIME: 1763718892.213830
[11/21 15:24:52   1152s] Max number of tech site patterns supported in site array is 256.
[11/21 15:24:52   1152s] Core basic site is tsm3site
[11/21 15:24:52   1152s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2278.4M, EPOCH TIME: 1763718892.397349
[11/21 15:24:52   1152s] After signature check, allow fast init is false, keep pre-filter is true.
[11/21 15:24:52   1152s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/21 15:24:52   1152s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.022, MEM:2278.4M, EPOCH TIME: 1763718892.419434
[11/21 15:24:52   1152s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/21 15:24:52   1152s] SiteArray: use 1,069,056 bytes
[11/21 15:24:52   1152s] SiteArray: current memory after site array memory allocation 2278.4M
[11/21 15:24:52   1152s] SiteArray: FP blocked sites are writable
[11/21 15:24:52   1152s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/21 15:24:52   1152s] Atter site array init, number of instance map data is 0.
[11/21 15:24:52   1152s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.269, MEM:2278.4M, EPOCH TIME: 1763718892.482759
[11/21 15:24:52   1152s] 
[11/21 15:24:52   1152s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:24:52   1152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.454, MEM:2278.4M, EPOCH TIME: 1763718892.628585
[11/21 15:24:52   1152s] Begin checking placement ... (start mem=2276.4M, init mem=2278.4M)
[11/21 15:24:52   1152s] Begin checking exclusive groups violation ...
[11/21 15:24:52   1152s] There are 0 groups to check, max #box is 0, total #box is 0
[11/21 15:24:52   1152s] Finished checking exclusive groups violations. Found 0 Vio.
[11/21 15:24:52   1152s] 
[11/21 15:24:52   1152s] Running CheckPlace using 1 thread in normal mode...
[11/21 15:24:52   1152s] 
[11/21 15:24:52   1152s] ...checkPlace normal is done!
[11/21 15:24:52   1152s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2279.4M, EPOCH TIME: 1763718892.851678
[11/21 15:24:52   1152s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:2279.4M, EPOCH TIME: 1763718892.854569
[11/21 15:24:52   1152s] *info: Placed = 5651           (Fixed = 23)
[11/21 15:24:52   1152s] *info: Unplaced = 0           
[11/21 15:24:52   1152s] Placement Density:48.81%(130728/267812)
[11/21 15:24:52   1152s] Placement Density (including fixed std cells):48.81%(130728/267812)
[11/21 15:24:52   1152s] All LLGs are deleted
[11/21 15:24:52   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5815).
[11/21 15:24:52   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:52   1152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2279.4M, EPOCH TIME: 1763718892.919507
[11/21 15:24:52   1152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2279.4M, EPOCH TIME: 1763718892.920672
[11/21 15:24:52   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:52   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:52   1152s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2279.4M)
[11/21 15:24:52   1152s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:1.073, MEM:2279.4M, EPOCH TIME: 1763718892.968574
[11/21 15:24:53   1152s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:01.2)
[11/21 15:24:53   1152s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[11/21 15:24:53   1152s]  * There are 12 clocks in propagated mode.
[11/21 15:24:53   1152s] 
[11/21 15:24:53   1152s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/21 15:24:53   1152s] 
[11/21 15:24:53   1152s] 
[11/21 15:24:53   1152s] 
[11/21 15:24:53   1152s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:02.0)
[11/21 15:24:53   1152s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:24:53   1152s] UM:*                                                                   Check Prerequisites
[11/21 15:24:53   1152s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:02.2)
[11/21 15:24:53   1152s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:24:53   1152s] UM:*                                                                   CCOpt::Phase::Initialization
[11/21 15:24:53   1152s] Info: 1 threads available for lower-level modules during optimization.
[11/21 15:24:53   1152s] Executing ccopt post-processing.
[11/21 15:24:53   1152s] Synthesizing clock trees with CCOpt...
[11/21 15:24:54   1152s] *** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:12.6/2:30:57.5 (0.1), mem = 2279.4M
[11/21 15:24:54   1152s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/21 15:24:54   1152s] CCOpt::Phase::PreparingToBalance...
[11/21 15:24:54   1152s] Leaving CCOpt scope - Initializing power interface...
[11/21 15:24:54   1152s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:24:54   1152s] 
[11/21 15:24:54   1152s] Positive (advancing) pin insertion delays
[11/21 15:24:54   1152s] =========================================
[11/21 15:24:54   1152s] 
[11/21 15:24:54   1152s] Found 0 advancing pin insertion delay (0.000% of 546 clock tree sinks)
[11/21 15:24:54   1152s] 
[11/21 15:24:54   1152s] Negative (delaying) pin insertion delays
[11/21 15:24:54   1152s] ========================================
[11/21 15:24:54   1152s] 
[11/21 15:24:54   1152s] Found 0 delaying pin insertion delay (0.000% of 546 clock tree sinks)
[11/21 15:24:54   1152s] Notify start of optimization...
[11/21 15:24:54   1152s] Notify start of optimization done.
[11/21 15:24:54   1152s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/21 15:24:54   1152s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2279.4M, EPOCH TIME: 1763718894.920256
[11/21 15:24:54   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:54   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:54   1152s] All LLGs are deleted
[11/21 15:24:54   1152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:54   1152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:54   1152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2279.4M, EPOCH TIME: 1763718894.920372
[11/21 15:24:54   1152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2279.4M, EPOCH TIME: 1763718894.920412
[11/21 15:24:54   1152s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.012, MEM:2279.4M, EPOCH TIME: 1763718894.932285
[11/21 15:24:55   1152s] ### Creating LA Mngr. totSessionCpu=0:19:13 mem=2279.4M
[11/21 15:24:55   1152s] ### Creating LA Mngr, finished. totSessionCpu=0:19:13 mem=2279.4M
[11/21 15:24:55   1152s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2279.36 MB )
[11/21 15:24:55   1152s] (I)      ==================== Layers =====================
[11/21 15:24:56   1152s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:24:56   1152s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:24:56   1152s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:24:56   1152s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:24:56   1152s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:24:56   1152s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:24:56   1152s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:24:56   1152s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:24:56   1152s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:24:56   1152s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:24:56   1152s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:24:56   1152s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:24:56   1152s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:24:56   1152s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:24:56   1152s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:24:56   1152s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:24:56   1152s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:24:56   1152s] (I)      Started Import and model ( Curr Mem: 2279.36 MB )
[11/21 15:24:56   1152s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:24:56   1152s] (I)      == Non-default Options ==
[11/21 15:24:56   1152s] (I)      Maximum routing layer                              : 4
[11/21 15:24:56   1152s] (I)      Number of threads                                  : 1
[11/21 15:24:56   1152s] (I)      Method to set GCell size                           : row
[11/21 15:24:56   1152s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:24:56   1152s] (I)      Use row-based GCell size
[11/21 15:24:56   1152s] (I)      Use row-based GCell align
[11/21 15:24:56   1152s] (I)      layer 0 area = 0
[11/21 15:24:56   1152s] (I)      layer 1 area = 0
[11/21 15:24:56   1152s] (I)      layer 2 area = 0
[11/21 15:24:56   1152s] (I)      layer 3 area = 0
[11/21 15:24:56   1152s] (I)      GCell unit size   : 10080
[11/21 15:24:56   1152s] (I)      GCell multiplier  : 1
[11/21 15:24:56   1152s] (I)      GCell row height  : 10080
[11/21 15:24:56   1152s] (I)      Actual row height : 10080
[11/21 15:24:56   1152s] (I)      GCell align ref   : 670560 670880
[11/21 15:24:56   1152s] [NR-eGR] Track table information for default rule: 
[11/21 15:24:56   1152s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:24:56   1152s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:24:56   1152s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:24:56   1152s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:24:56   1152s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:24:56   1152s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:24:56   1152s] (I)      ================ Default via ================
[11/21 15:24:56   1152s] (I)      +---+------------------+--------------------+
[11/21 15:24:56   1152s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:24:56   1152s] (I)      +---+------------------+--------------------+
[11/21 15:24:56   1152s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:24:56   1152s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:24:56   1152s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:24:56   1152s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:24:56   1152s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:24:56   1152s] (I)      +---+------------------+--------------------+
[11/21 15:24:56   1152s] [NR-eGR] Read 3049 PG shapes
[11/21 15:24:56   1152s] [NR-eGR] Read 0 clock shapes
[11/21 15:24:56   1152s] [NR-eGR] Read 0 other shapes
[11/21 15:24:56   1152s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:24:56   1152s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:24:56   1152s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:24:56   1152s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:24:56   1152s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:24:56   1152s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:24:56   1152s] [NR-eGR] #Other Blockages    : 0
[11/21 15:24:56   1152s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:24:56   1152s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1561
[11/21 15:24:56   1152s] [NR-eGR] Read 6015 nets ( ignored 19 )
[11/21 15:24:56   1152s] (I)      early_global_route_priority property id does not exist.
[11/21 15:24:56   1152s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1561  Num CS=0
[11/21 15:24:56   1152s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 630
[11/21 15:24:56   1152s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 780
[11/21 15:24:56   1152s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 151
[11/21 15:24:56   1152s] (I)      Number of ignored nets                =     19
[11/21 15:24:56   1152s] (I)      Number of connected nets              =      0
[11/21 15:24:56   1152s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/21 15:24:56   1152s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:24:56   1152s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:24:56   1152s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:24:56   1152s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:24:56   1152s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:24:56   1152s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:24:56   1152s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:24:56   1152s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:24:56   1152s] (I)      Ndr track 0 does not exist
[11/21 15:24:56   1152s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:24:56   1152s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:24:56   1152s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:24:56   1152s] (I)      Site width          :  1320  (dbu)
[11/21 15:24:56   1152s] (I)      Row height          : 10080  (dbu)
[11/21 15:24:56   1152s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:24:56   1152s] (I)      GCell width         : 10080  (dbu)
[11/21 15:24:56   1152s] (I)      GCell height        : 10080  (dbu)
[11/21 15:24:56   1152s] (I)      Grid                :   300   300     4
[11/21 15:24:56   1152s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:24:56   1152s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:24:56   1152s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:24:56   1152s] (I)      Default wire width  :   460   560   560   560
[11/21 15:24:56   1152s] (I)      Default wire space  :   460   560   560   560
[11/21 15:24:56   1152s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:24:56   1152s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:24:56   1152s] (I)      First track coord   :   560   660   560   660
[11/21 15:24:56   1152s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:24:56   1152s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:24:56   1152s] (I)      Num of masks        :     1     1     1     1
[11/21 15:24:56   1152s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:24:56   1152s] (I)      --------------------------------------------------------
[11/21 15:24:56   1152s] 
[11/21 15:24:56   1152s] [NR-eGR] ============ Routing rule table ============
[11/21 15:24:56   1152s] [NR-eGR] Rule id: 0  Nets: 5939
[11/21 15:24:56   1152s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:24:56   1152s] (I)                    Layer     2     3     4 
[11/21 15:24:56   1152s] (I)                    Pitch  1320  1120  1320 
[11/21 15:24:56   1152s] (I)             #Used tracks     1     1     1 
[11/21 15:24:56   1152s] (I)       #Fully used tracks     1     1     1 
[11/21 15:24:56   1152s] [NR-eGR] ========================================
[11/21 15:24:56   1152s] [NR-eGR] 
[11/21 15:24:56   1152s] (I)      =============== Blocked Tracks ===============
[11/21 15:24:56   1152s] (I)      +-------+---------+----------+---------------+
[11/21 15:24:56   1152s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:24:56   1152s] (I)      +-------+---------+----------+---------------+
[11/21 15:24:56   1152s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:24:56   1152s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:24:56   1152s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:24:56   1152s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:24:56   1152s] (I)      +-------+---------+----------+---------------+
[11/21 15:24:56   1152s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.36 sec, Curr Mem: 2292.50 MB )
[11/21 15:24:56   1152s] (I)      Reset routing kernel
[11/21 15:24:56   1152s] (I)      Started Global Routing ( Curr Mem: 2292.50 MB )
[11/21 15:24:56   1152s] (I)      totalPins=21815  totalGlobalPin=20544 (94.17%)
[11/21 15:24:56   1152s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:24:56   1152s] [NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[11/21 15:24:56   1152s] (I)      
[11/21 15:24:56   1152s] (I)      ============  Phase 1a Route ============
[11/21 15:24:56   1152s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 53
[11/21 15:24:56   1152s] (I)      Usage: 57067 = (27998 H, 29069 V) = (7.90% H, 4.71% V) = (1.411e+05um H, 1.465e+05um V)
[11/21 15:24:56   1152s] (I)      
[11/21 15:24:56   1152s] (I)      ============  Phase 1b Route ============
[11/21 15:24:56   1152s] (I)      Usage: 57096 = (28011 H, 29085 V) = (7.91% H, 4.72% V) = (1.412e+05um H, 1.466e+05um V)
[11/21 15:24:56   1152s] (I)      Overflow of layer group 1: 0.19% H + 0.46% V. EstWL: 2.877638e+05um
[11/21 15:24:56   1152s] (I)      Congestion metric : 0.19%H 0.46%V, 0.65%HV
[11/21 15:24:56   1152s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:24:56   1152s] (I)      
[11/21 15:24:56   1152s] (I)      ============  Phase 1c Route ============
[11/21 15:24:56   1152s] (I)      Level2 Grid: 60 x 60
[11/21 15:24:56   1152s] (I)      Usage: 58993 = (29842 H, 29151 V) = (8.42% H, 4.73% V) = (1.504e+05um H, 1.469e+05um V)
[11/21 15:24:56   1152s] (I)      
[11/21 15:24:56   1152s] (I)      ============  Phase 1d Route ============
[11/21 15:24:56   1152s] (I)      Usage: 58973 = (29832 H, 29141 V) = (8.42% H, 4.73% V) = (1.504e+05um H, 1.469e+05um V)
[11/21 15:24:56   1152s] (I)      
[11/21 15:24:56   1152s] (I)      ============  Phase 1e Route ============
[11/21 15:24:56   1152s] (I)      Usage: 58973 = (29832 H, 29141 V) = (8.42% H, 4.73% V) = (1.504e+05um H, 1.469e+05um V)
[11/21 15:24:56   1152s] [NR-eGR] Early Global Route overflow of layer group 1: 0.20% H + 0.13% V. EstWL: 2.972239e+05um
[11/21 15:24:56   1152s] (I)      
[11/21 15:24:56   1152s] (I)      ============  Phase 1l Route ============
[11/21 15:24:56   1152s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:24:56   1152s] (I)      Layer  2:     316851     27638       155      335633      349348    (49.00%) 
[11/21 15:24:56   1152s] (I)      Layer  3:     355620     33435       168      414684      392616    (51.37%) 
[11/21 15:24:56   1152s] (I)      Layer  4:     300731     13392        25      346324      338657    (50.56%) 
[11/21 15:24:56   1152s] (I)      Total:        973202     74465       348     1096641     1080621    (50.37%) 
[11/21 15:24:56   1152s] (I)      
[11/21 15:24:56   1152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:24:56   1152s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 15:24:56   1152s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:24:56   1152s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/21 15:24:56   1152s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:24:56   1152s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:24:56   1152s] [NR-eGR]  Metal2 ( 2)       132( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[11/21 15:24:56   1152s] [NR-eGR]  Metal3 ( 3)        57( 0.13%)         3( 0.01%)         7( 0.02%)   ( 0.15%) 
[11/21 15:24:56   1152s] [NR-eGR]  Metal4 ( 4)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 15:24:56   1152s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:24:56   1152s] [NR-eGR]        Total       210( 0.16%)         3( 0.00%)         7( 0.01%)   ( 0.16%) 
[11/21 15:24:56   1152s] [NR-eGR] 
[11/21 15:24:56   1152s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.19 sec, Curr Mem: 2292.50 MB )
[11/21 15:24:56   1152s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 15:24:56   1152s] [NR-eGR] Overflow after Early Global Route 0.15% H + 0.13% V
[11/21 15:24:56   1152s] (I)      ============= Track Assignment ============
[11/21 15:24:56   1152s] (I)      Started Track Assignment (1T) ( Curr Mem: 2292.50 MB )
[11/21 15:24:56   1152s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:24:56   1152s] (I)      Run Multi-thread track assignment
[11/21 15:24:56   1152s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.09 sec, Curr Mem: 2292.50 MB )
[11/21 15:24:56   1152s] (I)      Started Export ( Curr Mem: 2292.50 MB )
[11/21 15:24:56   1152s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:24:56   1152s] [NR-eGR] -----------------------------------
[11/21 15:24:56   1152s] [NR-eGR]  Metal1  (1H)             0  22226 
[11/21 15:24:56   1152s] [NR-eGR]  Metal2  (2V)         98650  30859 
[11/21 15:24:56   1152s] [NR-eGR]  Metal3  (3H)        158028   4348 
[11/21 15:24:56   1152s] [NR-eGR]  Metal4  (4V)         61435     98 
[11/21 15:24:56   1152s] [NR-eGR]  Metal5  (5H)           554     61 
[11/21 15:24:56   1152s] [NR-eGR]  Metal6  (6V)           312      0 
[11/21 15:24:56   1152s] [NR-eGR] -----------------------------------
[11/21 15:24:56   1152s] [NR-eGR]          Total       318979  57592 
[11/21 15:24:56   1152s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:24:56   1152s] [NR-eGR] Total half perimeter of net bounding box: 253607um
[11/21 15:24:56   1152s] [NR-eGR] Total length: 318979um, number of vias: 57592
[11/21 15:24:56   1152s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:24:56   1152s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/21 15:24:56   1152s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:24:57   1153s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.34 sec, Curr Mem: 2282.98 MB )
[11/21 15:24:57   1153s] Saved RC grid cleaned up.
[11/21 15:24:57   1153s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 1.18 sec, Curr Mem: 2272.98 MB )
[11/21 15:24:57   1153s] (I)      ======================================== Runtime Summary ========================================
[11/21 15:24:57   1153s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/21 15:24:57   1153s] (I)      -------------------------------------------------------------------------------------------------
[11/21 15:24:57   1153s] (I)       Early Global Route kernel                   100.00%  705.81 sec  706.99 sec  1.18 sec  0.33 sec 
[11/21 15:24:57   1153s] (I)       +-Import and model                           30.24%  705.90 sec  706.26 sec  0.36 sec  0.06 sec 
[11/21 15:24:57   1153s] (I)       | +-Create place DB                          11.13%  705.91 sec  706.04 sec  0.13 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)       | | +-Import place data                      11.13%  705.91 sec  706.04 sec  0.13 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Read instances and placement          8.32%  705.91 sec  706.01 sec  0.10 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Read nets                             2.43%  706.01 sec  706.04 sec  0.03 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | +-Create route DB                          16.37%  706.04 sec  706.23 sec  0.19 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)       | | +-Import route data (1T)                 12.14%  706.09 sec  706.23 sec  0.14 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.03%  706.15 sec  706.17 sec  0.02 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Read routing blockages              0.00%  706.15 sec  706.15 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Read instance blockages             0.40%  706.15 sec  706.16 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Read PG blockages                   0.04%  706.16 sec  706.16 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Read clock blockages                0.00%  706.16 sec  706.16 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Read other blockages                0.00%  706.17 sec  706.17 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Read halo blockages                 0.00%  706.17 sec  706.17 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Read boundary cut boxes             0.00%  706.17 sec  706.17 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Read blackboxes                       0.00%  706.17 sec  706.17 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Read prerouted                        0.04%  706.17 sec  706.17 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Read unlegalized nets                 0.03%  706.17 sec  706.18 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Read nets                             1.42%  706.18 sec  706.19 sec  0.02 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Set up via pillars                    1.18%  706.19 sec  706.21 sec  0.01 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Initialize 3D grid graph              0.05%  706.21 sec  706.21 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Model blockage capacity               1.16%  706.21 sec  706.22 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Initialize 3D capacity              1.08%  706.21 sec  706.22 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | +-Read aux data                             0.00%  706.23 sec  706.23 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | +-Others data preparation                   0.05%  706.23 sec  706.23 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | +-Create route kernel                       2.12%  706.23 sec  706.26 sec  0.03 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       +-Global Routing                             16.15%  706.26 sec  706.45 sec  0.19 sec  0.09 sec 
[11/21 15:24:57   1153s] (I)       | +-Initialization                            0.85%  706.26 sec  706.27 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | +-Net group 1                              13.75%  706.28 sec  706.44 sec  0.16 sec  0.08 sec 
[11/21 15:24:57   1153s] (I)       | | +-Generate topology                       1.00%  706.28 sec  706.29 sec  0.01 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | +-Phase 1a                                5.11%  706.30 sec  706.36 sec  0.06 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Pattern routing (1T)                  3.93%  706.30 sec  706.34 sec  0.05 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.99%  706.34 sec  706.36 sec  0.01 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Add via demand to 2D                  0.16%  706.36 sec  706.36 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | +-Phase 1b                                0.80%  706.36 sec  706.37 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Monotonic routing (1T)                0.77%  706.36 sec  706.37 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | +-Phase 1c                                1.42%  706.37 sec  706.38 sec  0.02 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Two level Routing                     1.41%  706.37 sec  706.38 sec  0.02 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Two Level Routing (Regular)         0.83%  706.37 sec  706.38 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Two Level Routing (Strong)          0.51%  706.38 sec  706.38 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | +-Phase 1d                                2.63%  706.38 sec  706.42 sec  0.03 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Detoured routing (1T)                 2.62%  706.38 sec  706.42 sec  0.03 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | | +-Phase 1e                                0.10%  706.42 sec  706.42 sec  0.00 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Route legalization                    0.08%  706.42 sec  706.42 sec  0.00 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | | | +-Legalize Blockage Violations        0.07%  706.42 sec  706.42 sec  0.00 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | | +-Phase 1l                                2.01%  706.42 sec  706.44 sec  0.02 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)       | | | +-Layer assignment (1T)                 1.70%  706.42 sec  706.44 sec  0.02 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)       | +-Clean cong LA                             0.00%  706.44 sec  706.44 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       +-Export 3D cong map                          2.83%  706.45 sec  706.49 sec  0.03 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)       | +-Export 2D cong map                        0.59%  706.48 sec  706.49 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       +-Extract Global 3D Wires                     0.28%  706.49 sec  706.49 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       +-Track Assignment (1T)                       7.95%  706.49 sec  706.59 sec  0.09 sec  0.07 sec 
[11/21 15:24:57   1153s] (I)       | +-Initialization                            0.12%  706.49 sec  706.49 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | +-Track Assignment Kernel                   7.73%  706.49 sec  706.59 sec  0.09 sec  0.07 sec 
[11/21 15:24:57   1153s] (I)       | +-Free Memory                               0.00%  706.59 sec  706.59 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       +-Export                                     28.48%  706.60 sec  706.94 sec  0.34 sec  0.08 sec 
[11/21 15:24:57   1153s] (I)       | +-Export DB wires                           2.66%  706.60 sec  706.63 sec  0.03 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)       | | +-Export all nets                         2.25%  706.60 sec  706.63 sec  0.03 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)       | | +-Set wire vias                           0.28%  706.63 sec  706.63 sec  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)       | +-Report wirelength                         0.99%  706.63 sec  706.65 sec  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | +-Update net boxes                          3.34%  706.65 sec  706.68 sec  0.04 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)       | +-Update timing                            20.79%  706.69 sec  706.94 sec  0.25 sec  0.04 sec 
[11/21 15:24:57   1153s] (I)       +-Postprocess design                          3.62%  706.94 sec  706.98 sec  0.04 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)      ======================= Summary by functions ========================
[11/21 15:24:57   1153s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:24:57   1153s] (I)      ---------------------------------------------------------------------
[11/21 15:24:57   1153s] (I)        0  Early Global Route kernel           100.00%  1.18 sec  0.33 sec 
[11/21 15:24:57   1153s] (I)        1  Import and model                     30.24%  0.36 sec  0.06 sec 
[11/21 15:24:57   1153s] (I)        1  Export                               28.48%  0.34 sec  0.08 sec 
[11/21 15:24:57   1153s] (I)        1  Global Routing                       16.15%  0.19 sec  0.09 sec 
[11/21 15:24:57   1153s] (I)        1  Track Assignment (1T)                 7.95%  0.09 sec  0.07 sec 
[11/21 15:24:57   1153s] (I)        1  Postprocess design                    3.62%  0.04 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        1  Export 3D cong map                    2.83%  0.03 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)        1  Extract Global 3D Wires               0.28%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        2  Update timing                        20.79%  0.25 sec  0.04 sec 
[11/21 15:24:57   1153s] (I)        2  Create route DB                      16.37%  0.19 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)        2  Net group 1                          13.75%  0.16 sec  0.08 sec 
[11/21 15:24:57   1153s] (I)        2  Create place DB                      11.13%  0.13 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)        2  Track Assignment Kernel               7.73%  0.09 sec  0.07 sec 
[11/21 15:24:57   1153s] (I)        2  Update net boxes                      3.34%  0.04 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        2  Export DB wires                       2.66%  0.03 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)        2  Create route kernel                   2.12%  0.03 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        2  Report wirelength                     0.99%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        2  Initialization                        0.97%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        2  Export 2D cong map                    0.59%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        2  Others data preparation               0.05%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        3  Import route data (1T)               12.14%  0.14 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)        3  Import place data                    11.13%  0.13 sec  0.03 sec 
[11/21 15:24:57   1153s] (I)        3  Phase 1a                              5.11%  0.06 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        3  Phase 1d                              2.63%  0.03 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        3  Export all nets                       2.25%  0.03 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)        3  Phase 1l                              2.01%  0.02 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)        3  Phase 1c                              1.42%  0.02 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)        3  Generate topology                     1.00%  0.01 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        3  Phase 1b                              0.80%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        3  Set wire vias                         0.28%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        3  Phase 1e                              0.10%  0.00 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        4  Read instances and placement          8.32%  0.10 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)        4  Pattern routing (1T)                  3.93%  0.05 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        4  Read nets                             3.85%  0.05 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        4  Detoured routing (1T)                 2.62%  0.03 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        4  Read blockages ( Layer 2-4 )          2.03%  0.02 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        4  Layer assignment (1T)                 1.70%  0.02 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)        4  Two level Routing                     1.41%  0.02 sec  0.02 sec 
[11/21 15:24:57   1153s] (I)        4  Set up via pillars                    1.18%  0.01 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        4  Model blockage capacity               1.16%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        4  Pattern Routing Avoiding Blockages    0.99%  0.01 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        4  Monotonic routing (1T)                0.77%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        4  Add via demand to 2D                  0.16%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        4  Route legalization                    0.08%  0.00 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        4  Read prerouted                        0.04%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        4  Read unlegalized nets                 0.03%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        5  Initialize 3D capacity                1.08%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        5  Two Level Routing (Regular)           0.83%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        5  Two Level Routing (Strong)            0.51%  0.01 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        5  Read instance blockages               0.40%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        5  Legalize Blockage Violations          0.07%  0.00 sec  0.01 sec 
[11/21 15:24:57   1153s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:24:57   1153s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.4 real=0:00:02.3)
[11/21 15:24:57   1153s] Legalization setup...
[11/21 15:24:57   1153s] Using cell based legalization.
[11/21 15:24:57   1153s] Leaving CCOpt scope - Initializing placement interface...
[11/21 15:24:57   1153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.0M, EPOCH TIME: 1763718897.299992
[11/21 15:24:57   1153s] Processing tracks to init pin-track alignment.
[11/21 15:24:57   1153s] z: 2, totalTracks: 1
[11/21 15:24:57   1153s] z: 4, totalTracks: 1
[11/21 15:24:57   1153s] z: 6, totalTracks: 1
[11/21 15:24:57   1153s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:24:57   1153s] All LLGs are deleted
[11/21 15:24:57   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:57   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:57   1153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.0M, EPOCH TIME: 1763718897.316281
[11/21 15:24:57   1153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2269.0M, EPOCH TIME: 1763718897.317304
[11/21 15:24:57   1153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.0M, EPOCH TIME: 1763718897.346114
[11/21 15:24:57   1153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:57   1153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:24:57   1153s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2269.0M, EPOCH TIME: 1763718897.346403
[11/21 15:24:57   1153s] Max number of tech site patterns supported in site array is 256.
[11/21 15:24:57   1153s] Core basic site is tsm3site
[11/21 15:24:57   1153s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2269.0M, EPOCH TIME: 1763718897.419998
[11/21 15:24:57   1153s] After signature check, allow fast init is false, keep pre-filter is true.
[11/21 15:24:57   1153s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/21 15:24:57   1153s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:2269.0M, EPOCH TIME: 1763718897.422232
[11/21 15:24:57   1153s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/21 15:24:57   1153s] SiteArray: use 1,069,056 bytes
[11/21 15:24:57   1153s] SiteArray: current memory after site array memory allocation 2269.0M
[11/21 15:24:57   1153s] SiteArray: FP blocked sites are writable
[11/21 15:24:57   1153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 15:24:57   1153s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2269.0M, EPOCH TIME: 1763718897.443338
[11/21 15:24:57   1153s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.003, MEM:2269.0M, EPOCH TIME: 1763718897.446006
[11/21 15:24:57   1153s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/21 15:24:57   1153s] Atter site array init, number of instance map data is 0.
[11/21 15:24:57   1153s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.108, MEM:2269.0M, EPOCH TIME: 1763718897.454642
[11/21 15:24:57   1153s] 
[11/21 15:24:57   1153s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:24:57   1153s] OPERPROF:     Starting CMU at level 3, MEM:2269.0M, EPOCH TIME: 1763718897.456447
[11/21 15:24:57   1153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.024, MEM:2269.0M, EPOCH TIME: 1763718897.480298
[11/21 15:24:57   1153s] 
[11/21 15:24:57   1153s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:24:57   1153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.135, MEM:2269.0M, EPOCH TIME: 1763718897.480980
[11/21 15:24:57   1153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2269.0M, EPOCH TIME: 1763718897.481024
[11/21 15:24:57   1153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2269.0M, EPOCH TIME: 1763718897.481065
[11/21 15:24:57   1153s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2269.0MB).
[11/21 15:24:57   1153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.189, MEM:2269.0M, EPOCH TIME: 1763718897.488626
[11/21 15:24:57   1153s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.2)
[11/21 15:24:57   1153s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:24:57   1153s] (I)      Load db... (mem=2269.0M)
[11/21 15:24:57   1153s] (I)      Read data from FE... (mem=2269.0M)
[11/21 15:24:57   1153s] (I)      Number of ignored instance 0
[11/21 15:24:57   1153s] (I)      Number of inbound cells 0
[11/21 15:24:57   1153s] (I)      Number of opened ILM blockages 0
[11/21 15:24:57   1153s] (I)      Number of instances temporarily fixed by detailed placement 81
[11/21 15:24:57   1153s] (I)      numMoveCells=5641, numMacros=75  numPads=57  numMultiRowHeightInsts=0
[11/21 15:24:57   1153s] (I)      cell height: 10080, count: 5641
[11/21 15:24:57   1153s] (I)      Read rows... (mem=2269.0M)
[11/21 15:24:57   1153s] (I)      rowRegion is not equal to core box, resetting core box
[11/21 15:24:57   1153s] (I)      rowRegion : (670560, 670880) - (2353560, 2354240)
[11/21 15:24:57   1153s] (I)      coreBox   : (670560, 670880) - (2353920, 2354240)
[11/21 15:24:57   1153s] (I)      Done Read rows (cpu=0.000s, mem=2269.0M)
[11/21 15:24:57   1153s] (I)      Done Read data from FE (cpu=0.020s, mem=2269.0M)
[11/21 15:24:57   1153s] (I)      Done Load db (cpu=0.020s, mem=2269.0M)
[11/21 15:24:57   1153s] (I)      Constructing placeable region... (mem=2269.0M)
[11/21 15:24:57   1153s] (I)      Constructing bin map
[11/21 15:24:57   1153s] (I)      Initialize bin information with width=100800 height=100800
[11/21 15:24:57   1153s] (I)      Done constructing bin map
[11/21 15:24:57   1153s] (I)      Compute region effective width... (mem=2269.0M)
[11/21 15:24:57   1153s] (I)      Done Compute region effective width (cpu=0.000s, mem=2269.0M)
[11/21 15:24:57   1153s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2269.0M)
[11/21 15:24:57   1153s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.5)
[11/21 15:24:57   1153s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:24:57   1153s] UM:*                                                                   Legalization setup
[11/21 15:24:57   1153s] Validating CTS configuration...
[11/21 15:24:57   1153s] Checking module port directions...
[11/21 15:24:57   1153s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:24:57   1153s] Non-default CCOpt properties:
[11/21 15:24:57   1153s]   Public non-default CCOpt properties:
[11/21 15:24:57   1153s]     buffer_cells is set for at least one object
[11/21 15:24:57   1153s]     cts_merge_clock_gates is set for at least one object
[11/21 15:24:57   1153s]     cts_merge_clock_logic is set for at least one object
[11/21 15:24:57   1153s]     inverter_cells is set for at least one object
[11/21 15:24:57   1153s]     route_type is set for at least one object
[11/21 15:24:57   1153s]     target_insertion_delay is set for at least one object
[11/21 15:24:57   1153s]     target_skew is set for at least one object
[11/21 15:24:57   1153s]     target_skew_wire is set for at least one object
[11/21 15:24:57   1153s]   Private non-default CCOpt properties:
[11/21 15:24:57   1153s]     clock_nets_detailed_routed: 1 (default: false)
[11/21 15:24:57   1153s]     exp_use_early_global_min_max_route_layers: 0 (default: true)
[11/21 15:24:57   1153s] Route type trimming info:
[11/21 15:24:57   1153s]   No route type modifications were made.
[11/21 15:24:58   1153s] 
[11/21 15:24:58   1153s] Trim Metal Layers:
[11/21 15:24:58   1153s] LayerId::1 widthSet size::4
[11/21 15:24:58   1153s] LayerId::2 widthSet size::4
[11/21 15:24:58   1153s] LayerId::3 widthSet size::4
[11/21 15:24:58   1153s] LayerId::4 widthSet size::4
[11/21 15:24:58   1153s] LayerId::5 widthSet size::4
[11/21 15:24:58   1153s] LayerId::6 widthSet size::3
[11/21 15:24:58   1153s] Updating RC grid for preRoute extraction ...
[11/21 15:24:58   1153s] eee: pegSigSF::1.070000
[11/21 15:24:58   1153s] Initializing multi-corner capacitance tables ... 
[11/21 15:24:58   1153s] Initializing multi-corner resistance tables ...
[11/21 15:24:58   1153s] eee: l::1 avDens::0.084936 usedTrk::1067.007143 availTrk::12562.417107 sigTrk::1067.007143
[11/21 15:24:58   1153s] eee: l::2 avDens::0.158755 usedTrk::1968.900698 availTrk::12402.111644 sigTrk::1968.900698
[11/21 15:24:58   1153s] eee: l::3 avDens::0.162039 usedTrk::3137.857548 availTrk::19364.834338 sigTrk::3137.857548
[11/21 15:24:58   1153s] eee: l::4 avDens::0.074191 usedTrk::1221.290468 availTrk::16461.542282 sigTrk::1221.290468
[11/21 15:24:58   1153s] eee: l::5 avDens::0.032088 usedTrk::131.451290 availTrk::4096.533574 sigTrk::131.451290
[11/21 15:24:58   1153s] eee: l::6 avDens::0.043710 usedTrk::250.667461 availTrk::5734.746370 sigTrk::250.667461
[11/21 15:24:58   1153s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:24:58   1153s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253925 uaWl=1.000000 uaWlH=0.186969 aWlH=0.000000 lMod=0 pMax=0.854400 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:24:58   1153s] End AAE Lib Interpolated Model. (MEM=2268.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:24:59   1153s] (I)      Initializing Steiner engine. 
[11/21 15:24:59   1153s] (I)      ==================== Layers =====================
[11/21 15:24:59   1153s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:24:59   1153s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:24:59   1153s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:24:59   1153s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:24:59   1153s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:24:59   1153s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:24:59   1153s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:24:59   1153s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:24:59   1153s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:24:59   1153s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:24:59   1153s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:24:59   1153s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:24:59   1153s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:24:59   1153s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:24:59   1153s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:24:59   1153s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:24:59   1153s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:00   1153s] Library trimming buffers in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 2 of 9 cells
[11/21 15:25:00   1153s] Original list had 9 cells:
[11/21 15:25:00   1153s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX2 CLKBUFXL CLKBUFX1 
[11/21 15:25:00   1153s] New trimmed list has 7 cells:
[11/21 15:25:00   1153s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1 
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] Accumulated time to calculate placeable region: 0
[11/21 15:25:00   1153s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk1. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:25:01   1153s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<4>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:25:01   1153s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<3>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:25:01   1153s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<2>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:25:01   1153s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2<1>. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:25:01   1153s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree vclk2. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/21 15:25:01   1153s] Library trimming inverters in power domain auto-default and half-corner dtmf_corner_max:setup.late removed 5 of 9 cells
[11/21 15:25:01   1153s] Original list had 9 cells:
[11/21 15:25:01   1153s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 CLKINVXL 
[11/21 15:25:01   1153s] New trimmed list has 4 cells:
[11/21 15:25:01   1153s] CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL 
[11/21 15:25:01   1153s] Clock tree balancer configuration for clock_trees vclk1 vclk2<4> vclk2<3> vclk2<2> vclk2<1> vclk2:
[11/21 15:25:01   1153s] Non-default CCOpt properties:
[11/21 15:25:01   1153s]   Public non-default CCOpt properties:
[11/21 15:25:01   1153s]     cts_merge_clock_gates: true (default: false)
[11/21 15:25:01   1153s]     cts_merge_clock_logic: true (default: false)
[11/21 15:25:01   1153s]     route_type (leaf): default_route_type_leaf (default: default)
[11/21 15:25:01   1153s]     route_type (top): default_route_type_nonleaf (default: default)
[11/21 15:25:01   1153s]     route_type (trunk): default_route_type_nonleaf (default: default)
[11/21 15:25:01   1153s]   No private non-default CCOpt properties
[11/21 15:25:01   1153s] For power domain auto-default:
[11/21 15:25:01   1153s]   Buffers:     {CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX1}
[11/21 15:25:01   1153s]   Inverters:   {CLKINVX8 CLKINVX4 CLKINVX3 CLKINVXL}
[11/21 15:25:01   1153s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 303553.958um^2
[11/21 15:25:01   1153s] Top Routing info:
[11/21 15:25:01   1153s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:25:01   1153s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/21 15:25:01   1153s] Trunk Routing info:
[11/21 15:25:01   1153s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:25:01   1153s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/21 15:25:01   1153s] Leaf Routing info:
[11/21 15:25:01   1153s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:25:01   1153s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/21 15:25:01   1153s] For timing_corner dtmf_corner_max:setup, late and power domain auto-default:
[11/21 15:25:01   1153s]   Slew time target (leaf):    0.398ns
[11/21 15:25:01   1153s]   Slew time target (trunk):   0.398ns
[11/21 15:25:01   1153s]   Slew time target (top):     0.398ns (Note: no nets are considered top nets in this clock tree)
[11/21 15:25:01   1153s]   Buffer unit delay: 0.171ns
[11/21 15:25:01   1153s]   Buffer max distance: 2326.733um
[11/21 15:25:01   1153s] Fastest wire driving cells and distances:
[11/21 15:25:01   1153s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=2326.733um, saturatedSlew=0.353ns, speed=6843.333um per ns, cellArea=34.311um^2 per 1000um}
[11/21 15:25:01   1153s]   Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=dtmf_corner_max:setup.late, optimalDrivingDistance=1195.888um, saturatedSlew=0.353ns, speed=4314.949um per ns, cellArea=16.689um^2 per 1000um}
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Logic Sizing Table:
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] ----------------------------------------------------------
[11/21 15:25:01   1153s] Cell    Instance count    Source    Eligible library cells
[11/21 15:25:01   1153s] ----------------------------------------------------------
[11/21 15:25:01   1153s]   (empty table)
[11/21 15:25:01   1153s] ----------------------------------------------------------
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Clock tree balancer configuration for skew_group vclk1/common:
[11/21 15:25:01   1153s]   Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_150/Y
[11/21 15:25:01   1153s]   Total number of sinks:       394
[11/21 15:25:01   1153s]   Delay constrained sinks:     392
[11/21 15:25:01   1153s]   Constrains:                  default
[11/21 15:25:01   1153s]   Non-leaf sinks:              0
[11/21 15:25:01   1153s]   Ignore pins:                 0
[11/21 15:25:01   1153s]  Timing corner dtmf_corner_max:setup.late:
[11/21 15:25:01   1153s]   Skew target:                 0.171ns
[11/21 15:25:01   1153s] Clock tree balancer configuration for skew_group vclk2/common:
[11/21 15:25:01   1153s]   Sources:                     pin DTMF_INST/TEST_CONTROL_INST/i_152/Y
[11/21 15:25:01   1153s]                                pin DTMF_INST/TEST_CONTROL_INST/i_154/Y
[11/21 15:25:01   1153s]                                pin DTMF_INST/TEST_CONTROL_INST/i_156/Y
[11/21 15:25:01   1153s]                                pin DTMF_INST/TEST_CONTROL_INST/i_158/Y
[11/21 15:25:01   1153s]                                pin DTMF_INST/TEST_CONTROL_INST/i_160/Y
[11/21 15:25:01   1153s]   Total number of sinks:       152
[11/21 15:25:01   1153s]   Delay constrained sinks:     152
[11/21 15:25:01   1153s]   Constrains:                  default
[11/21 15:25:01   1153s]   Non-leaf sinks:              0
[11/21 15:25:01   1153s]   Ignore pins:                 0
[11/21 15:25:01   1153s]  Timing corner dtmf_corner_max:setup.late:
[11/21 15:25:01   1153s]   Skew target:                 0.171ns
[11/21 15:25:01   1153s] Primary reporting skew groups are:
[11/21 15:25:01   1153s] skew_group vclk1/common with 394 clock sinks
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Clock DAG stats initial state:
[11/21 15:25:01   1153s]   cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:01   1153s]   sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:01   1153s]   misc counts      : r=6, pp=0
[11/21 15:25:01   1153s]   cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:01   1153s]   hp wire lengths  : top=0.000um, trunk=366.060um, leaf=3407.385um, total=3773.445um
[11/21 15:25:01   1153s] Clock DAG library cell distribution initial state {count}:
[11/21 15:25:01   1153s]    Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:01   1153s] Clock DAG hash initial state: 13168259645954292737 9629170823063784942
[11/21 15:25:01   1153s] CTS services accumulated run-time stats initial state:
[11/21 15:25:01   1153s]   delay calculator: calls=12454, total_wall_time=0.724s, mean_wall_time=0.058ms
[11/21 15:25:01   1153s]   legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:25:01   1153s]   steiner router: calls=10039, total_wall_time=0.479s, mean_wall_time=0.048ms
[11/21 15:25:01   1153s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:01   1153s] UM:*                                                                   InitialState
[11/21 15:25:01   1153s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:25:01   1153s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Layer information for route type default_route_type_leaf:
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] Layer     Preferred    Route    Res.          Cap.          RC
[11/21 15:25:01   1153s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] Metal1    N            H          0.339         0.169         0.057
[11/21 15:25:01   1153s] Metal2    N            V          0.279         0.167         0.046
[11/21 15:25:01   1153s] Metal3    Y            H          0.279         0.178         0.049
[11/21 15:25:01   1153s] Metal4    Y            V          0.279         0.167         0.046
[11/21 15:25:01   1153s] Metal5    N            H          0.279         0.144         0.040
[11/21 15:25:01   1153s] Metal6    N            V          0.082         0.190         0.016
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:25:01   1153s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Layer information for route type default_route_type_nonleaf:
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] Layer     Preferred    Route    Res.          Cap.          RC
[11/21 15:25:01   1153s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] Metal1    N            H          0.339         0.244         0.083
[11/21 15:25:01   1153s] Metal2    N            V          0.279         0.229         0.064
[11/21 15:25:01   1153s] Metal3    Y            H          0.279         0.253         0.070
[11/21 15:25:01   1153s] Metal4    Y            V          0.279         0.229         0.064
[11/21 15:25:01   1153s] Metal5    N            H          0.279         0.175         0.049
[11/21 15:25:01   1153s] Metal6    N            V          0.082         0.263         0.022
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[11/21 15:25:01   1153s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Layer information for route type default_route_type_nonleaf:
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] Layer     Preferred    Route    Res.          Cap.          RC
[11/21 15:25:01   1153s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] Metal1    N            H          0.339         0.169         0.057
[11/21 15:25:01   1153s] Metal2    N            V          0.279         0.167         0.046
[11/21 15:25:01   1153s] Metal3    Y            H          0.279         0.178         0.049
[11/21 15:25:01   1153s] Metal4    Y            V          0.279         0.167         0.046
[11/21 15:25:01   1153s] Metal5    N            H          0.279         0.144         0.040
[11/21 15:25:01   1153s] Metal6    N            V          0.082         0.190         0.016
[11/21 15:25:01   1153s] ---------------------------------------------------------------------
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] Via selection for estimated routes (rule default):
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] --------------------------------------------------------------------
[11/21 15:25:01   1153s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[11/21 15:25:01   1153s] Range                        (Ohm)    (fF)     (fs)     Only
[11/21 15:25:01   1153s] --------------------------------------------------------------------
[11/21 15:25:01   1153s] Metal1-Metal2    V12_HV      6.400    0.030    0.195    false
[11/21 15:25:01   1153s] Metal2-Metal3    V23_VH      6.400    0.025    0.163    false
[11/21 15:25:01   1153s] Metal3-Metal4    V34_HV      6.400    0.025    0.163    false
[11/21 15:25:01   1153s] Metal4-Metal5    V45_VH      6.400    0.025    0.163    false
[11/21 15:25:01   1153s] Metal5-Metal6    via5        2.540    0.051    0.129    false
[11/21 15:25:01   1153s] --------------------------------------------------------------------
[11/21 15:25:01   1153s] 
[11/21 15:25:01   1153s] No ideal or dont_touch nets found in the clock tree
[11/21 15:25:01   1153s] No dont_touch hnets found in the clock tree
[11/21 15:25:01   1153s] No dont_touch hpins found in the clock network.
[11/21 15:25:01   1153s] Checking for illegal sizes of clock logic instances...
[11/21 15:25:01   1153s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:01   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:01   1154s] UM:*                                                                   Checking for illegal sizes of clock logic instances
[11/21 15:25:01   1154s] 
[11/21 15:25:01   1154s] Filtering reasons for cell type: buffer
[11/21 15:25:01   1154s] =======================================
[11/21 15:25:01   1154s] 
[11/21 15:25:01   1154s] ------------------------------------------------------------------------
[11/21 15:25:01   1154s] Clock trees    Power domain    Reason              Library cells
[11/21 15:25:01   1154s] ------------------------------------------------------------------------
[11/21 15:25:01   1154s] all            auto-default    Library trimming    { CLKBUFX2 CLKBUFXL }
[11/21 15:25:01   1154s] ------------------------------------------------------------------------
[11/21 15:25:01   1154s] 
[11/21 15:25:01   1154s] Filtering reasons for cell type: inverter
[11/21 15:25:01   1154s] =========================================
[11/21 15:25:01   1154s] 
[11/21 15:25:01   1154s] ------------------------------------------------------------------------------------------------------
[11/21 15:25:01   1154s] Clock trees    Power domain    Reason              Library cells
[11/21 15:25:01   1154s] ------------------------------------------------------------------------------------------------------
[11/21 15:25:01   1154s] all            auto-default    Library trimming    { CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 }
[11/21 15:25:01   1154s] ------------------------------------------------------------------------------------------------------
[11/21 15:25:01   1154s] 
[11/21 15:25:01   1154s] 
[11/21 15:25:01   1154s] Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:03.9)
[11/21 15:25:01   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:01   1154s] UM:*                                                                   Validating CTS configuration
[11/21 15:25:01   1154s] CCOpt configuration status: all checks passed.
[11/21 15:25:01   1154s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/21 15:25:01   1154s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/21 15:25:01   1154s]   No exclusion drivers are needed.
[11/21 15:25:01   1154s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/21 15:25:01   1154s] Antenna diode management...
[11/21 15:25:01   1154s]   Found 0 antenna diodes in the clock trees.
[11/21 15:25:01   1154s]   
[11/21 15:25:01   1154s] Antenna diode management done.
[11/21 15:25:01   1154s] Adding driver cells for primary IOs...
[11/21 15:25:01   1154s]   
[11/21 15:25:01   1154s]   ----------------------------------------------------------------------------------------------
[11/21 15:25:01   1154s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/21 15:25:01   1154s]   ----------------------------------------------------------------------------------------------
[11/21 15:25:01   1154s]     (empty table)
[11/21 15:25:01   1154s]   ----------------------------------------------------------------------------------------------
[11/21 15:25:01   1154s]   
[11/21 15:25:01   1154s]   
[11/21 15:25:01   1154s] Adding driver cells for primary IOs done.
[11/21 15:25:01   1154s] Adding driver cell for primary IO roots...
[11/21 15:25:01   1154s] Adding driver cell for primary IO roots done.
[11/21 15:25:01   1154s] Maximizing clock DAG abstraction...
[11/21 15:25:01   1154s]   Removing clock DAG drivers
[11/21 15:25:01   1154s] Maximizing clock DAG abstraction done.
[11/21 15:25:01   1154s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:07.5)
[11/21 15:25:01   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:01   1154s] UM:*                                                                   CCOpt::Phase::PreparingToBalance
[11/21 15:25:01   1154s] Synthesizing clock trees...
[11/21 15:25:01   1154s]   Preparing To Balance...
[11/21 15:25:01   1154s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:25:01   1154s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2323.3M, EPOCH TIME: 1763718901.642370
[11/21 15:25:01   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[11/21 15:25:01   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:01   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:01   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:01   1154s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.015, MEM:2320.3M, EPOCH TIME: 1763718901.657657
[11/21 15:25:01   1154s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:01   1154s]   Leaving CCOpt scope - Initializing placement interface...
[11/21 15:25:01   1154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2310.8M, EPOCH TIME: 1763718901.657857
[11/21 15:25:01   1154s] Processing tracks to init pin-track alignment.
[11/21 15:25:01   1154s] z: 2, totalTracks: 1
[11/21 15:25:01   1154s] z: 4, totalTracks: 1
[11/21 15:25:01   1154s] z: 6, totalTracks: 1
[11/21 15:25:01   1154s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:01   1154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2310.8M, EPOCH TIME: 1763718901.662685
[11/21 15:25:01   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:01   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:01   1154s] 
[11/21 15:25:01   1154s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:01   1154s] OPERPROF:     Starting CMU at level 3, MEM:2310.8M, EPOCH TIME: 1763718901.672380
[11/21 15:25:01   1154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2310.8M, EPOCH TIME: 1763718901.673300
[11/21 15:25:01   1154s] 
[11/21 15:25:01   1154s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:01   1154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2310.8M, EPOCH TIME: 1763718901.673987
[11/21 15:25:01   1154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2310.8M, EPOCH TIME: 1763718901.674030
[11/21 15:25:01   1154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2310.8M, EPOCH TIME: 1763718901.674077
[11/21 15:25:01   1154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2310.8MB).
[11/21 15:25:01   1154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:2310.8M, EPOCH TIME: 1763718901.674718
[11/21 15:25:01   1154s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:01   1154s]   Merging duplicate siblings in DAG...
[11/21 15:25:01   1154s]     Clock DAG stats before merging:
[11/21 15:25:01   1154s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/21 15:25:01   1154s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:01   1154s]       misc counts      : r=6, pp=0
[11/21 15:25:01   1154s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/21 15:25:01   1154s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/21 15:25:01   1154s]     Clock DAG hash before merging: 5429428924377280720 12879929497247777967
[11/21 15:25:01   1154s]     CTS services accumulated run-time stats before merging:
[11/21 15:25:01   1154s]       delay calculator: calls=12454, total_wall_time=0.724s, mean_wall_time=0.058ms
[11/21 15:25:01   1154s]       legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:25:01   1154s]       steiner router: calls=10039, total_wall_time=0.479s, mean_wall_time=0.048ms
[11/21 15:25:01   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:01   1154s] UM:*                                                                   before merging
[11/21 15:25:01   1154s]     Resynthesising clock tree into netlist...
[11/21 15:25:02   1154s]       Reset timing graph...
[11/21 15:25:02   1154s] Ignoring AAE DB Resetting ...
[11/21 15:25:02   1154s]       Reset timing graph done.
[11/21 15:25:02   1154s]     Resynthesising clock tree into netlist done.
[11/21 15:25:02   1154s]     Merging duplicate clock dag driver clones in DAG...
[11/21 15:25:02   1154s]     Merging duplicate clock dag driver clones in DAG done.
[11/21 15:25:02   1154s]     
[11/21 15:25:02   1154s]     Disconnecting clock tree from netlist...
[11/21 15:25:02   1154s]     Disconnecting clock tree from netlist done.
[11/21 15:25:02   1154s]   Merging duplicate siblings in DAG done.
[11/21 15:25:02   1154s]   Applying movement limits...
[11/21 15:25:02   1154s]   Applying movement limits done.
[11/21 15:25:02   1154s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.6)
[11/21 15:25:02   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:02   1154s] UM:*                                                                   Preparing To Balance
[11/21 15:25:02   1154s]   CCOpt::Phase::Construction...
[11/21 15:25:02   1154s]   Stage::Clustering...
[11/21 15:25:02   1154s]   Clustering...
[11/21 15:25:02   1154s]     Clock DAG hash before 'Clustering': 5429428924377280720 12879929497247777967
[11/21 15:25:02   1154s]     CTS services accumulated run-time stats before 'Clustering':
[11/21 15:25:02   1154s]       delay calculator: calls=12454, total_wall_time=0.724s, mean_wall_time=0.058ms
[11/21 15:25:02   1154s]       legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:25:02   1154s]       steiner router: calls=10039, total_wall_time=0.479s, mean_wall_time=0.048ms
[11/21 15:25:02   1154s]     Initialize for clustering...
[11/21 15:25:02   1154s]     Clock DAG stats before clustering:
[11/21 15:25:02   1154s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/21 15:25:02   1154s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:02   1154s]       misc counts      : r=6, pp=0
[11/21 15:25:02   1154s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/21 15:25:02   1154s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/21 15:25:02   1154s]     Clock DAG hash before clustering: 5429428924377280720 12879929497247777967
[11/21 15:25:02   1154s]     CTS services accumulated run-time stats before clustering:
[11/21 15:25:02   1154s]       delay calculator: calls=12454, total_wall_time=0.724s, mean_wall_time=0.058ms
[11/21 15:25:02   1154s]       legalizer: calls=1436, total_wall_time=0.092s, mean_wall_time=0.064ms
[11/21 15:25:02   1154s]       steiner router: calls=10039, total_wall_time=0.479s, mean_wall_time=0.048ms
[11/21 15:25:02   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:02   1154s] UM:*                                                                   before clustering
[11/21 15:25:02   1154s]     Computing max distances from locked parents...
[11/21 15:25:02   1154s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/21 15:25:02   1154s]     Computing max distances from locked parents done.
[11/21 15:25:02   1154s]     Computing optimal clock node locations...
[11/21 15:25:02   1154s]     : ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:02   1154s]     Optimal path computation stats:
[11/21 15:25:02   1154s]       Successful          : 1
[11/21 15:25:02   1154s]       Unsuccessful        : 0
[11/21 15:25:02   1154s]       Immovable           : 6
[11/21 15:25:02   1154s]       lockedParentLocation: 0
[11/21 15:25:02   1154s]       Region hash         : 4a2d733381f4f045
[11/21 15:25:02   1154s]     Unsuccessful details:
[11/21 15:25:02   1154s]     
[11/21 15:25:02   1154s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:02   1154s] End AAE Lib Interpolated Model. (MEM=2310.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:02   1154s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:25:02   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:02   1154s] UM:*                                                                   Initialize for clustering
[11/21 15:25:02   1154s]     Bottom-up phase...
[11/21 15:25:02   1154s]     Clustering bottom-up starting from leaves...
[11/21 15:25:02   1154s]       Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:25:02   1154s]       Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:02   1154s]       Clustering clock_tree vclk1...
[11/21 15:25:02   1154s]       Clustering clock_tree vclk1 done.
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2<3>...
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2<3> done.
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2<1>...
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2<1> done.
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2<2>...
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2<2> done.
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2...
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2 done.
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2<4>...
[11/21 15:25:02   1154s]       Clustering clock_tree vclk2<4> done.
[11/21 15:25:02   1154s]     Clustering bottom-up starting from leaves done.
[11/21 15:25:02   1154s]     Rebuilding the clock tree after clustering...
[11/21 15:25:02   1154s]     Rebuilding the clock tree after clustering done.
[11/21 15:25:02   1154s]     Clock DAG stats after bottom-up phase:
[11/21 15:25:02   1154s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:25:02   1154s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:02   1154s]       misc counts      : r=6, pp=0
[11/21 15:25:02   1154s]       cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
[11/21 15:25:02   1154s]       hp wire lengths  : top=0.000um, trunk=945.240um, leaf=3021.495um, total=3966.735um
[11/21 15:25:02   1154s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/21 15:25:02   1154s]        Bufs: CLKBUFX20: 17 
[11/21 15:25:02   1154s]     Clock DAG hash after bottom-up phase: 3390746143883040965 13814433083514396578
[11/21 15:25:02   1154s]     CTS services accumulated run-time stats after bottom-up phase:
[11/21 15:25:02   1154s]       delay calculator: calls=12799, total_wall_time=0.744s, mean_wall_time=0.058ms
[11/21 15:25:02   1154s]       legalizer: calls=1591, total_wall_time=0.095s, mean_wall_time=0.060ms
[11/21 15:25:02   1154s]       steiner router: calls=10289, total_wall_time=0.509s, mean_wall_time=0.049ms
[11/21 15:25:02   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:02   1154s] UM:*                                                                   after bottom-up phase
[11/21 15:25:02   1154s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.6)
[11/21 15:25:02   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:02   1154s] UM:*                                                                   Bottom-up phase
[11/21 15:25:02   1154s]     Legalizing clock trees...
[11/21 15:25:02   1154s]     Resynthesising clock tree into netlist...
[11/21 15:25:02   1154s]       Reset timing graph...
[11/21 15:25:02   1154s] Ignoring AAE DB Resetting ...
[11/21 15:25:02   1154s]       Reset timing graph done.
[11/21 15:25:02   1154s]     Resynthesising clock tree into netlist done.
[11/21 15:25:02   1154s]     Commiting net attributes....
[11/21 15:25:02   1154s]     Commiting net attributes. done.
[11/21 15:25:02   1154s]     Leaving CCOpt scope - ClockRefiner...
[11/21 15:25:02   1154s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2313.9M, EPOCH TIME: 1763718902.989838
[11/21 15:25:02   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[11/21 15:25:02   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:02   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:02   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2272.9M, EPOCH TIME: 1763718903.000198
[11/21 15:25:03   1154s]     Assigned high priority to 17 instances.
[11/21 15:25:03   1154s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/21 15:25:03   1154s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/21 15:25:03   1154s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2272.9M, EPOCH TIME: 1763718903.010832
[11/21 15:25:03   1154s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2272.9M, EPOCH TIME: 1763718903.010935
[11/21 15:25:03   1154s] Processing tracks to init pin-track alignment.
[11/21 15:25:03   1154s] z: 2, totalTracks: 1
[11/21 15:25:03   1154s] z: 4, totalTracks: 1
[11/21 15:25:03   1154s] z: 6, totalTracks: 1
[11/21 15:25:03   1154s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:03   1154s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2272.9M, EPOCH TIME: 1763718903.015683
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] 
[11/21 15:25:03   1154s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:03   1154s] # Found 3 fixed insts to be non-legal.
[11/21 15:25:03   1154s] OPERPROF:       Starting CMU at level 4, MEM:2272.9M, EPOCH TIME: 1763718903.025512
[11/21 15:25:03   1154s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2272.9M, EPOCH TIME: 1763718903.026404
[11/21 15:25:03   1154s] 
[11/21 15:25:03   1154s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:03   1154s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2272.9M, EPOCH TIME: 1763718903.027075
[11/21 15:25:03   1154s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2272.9M, EPOCH TIME: 1763718903.027118
[11/21 15:25:03   1154s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2272.9M, EPOCH TIME: 1763718903.027154
[11/21 15:25:03   1154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2272.9MB).
[11/21 15:25:03   1154s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:2272.9M, EPOCH TIME: 1763718903.027798
[11/21 15:25:03   1154s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.025, MEM:2272.9M, EPOCH TIME: 1763718903.036024
[11/21 15:25:03   1154s] TDRefine: refinePlace mode is spiral
[11/21 15:25:03   1154s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.7
[11/21 15:25:03   1154s] OPERPROF: Starting RefinePlace at level 1, MEM:2272.9M, EPOCH TIME: 1763718903.053192
[11/21 15:25:03   1154s] *** Starting refinePlace (0:19:15 mem=2272.9M) ***
[11/21 15:25:03   1154s] Total net bbox length = 2.538e+05 (1.217e+05 1.321e+05) (ext = 2.831e+04)
[11/21 15:25:03   1154s] 
[11/21 15:25:03   1154s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:03   1154s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:03   1154s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2272.9M, EPOCH TIME: 1763718903.074381
[11/21 15:25:03   1154s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2272.9M, EPOCH TIME: 1763718903.074851
[11/21 15:25:03   1154s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:03   1154s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:03   1154s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2272.9M, EPOCH TIME: 1763718903.088135
[11/21 15:25:03   1154s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2272.9M, EPOCH TIME: 1763718903.088606
[11/21 15:25:03   1154s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2272.9M, EPOCH TIME: 1763718903.088652
[11/21 15:25:03   1154s] Starting refinePlace ...
[11/21 15:25:03   1154s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:03   1154s] One DDP V2 for no tweak run.
[11/21 15:25:03   1154s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:03   1154s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2275.9M, EPOCH TIME: 1763718903.143565
[11/21 15:25:03   1154s] DDP initSite1 nrRow 167 nrJob 167
[11/21 15:25:03   1154s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2275.9M, EPOCH TIME: 1763718903.143623
[11/21 15:25:03   1154s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2275.9M, EPOCH TIME: 1763718903.143801
[11/21 15:25:03   1154s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2275.9M, EPOCH TIME: 1763718903.143836
[11/21 15:25:03   1154s] DDP markSite nrRow 167 nrJob 167
[11/21 15:25:03   1154s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2275.9M, EPOCH TIME: 1763718903.144220
[11/21 15:25:03   1154s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2275.9M, EPOCH TIME: 1763718903.144260
[11/21 15:25:03   1154s]   Spread Effort: high, standalone mode, useDDP on.
[11/21 15:25:03   1154s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2275.9MB) @(0:19:15 - 0:19:15).
[11/21 15:25:03   1154s] Move report: preRPlace moves 4 insts, mean move: 10.08 um, max move: 10.08 um 
[11/21 15:25:03   1154s] 	Max move on inst (DTMF_INST/CTS_ccl_a_buf_00048): (682.44, 496.72) --> (682.44, 486.64)
[11/21 15:25:03   1154s] 	Length: 24 sites, height: 1 rows, site name: tsm3site, cell type: CLKBUFX20
[11/21 15:25:03   1154s] wireLenOptFixPriorityInst 543 inst fixed
[11/21 15:25:03   1154s] 
[11/21 15:25:03   1154s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:25:03   1154s] Move report: legalization moves 38 insts, mean move: 4.97 um, max move: 10.08 um spiral
[11/21 15:25:03   1154s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg): (678.48, 516.88) --> (678.48, 526.96)
[11/21 15:25:03   1154s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:25:03   1154s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:25:03   1154s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2291.9MB) @(0:19:15 - 0:19:15).
[11/21 15:25:03   1154s] Move report: Detail placement moves 42 insts, mean move: 5.45 um, max move: 10.08 um 
[11/21 15:25:03   1154s] 	Max move on inst (DTMF_INST/CTS_ccl_a_buf_00048): (682.44, 496.72) --> (682.44, 486.64)
[11/21 15:25:03   1154s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2291.9MB
[11/21 15:25:03   1154s] Statistics of distance of Instance movement in refine placement:
[11/21 15:25:03   1154s]   maximum (X+Y) =        10.08 um
[11/21 15:25:03   1154s]   inst (DTMF_INST/CTS_ccl_a_buf_00048) with max move: (682.44, 496.72) -> (682.44, 486.64)
[11/21 15:25:03   1154s]   mean    (X+Y) =         5.45 um
[11/21 15:25:03   1154s] Summary Report:
[11/21 15:25:03   1154s] Instances move: 42 (out of 5645 movable)
[11/21 15:25:03   1154s] Instances flipped: 0
[11/21 15:25:03   1154s] Mean displacement: 5.45 um
[11/21 15:25:03   1154s] Max displacement: 10.08 um (Instance: DTMF_INST/CTS_ccl_a_buf_00048) (682.44, 496.72) -> (682.44, 486.64)
[11/21 15:25:03   1154s] 	Length: 24 sites, height: 1 rows, site name: tsm3site, cell type: CLKBUFX20
[11/21 15:25:03   1154s] Total instances moved : 42
[11/21 15:25:03   1154s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.130, REAL:0.341, MEM:2291.9M, EPOCH TIME: 1763718903.429946
[11/21 15:25:03   1154s] Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
[11/21 15:25:03   1154s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2291.9MB
[11/21 15:25:03   1154s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2291.9MB) @(0:19:15 - 0:19:15).
[11/21 15:25:03   1154s] *** Finished refinePlace (0:19:15 mem=2291.9M) ***
[11/21 15:25:03   1154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.7
[11/21 15:25:03   1154s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.378, MEM:2291.9M, EPOCH TIME: 1763718903.431541
[11/21 15:25:03   1154s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2291.9M, EPOCH TIME: 1763718903.431581
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5819).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:2288.9M, EPOCH TIME: 1763718903.442232
[11/21 15:25:03   1154s]     ClockRefiner summary
[11/21 15:25:03   1154s]     All clock instances: Moved 11, flipped 3 and cell swapped 0 (out of a total of 569).
[11/21 15:25:03   1154s]     The largest move was 10.1 um for DTMF_INST/RESULTS_CONV_INST/r1336_reg_6.
[11/21 15:25:03   1154s]     Non-sink clock instances: Moved 4, flipped 0 and cell swapped 0 (out of a total of 23).
[11/21 15:25:03   1154s]     The largest move was 10.1 um for DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00043.
[11/21 15:25:03   1154s]     Clock sinks: Moved 7, flipped 3 and cell swapped 0 (out of a total of 546).
[11/21 15:25:03   1154s]     The largest move was 10.1 um for DTMF_INST/RESULTS_CONV_INST/r1336_reg_6.
[11/21 15:25:03   1154s]     Revert refine place priority changes on 0 instances.
[11/21 15:25:03   1154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2288.9M, EPOCH TIME: 1763718903.444142
[11/21 15:25:03   1154s] Processing tracks to init pin-track alignment.
[11/21 15:25:03   1154s] z: 2, totalTracks: 1
[11/21 15:25:03   1154s] z: 4, totalTracks: 1
[11/21 15:25:03   1154s] z: 6, totalTracks: 1
[11/21 15:25:03   1154s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:03   1154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2288.9M, EPOCH TIME: 1763718903.448975
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] 
[11/21 15:25:03   1154s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:03   1154s] OPERPROF:     Starting CMU at level 3, MEM:2288.9M, EPOCH TIME: 1763718903.458686
[11/21 15:25:03   1154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2288.9M, EPOCH TIME: 1763718903.459580
[11/21 15:25:03   1154s] 
[11/21 15:25:03   1154s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:03   1154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2288.9M, EPOCH TIME: 1763718903.460248
[11/21 15:25:03   1154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2288.9M, EPOCH TIME: 1763718903.460288
[11/21 15:25:03   1154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2288.9M, EPOCH TIME: 1763718903.460323
[11/21 15:25:03   1154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2288.9MB).
[11/21 15:25:03   1154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:2288.9M, EPOCH TIME: 1763718903.460966
[11/21 15:25:03   1154s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.5)
[11/21 15:25:03   1154s]     Disconnecting clock tree from netlist...
[11/21 15:25:03   1154s]     Disconnecting clock tree from netlist done.
[11/21 15:25:03   1154s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:25:03   1154s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2288.9M, EPOCH TIME: 1763718903.462277
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:174).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2288.9M, EPOCH TIME: 1763718903.471947
[11/21 15:25:03   1154s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:03   1154s]     Leaving CCOpt scope - Initializing placement interface...
[11/21 15:25:03   1154s] OPERPROF: Starting DPlace-Init at level 1, MEM:2288.9M, EPOCH TIME: 1763718903.472196
[11/21 15:25:03   1154s] Processing tracks to init pin-track alignment.
[11/21 15:25:03   1154s] z: 2, totalTracks: 1
[11/21 15:25:03   1154s] z: 4, totalTracks: 1
[11/21 15:25:03   1154s] z: 6, totalTracks: 1
[11/21 15:25:03   1154s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:03   1154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2288.9M, EPOCH TIME: 1763718903.477075
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] 
[11/21 15:25:03   1154s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:03   1154s] OPERPROF:     Starting CMU at level 3, MEM:2288.9M, EPOCH TIME: 1763718903.487591
[11/21 15:25:03   1154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2288.9M, EPOCH TIME: 1763718903.488509
[11/21 15:25:03   1154s] 
[11/21 15:25:03   1154s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:03   1154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2288.9M, EPOCH TIME: 1763718903.489205
[11/21 15:25:03   1154s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2288.9M, EPOCH TIME: 1763718903.489244
[11/21 15:25:03   1154s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2288.9M, EPOCH TIME: 1763718903.489281
[11/21 15:25:03   1154s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2288.9MB).
[11/21 15:25:03   1154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:2288.9M, EPOCH TIME: 1763718903.489985
[11/21 15:25:03   1154s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:03   1154s]     Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:25:03   1154s] End AAE Lib Interpolated Model. (MEM=2288.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:03   1154s]     Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:25:03   1154s]     
[11/21 15:25:03   1154s]     Clock tree legalization - Histogram:
[11/21 15:25:03   1154s]     ====================================
[11/21 15:25:03   1154s]     
[11/21 15:25:03   1154s]     --------------------------------
[11/21 15:25:03   1154s]     Movement (um)    Number of cells
[11/21 15:25:03   1154s]     --------------------------------
[11/21 15:25:03   1154s]     [10.08,10.08)           4
[11/21 15:25:03   1154s]     --------------------------------
[11/21 15:25:03   1154s]     
[11/21 15:25:03   1154s]     
[11/21 15:25:03   1154s]     Clock tree legalization - Top 10 Movements:
[11/21 15:25:03   1154s]     ===========================================
[11/21 15:25:03   1154s]     
[11/21 15:25:03   1154s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]     Movement (um)    Desired               Achieved              Node
[11/21 15:25:03   1154s]                      location              location              
[11/21 15:25:03   1154s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]         10.08        (682.440,496.720)     (682.440,506.800)     CTS_ccl_a_buf_00044 (a lib_cell CLKBUFX20) at (682.440,506.800), in power domain auto-default
[11/21 15:25:03   1154s]         10.08        (950.400,663.040)     (950.400,652.960)     CTS_ccl_a_buf_00043 (a lib_cell CLKBUFX20) at (950.400,652.960), in power domain auto-default
[11/21 15:25:03   1154s]         10.08        (682.440,496.720)     (682.440,486.640)     CTS_ccl_a_buf_00048 (a lib_cell CLKBUFX20) at (682.440,486.640), in power domain auto-default
[11/21 15:25:03   1154s]         10.08        (869.880,738.640)     (869.880,748.720)     CTS_ccl_a_buf_00037 (a lib_cell CLKBUFX20) at (869.880,748.720), in power domain auto-default
[11/21 15:25:03   1154s]          0           (960.110,664.965)     (960.110,664.965)     CTS_ccl_a_buf_00036 (a lib_cell CLKBUFX20) at (950.400,663.040), in power domain auto-default
[11/21 15:25:03   1154s]          0           (1020.170,664.965)    (1020.170,664.965)    CTS_ccl_a_buf_00035 (a lib_cell CLKBUFX20) at (1010.460,663.040), in power domain auto-default
[11/21 15:25:03   1154s]          0           (688.570,499.835)     (688.570,499.835)     CTS_ccl_a_buf_00047 (a lib_cell CLKBUFX20) at (682.440,496.720), in power domain auto-default
[11/21 15:25:03   1154s]          0           (960.110,654.885)     (960.110,654.885)     CTS_ccl_a_buf_00043 (a lib_cell CLKBUFX20) at (950.400,652.960), in power domain auto-default
[11/21 15:25:03   1154s]          0           (688.570,489.755)     (688.570,489.755)     CTS_ccl_a_buf_00048 (a lib_cell CLKBUFX20) at (682.440,486.640), in power domain auto-default
[11/21 15:25:03   1154s]          0           (864.130,731.675)     (864.130,731.675)     CTS_ccl_a_buf_00046 (a lib_cell CLKBUFX20) at (858.000,728.560), in power domain auto-default
[11/21 15:25:03   1154s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]     
[11/21 15:25:03   1154s]     Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.6)
[11/21 15:25:03   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:03   1154s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:03   1154s]     Clock DAG stats after 'Clustering':
[11/21 15:25:03   1154s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:25:03   1154s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:03   1154s]       misc counts      : r=6, pp=0
[11/21 15:25:03   1154s]       cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
[11/21 15:25:03   1154s]       cell capacitance : b=0.518pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.518pF
[11/21 15:25:03   1154s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:03   1154s]       wire capacitance : top=0.000pF, trunk=0.152pF, leaf=1.057pF, total=1.209pF
[11/21 15:25:03   1154s]       wire lengths     : top=0.000um, trunk=1163.920um, leaf=7865.916um, total=9029.836um
[11/21 15:25:03   1154s]       hp wire lengths  : top=0.000um, trunk=970.860um, leaf=3014.055um, total=3984.915um
[11/21 15:25:03   1154s]     Clock DAG net violations after 'Clustering':
[11/21 15:25:03   1154s]       Remaining Transition : {count=6, worst=[0.062ns, 0.057ns, 0.048ns, 0.048ns, 0.040ns, 0.034ns]} avg=0.048ns sd=0.010ns sum=0.288ns
[11/21 15:25:03   1154s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/21 15:25:03   1154s]       Trunk : target=0.398ns count=12 avg=0.259ns sd=0.196ns min=0.051ns max=0.460ns {6 <= 0.239ns, 0 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns} {0 <= 0.418ns, 1 <= 0.438ns, 5 <= 0.478ns, 0 <= 0.597ns, 0 > 0.597ns}
[11/21 15:25:03   1154s]       Leaf  : target=0.398ns count=11 avg=0.169ns sd=0.086ns min=0.043ns max=0.294ns {9 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:03   1154s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/21 15:25:03   1154s]        Bufs: CLKBUFX20: 17 
[11/21 15:25:03   1154s]     Clock DAG hash after 'Clustering': 18168508601662293113 16027086839755745598
[11/21 15:25:03   1154s]     CTS services accumulated run-time stats after 'Clustering':
[11/21 15:25:03   1154s]       delay calculator: calls=12840, total_wall_time=0.746s, mean_wall_time=0.058ms
[11/21 15:25:03   1154s]       legalizer: calls=1642, total_wall_time=0.096s, mean_wall_time=0.059ms
[11/21 15:25:03   1154s]       steiner router: calls=10312, total_wall_time=0.514s, mean_wall_time=0.050ms
[11/21 15:25:03   1154s]     Primary reporting skew groups after 'Clustering':
[11/21 15:25:03   1154s]       skew_group vclk1/common: insertion delay [min=0.660, max=0.737, avg=0.692, sd=0.015], skew [0.077 vs 0.171], 100% {0.660, 0.737} (wid=0.069 ws=0.052) (gid=0.674 gs=0.035)
[11/21 15:25:03   1154s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32/CK
[11/21 15:25:03   1154s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:03   1154s]     Skew group summary after 'Clustering':
[11/21 15:25:03   1154s]       skew_group vclk1/common: insertion delay [min=0.660, max=0.737, avg=0.692, sd=0.015], skew [0.077 vs 0.171], 100% {0.660, 0.737} (wid=0.069 ws=0.052) (gid=0.674 gs=0.035)
[11/21 15:25:03   1154s]       skew_group vclk2/common: insertion delay [min=0.191, max=0.501, avg=0.452, sd=0.108], skew [0.310 vs 0.171*], 84.9% {0.493, 0.501} (wid=0.073 ws=0.071) (gid=0.481 gs=0.293)
[11/21 15:25:03   1154s]     Legalizer API calls during this step: 203 succeeded with high effort: 200 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
[11/21 15:25:03   1154s]   Clustering done. (took cpu=0:00:00.7 real=0:00:01.4)
[11/21 15:25:03   1154s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:03   1154s] UM:*                                                                   Clustering
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   Post-Clustering Statistics Report
[11/21 15:25:03   1154s]   =================================
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   Fanout Statistics:
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   --------------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/21 15:25:03   1154s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/21 15:25:03   1154s]   --------------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]   Trunk        13       1.769      1          6        1.536      {11 <= 2, 1 <= 4, 1 <= 6}
[11/21 15:25:03   1154s]   Leaf         11      49.636      1        100       44.639      {5 <= 20, 2 <= 80, 4 <= 100}
[11/21 15:25:03   1154s]   --------------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   Clustering Failure Statistics:
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   --------------------------------
[11/21 15:25:03   1154s]   Net Type    Clusters    Clusters
[11/21 15:25:03   1154s]               Tried       Failed
[11/21 15:25:03   1154s]   --------------------------------
[11/21 15:25:03   1154s]   Trunk           4          0
[11/21 15:25:03   1154s]   Leaf           13          0
[11/21 15:25:03   1154s]   --------------------------------
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   Clustering Partition Statistics:
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   ------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[11/21 15:25:03   1154s]               Fraction    Fraction    Count        Size      Size    Size    Size
[11/21 15:25:03   1154s]   ------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]   Trunk        0.000       1.000          4         1.500     1        2        0.577
[11/21 15:25:03   1154s]   Leaf         0.000       1.000          9        61.222     1      392      130.776
[11/21 15:25:03   1154s]   ------------------------------------------------------------------------------------
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   
[11/21 15:25:03   1154s]   Looking for fanout violations...
[11/21 15:25:03   1154s]   Looking for fanout violations done.
[11/21 15:25:03   1154s]   CongRepair After Initial Clustering...
[11/21 15:25:03   1154s]   Reset timing graph...
[11/21 15:25:03   1154s] Ignoring AAE DB Resetting ...
[11/21 15:25:03   1154s]   Reset timing graph done.
[11/21 15:25:03   1154s]   Leaving CCOpt scope - Early Global Route...
[11/21 15:25:03   1154s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2327.1M, EPOCH TIME: 1763718903.716817
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:717).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] All LLGs are deleted
[11/21 15:25:03   1154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:03   1154s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2327.1M, EPOCH TIME: 1763718903.725859
[11/21 15:25:03   1154s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2327.1M, EPOCH TIME: 1763718903.726087
[11/21 15:25:03   1154s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:2289.1M, EPOCH TIME: 1763718903.726969
[11/21 15:25:03   1154s]   Clock implementation routing...
[11/21 15:25:03   1154s] Net route status summary:
[11/21 15:25:03   1154s]   Clock:        23 (unrouted=23, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:03   1154s]   Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:03   1154s]     Routing using eGR only...
[11/21 15:25:03   1154s]       Early Global Route - eGR only step...
[11/21 15:25:03   1154s] (ccopt eGR): There are 23 nets to be routed. 0 nets have skip routing designation.
[11/21 15:25:03   1154s] (ccopt eGR): There are 23 nets for routing of which 23 have one or more fixed wires.
[11/21 15:25:04   1154s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:25:04   1154s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:25:04   1154s] (ccopt eGR): Start to route 23 all nets
[11/21 15:25:04   1155s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2289.07 MB )
[11/21 15:25:04   1155s] (I)      ==================== Layers =====================
[11/21 15:25:04   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:04   1155s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:25:04   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:04   1155s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:04   1155s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:25:04   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:04   1155s] (I)      Started Import and model ( Curr Mem: 2289.07 MB )
[11/21 15:25:04   1155s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:04   1155s] (I)      == Non-default Options ==
[11/21 15:25:04   1155s] (I)      Clean congestion better                            : true
[11/21 15:25:04   1155s] (I)      Estimate vias on DPT layer                         : true
[11/21 15:25:04   1155s] (I)      Clean congestion layer assignment rounds           : 3
[11/21 15:25:04   1155s] (I)      Layer constraints as soft constraints              : true
[11/21 15:25:04   1155s] (I)      Soft top layer                                     : true
[11/21 15:25:04   1155s] (I)      Skip prospective layer relax nets                  : true
[11/21 15:25:04   1155s] (I)      Better NDR handling                                : true
[11/21 15:25:04   1155s] (I)      Improved NDR modeling in LA                        : true
[11/21 15:25:04   1155s] (I)      Routing cost fix for NDR handling                  : true
[11/21 15:25:04   1155s] (I)      Block tracks for preroutes                         : true
[11/21 15:25:04   1155s] (I)      Assign IRoute by net group key                     : true
[11/21 15:25:04   1155s] (I)      Block unroutable channels                          : true
[11/21 15:25:04   1155s] (I)      Block unroutable channels 3D                       : true
[11/21 15:25:04   1155s] (I)      Bound layer relaxed segment wl                     : true
[11/21 15:25:04   1155s] (I)      Blocked pin reach length threshold                 : 2
[11/21 15:25:04   1155s] (I)      Check blockage within NDR space in TA              : true
[11/21 15:25:04   1155s] (I)      Skip must join for term with via pillar            : true
[11/21 15:25:04   1155s] (I)      Model find APA for IO pin                          : true
[11/21 15:25:04   1155s] (I)      On pin location for off pin term                   : true
[11/21 15:25:04   1155s] (I)      Handle EOL spacing                                 : true
[11/21 15:25:04   1155s] (I)      Merge PG vias by gap                               : true
[11/21 15:25:04   1155s] (I)      Maximum routing layer                              : 6
[11/21 15:25:04   1155s] (I)      Route selected nets only                           : true
[11/21 15:25:04   1155s] (I)      Refine MST                                         : true
[11/21 15:25:04   1155s] (I)      Honor PRL                                          : true
[11/21 15:25:04   1155s] (I)      Strong congestion aware                            : true
[11/21 15:25:04   1155s] (I)      Improved initial location for IRoutes              : true
[11/21 15:25:04   1155s] (I)      Multi panel TA                                     : true
[11/21 15:25:04   1155s] (I)      Penalize wire overlap                              : true
[11/21 15:25:04   1155s] (I)      Expand small instance blockage                     : true
[11/21 15:25:04   1155s] (I)      Reduce via in TA                                   : true
[11/21 15:25:04   1155s] (I)      SS-aware routing                                   : true
[11/21 15:25:04   1155s] (I)      Improve tree edge sharing                          : true
[11/21 15:25:04   1155s] (I)      Improve 2D via estimation                          : true
[11/21 15:25:04   1155s] (I)      Refine Steiner tree                                : true
[11/21 15:25:04   1155s] (I)      Build spine tree                                   : true
[11/21 15:25:04   1155s] (I)      Model pass through capacity                        : true
[11/21 15:25:04   1155s] (I)      Extend blockages by a half GCell                   : true
[11/21 15:25:04   1155s] (I)      Consider pin shapes                                : true
[11/21 15:25:04   1155s] (I)      Consider pin shapes for all nodes                  : true
[11/21 15:25:04   1155s] (I)      Consider NR APA                                    : true
[11/21 15:25:04   1155s] (I)      Consider IO pin shape                              : true
[11/21 15:25:04   1155s] (I)      Fix pin connection bug                             : true
[11/21 15:25:04   1155s] (I)      Consider layer RC for local wires                  : true
[11/21 15:25:04   1155s] (I)      Route to clock mesh pin                            : true
[11/21 15:25:04   1155s] (I)      LA-aware pin escape length                         : 2
[11/21 15:25:04   1155s] (I)      Connect multiple ports                             : true
[11/21 15:25:04   1155s] (I)      Split for must join                                : true
[11/21 15:25:04   1155s] (I)      Number of threads                                  : 1
[11/21 15:25:04   1155s] (I)      Routing effort level                               : 10000
[11/21 15:25:04   1155s] (I)      Prefer layer length threshold                      : 8
[11/21 15:25:04   1155s] (I)      Overflow penalty cost                              : 10
[11/21 15:25:04   1155s] (I)      A-star cost                                        : 0.300000
[11/21 15:25:04   1155s] (I)      Misalignment cost                                  : 10.000000
[11/21 15:25:04   1155s] (I)      Threshold for short IRoute                         : 6
[11/21 15:25:04   1155s] (I)      Via cost during post routing                       : 1.000000
[11/21 15:25:04   1155s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/21 15:25:04   1155s] (I)      Source-to-sink ratio                               : 0.300000
[11/21 15:25:04   1155s] (I)      Scenic ratio bound                                 : 3.000000
[11/21 15:25:04   1155s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/21 15:25:04   1155s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/21 15:25:04   1155s] (I)      PG-aware similar topology routing                  : true
[11/21 15:25:04   1155s] (I)      Maze routing via cost fix                          : true
[11/21 15:25:04   1155s] (I)      Apply PRL on PG terms                              : true
[11/21 15:25:04   1155s] (I)      Apply PRL on obs objects                           : true
[11/21 15:25:04   1155s] (I)      Handle range-type spacing rules                    : true
[11/21 15:25:04   1155s] (I)      PG gap threshold multiplier                        : 10.000000
[11/21 15:25:04   1155s] (I)      Parallel spacing query fix                         : true
[11/21 15:25:04   1155s] (I)      Force source to root IR                            : true
[11/21 15:25:04   1155s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/21 15:25:04   1155s] (I)      Do not relax to DPT layer                          : true
[11/21 15:25:04   1155s] (I)      No DPT in post routing                             : true
[11/21 15:25:04   1155s] (I)      Modeling PG via merging fix                        : true
[11/21 15:25:04   1155s] (I)      Shield aware TA                                    : true
[11/21 15:25:04   1155s] (I)      Strong shield aware TA                             : true
[11/21 15:25:04   1155s] (I)      Overflow calculation fix in LA                     : true
[11/21 15:25:04   1155s] (I)      Post routing fix                                   : true
[11/21 15:25:04   1155s] (I)      Strong post routing                                : true
[11/21 15:25:04   1155s] (I)      Access via pillar from top                         : true
[11/21 15:25:04   1155s] (I)      NDR via pillar fix                                 : true
[11/21 15:25:04   1155s] (I)      Violation on path threshold                        : 1
[11/21 15:25:04   1155s] (I)      Pass through capacity modeling                     : true
[11/21 15:25:04   1155s] (I)      Select the non-relaxed segments in post routing stage : true
[11/21 15:25:04   1155s] (I)      Select term pin box for io pin                     : true
[11/21 15:25:04   1155s] (I)      Penalize NDR sharing                               : true
[11/21 15:25:04   1155s] (I)      Enable special modeling                            : false
[11/21 15:25:04   1155s] (I)      Keep fixed segments                                : true
[11/21 15:25:04   1155s] (I)      Reorder net groups by key                          : true
[11/21 15:25:04   1155s] (I)      Increase net scenic ratio                          : true
[11/21 15:25:04   1155s] (I)      Method to set GCell size                           : row
[11/21 15:25:04   1155s] (I)      Connect multiple ports and must join fix           : true
[11/21 15:25:04   1155s] (I)      Avoid high resistance layers                       : true
[11/21 15:25:04   1155s] (I)      Model find APA for IO pin fix                      : true
[11/21 15:25:04   1155s] (I)      Avoid connecting non-metal layers                  : true
[11/21 15:25:04   1155s] (I)      Use track pitch for NDR                            : true
[11/21 15:25:04   1155s] (I)      Enable layer relax to lower layer                  : true
[11/21 15:25:04   1155s] (I)      Enable layer relax to upper layer                  : true
[11/21 15:25:04   1155s] (I)      Top layer relaxation fix                           : true
[11/21 15:25:04   1155s] (I)      Handle non-default track width                     : false
[11/21 15:25:04   1155s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:25:04   1155s] (I)      Use row-based GCell size
[11/21 15:25:04   1155s] (I)      Use row-based GCell align
[11/21 15:25:04   1155s] (I)      layer 0 area = 0
[11/21 15:25:04   1155s] (I)      layer 1 area = 0
[11/21 15:25:04   1155s] (I)      layer 2 area = 0
[11/21 15:25:04   1155s] (I)      layer 3 area = 0
[11/21 15:25:04   1155s] (I)      layer 4 area = 0
[11/21 15:25:04   1155s] (I)      layer 5 area = 0
[11/21 15:25:04   1155s] (I)      GCell unit size   : 10080
[11/21 15:25:04   1155s] (I)      GCell multiplier  : 1
[11/21 15:25:04   1155s] (I)      GCell row height  : 10080
[11/21 15:25:04   1155s] (I)      Actual row height : 10080
[11/21 15:25:04   1155s] (I)      GCell align ref   : 670560 670880
[11/21 15:25:04   1155s] [NR-eGR] Track table information for default rule: 
[11/21 15:25:04   1155s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:25:04   1155s] (I)      ================ Default via ================
[11/21 15:25:04   1155s] (I)      +---+------------------+--------------------+
[11/21 15:25:04   1155s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:25:04   1155s] (I)      +---+------------------+--------------------+
[11/21 15:25:04   1155s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:25:04   1155s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:25:04   1155s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:25:04   1155s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:25:04   1155s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:25:04   1155s] (I)      +---+------------------+--------------------+
[11/21 15:25:04   1155s] [NR-eGR] Read 4796 PG shapes
[11/21 15:25:04   1155s] [NR-eGR] Read 0 clock shapes
[11/21 15:25:04   1155s] [NR-eGR] Read 0 other shapes
[11/21 15:25:04   1155s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:25:04   1155s] [NR-eGR] #Instance Blockages : 3227
[11/21 15:25:04   1155s] [NR-eGR] #PG Blockages       : 4796
[11/21 15:25:04   1155s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:25:04   1155s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:25:04   1155s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:25:04   1155s] [NR-eGR] #Other Blockages    : 0
[11/21 15:25:04   1155s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:25:04   1155s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 15:25:04   1155s] [NR-eGR] Read 6019 nets ( ignored 5996 )
[11/21 15:25:04   1155s] [NR-eGR] Connected 0 must-join pins/ports
[11/21 15:25:04   1155s] (I)      early_global_route_priority property id does not exist.
[11/21 15:25:04   1155s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/21 15:25:04   1155s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/21 15:25:04   1155s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/21 15:25:04   1155s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/21 15:25:04   1155s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/21 15:25:04   1155s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/21 15:25:04   1155s] (I)      Moved 3 terms for better access 
[11/21 15:25:04   1155s] (I)      Number of ignored nets                =      0
[11/21 15:25:04   1155s] (I)      Number of connected nets              =      0
[11/21 15:25:04   1155s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of clock nets                  =     23.  Ignored: No
[11/21 15:25:04   1155s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:25:04   1155s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:25:04   1155s] [NR-eGR] There are 23 clock nets ( 23 with NDR ).
[11/21 15:25:04   1155s] (I)      Ndr track 0 does not exist
[11/21 15:25:04   1155s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:25:04   1155s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:25:04   1155s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:25:04   1155s] (I)      Site width          :  1320  (dbu)
[11/21 15:25:04   1155s] (I)      Row height          : 10080  (dbu)
[11/21 15:25:04   1155s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:25:04   1155s] (I)      GCell width         : 10080  (dbu)
[11/21 15:25:04   1155s] (I)      GCell height        : 10080  (dbu)
[11/21 15:25:04   1155s] (I)      Grid                :   300   300     6
[11/21 15:25:04   1155s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/21 15:25:04   1155s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/21 15:25:04   1155s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/21 15:25:04   1155s] (I)      Default wire width  :   460   560   560   560   560   880
[11/21 15:25:04   1155s] (I)      Default wire space  :   460   560   560   560   560   920
[11/21 15:25:04   1155s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/21 15:25:04   1155s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/21 15:25:04   1155s] (I)      First track coord   :   560   660   560   660  1680   660
[11/21 15:25:04   1155s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/21 15:25:04   1155s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/21 15:25:04   1155s] (I)      Num of masks        :     1     1     1     1     1     1
[11/21 15:25:04   1155s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/21 15:25:04   1155s] (I)      --------------------------------------------------------
[11/21 15:25:04   1155s] 
[11/21 15:25:04   1155s] [NR-eGR] ============ Routing rule table ============
[11/21 15:25:04   1155s] [NR-eGR] Rule id: 0  Nets: 23
[11/21 15:25:04   1155s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/21 15:25:04   1155s] (I)                    Layer     2     3     4     5     6 
[11/21 15:25:04   1155s] (I)                    Pitch  2640  2240  2640  4480  5280 
[11/21 15:25:04   1155s] (I)             #Used tracks     2     2     2     2     2 
[11/21 15:25:04   1155s] (I)       #Fully used tracks     1     1     1     1     1 
[11/21 15:25:04   1155s] [NR-eGR] ========================================
[11/21 15:25:04   1155s] [NR-eGR] 
[11/21 15:25:04   1155s] (I)      =============== Blocked Tracks ===============
[11/21 15:25:04   1155s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:04   1155s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:25:04   1155s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:04   1155s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:25:04   1155s] (I)      |     2 |  687300 |   378513 |        55.07% |
[11/21 15:25:04   1155s] (I)      |     3 |  810000 |   455558 |        56.24% |
[11/21 15:25:04   1155s] (I)      |     4 |  687300 |   396588 |        57.70% |
[11/21 15:25:04   1155s] (I)      |     5 |  405000 |   198637 |        49.05% |
[11/21 15:25:04   1155s] (I)      |     6 |  343800 |   167870 |        48.83% |
[11/21 15:25:04   1155s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:04   1155s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.10 sec, Curr Mem: 2294.68 MB )
[11/21 15:25:04   1155s] (I)      Reset routing kernel
[11/21 15:25:04   1155s] (I)      Started Global Routing ( Curr Mem: 2294.68 MB )
[11/21 15:25:04   1155s] (I)      totalPins=586  totalGlobalPin=578 (98.63%)
[11/21 15:25:04   1155s] (I)      total 2D Cap : 674057 = (367515 H, 306542 V)
[11/21 15:25:04   1155s] [NR-eGR] Layer group 1: route 23 net(s) in layer range [3, 4]
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1a Route ============
[11/21 15:25:04   1155s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 29
[11/21 15:25:04   1155s] (I)      Usage: 1691 = (766 H, 925 V) = (0.21% H, 0.30% V) = (3.861e+03um H, 4.662e+03um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1b Route ============
[11/21 15:25:04   1155s] (I)      Usage: 1691 = (766 H, 925 V) = (0.21% H, 0.30% V) = (3.861e+03um H, 4.662e+03um V)
[11/21 15:25:04   1155s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.522640e+03um
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1c Route ============
[11/21 15:25:04   1155s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:04   1155s] (I)      Usage: 1691 = (766 H, 925 V) = (0.21% H, 0.30% V) = (3.861e+03um H, 4.662e+03um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1d Route ============
[11/21 15:25:04   1155s] (I)      Usage: 1692 = (767 H, 925 V) = (0.21% H, 0.30% V) = (3.866e+03um H, 4.662e+03um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1e Route ============
[11/21 15:25:04   1155s] (I)      Usage: 1692 = (767 H, 925 V) = (0.21% H, 0.30% V) = (3.866e+03um H, 4.662e+03um V)
[11/21 15:25:04   1155s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.527680e+03um
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1f Route ============
[11/21 15:25:04   1155s] (I)      Usage: 1704 = (779 H, 925 V) = (0.21% H, 0.30% V) = (3.926e+03um H, 4.662e+03um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1g Route ============
[11/21 15:25:04   1155s] (I)      Usage: 1609 = (742 H, 867 V) = (0.20% H, 0.28% V) = (3.740e+03um H, 4.370e+03um V)
[11/21 15:25:04   1155s] (I)      #Nets         : 23
[11/21 15:25:04   1155s] (I)      #Relaxed nets : 7
[11/21 15:25:04   1155s] (I)      Wire length   : 450
[11/21 15:25:04   1155s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1h Route ============
[11/21 15:25:04   1155s] (I)      Usage: 1544 = (728 H, 816 V) = (0.20% H, 0.27% V) = (3.669e+03um H, 4.113e+03um V)
[11/21 15:25:04   1155s] (I)      total 2D Cap : 1070863 = (582540 H, 488323 V)
[11/21 15:25:04   1155s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1a Route ============
[11/21 15:25:04   1155s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 28
[11/21 15:25:04   1155s] (I)      Usage: 2786 = (1283 H, 1503 V) = (0.22% H, 0.31% V) = (6.466e+03um H, 7.575e+03um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1b Route ============
[11/21 15:25:04   1155s] (I)      Usage: 2786 = (1283 H, 1503 V) = (0.22% H, 0.31% V) = (6.466e+03um H, 7.575e+03um V)
[11/21 15:25:04   1155s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.404144e+04um
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1c Route ============
[11/21 15:25:04   1155s] (I)      Usage: 2786 = (1283 H, 1503 V) = (0.22% H, 0.31% V) = (6.466e+03um H, 7.575e+03um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1d Route ============
[11/21 15:25:04   1155s] (I)      Usage: 2786 = (1283 H, 1503 V) = (0.22% H, 0.31% V) = (6.466e+03um H, 7.575e+03um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1e Route ============
[11/21 15:25:04   1155s] (I)      Usage: 2786 = (1283 H, 1503 V) = (0.22% H, 0.31% V) = (6.466e+03um H, 7.575e+03um V)
[11/21 15:25:04   1155s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.404144e+04um
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1f Route ============
[11/21 15:25:04   1155s] (I)      Usage: 2786 = (1283 H, 1503 V) = (0.22% H, 0.31% V) = (6.466e+03um H, 7.575e+03um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1g Route ============
[11/21 15:25:04   1155s] (I)      Usage: 2679 = (1241 H, 1438 V) = (0.21% H, 0.29% V) = (6.255e+03um H, 7.248e+03um V)
[11/21 15:25:04   1155s] (I)      #Nets         : 7
[11/21 15:25:04   1155s] (I)      #Relaxed nets : 6
[11/21 15:25:04   1155s] (I)      Wire length   : 57
[11/21 15:25:04   1155s] [NR-eGR] Create a new net group with 6 nets and layer range [2, 6]
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1h Route ============
[11/21 15:25:04   1155s] (I)      Usage: 2679 = (1241 H, 1438 V) = (0.21% H, 0.29% V) = (6.255e+03um H, 7.248e+03um V)
[11/21 15:25:04   1155s] (I)      total 2D Cap : 1398979 = (582540 H, 816439 V)
[11/21 15:25:04   1155s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [2, 6]
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1a Route ============
[11/21 15:25:04   1155s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 29
[11/21 15:25:04   1155s] (I)      Usage: 4942 = (2282 H, 2660 V) = (0.39% H, 0.33% V) = (1.150e+04um H, 1.341e+04um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1b Route ============
[11/21 15:25:04   1155s] (I)      Usage: 4942 = (2282 H, 2660 V) = (0.39% H, 0.33% V) = (1.150e+04um H, 1.341e+04um V)
[11/21 15:25:04   1155s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.490768e+04um
[11/21 15:25:04   1155s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/21 15:25:04   1155s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1c Route ============
[11/21 15:25:04   1155s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:04   1155s] (I)      Usage: 4942 = (2282 H, 2660 V) = (0.39% H, 0.33% V) = (1.150e+04um H, 1.341e+04um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1d Route ============
[11/21 15:25:04   1155s] (I)      Usage: 4962 = (2303 H, 2659 V) = (0.40% H, 0.33% V) = (1.161e+04um H, 1.340e+04um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1e Route ============
[11/21 15:25:04   1155s] (I)      Usage: 4962 = (2303 H, 2659 V) = (0.40% H, 0.33% V) = (1.161e+04um H, 1.340e+04um V)
[11/21 15:25:04   1155s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.500848e+04um
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1f Route ============
[11/21 15:25:04   1155s] (I)      Usage: 4962 = (2303 H, 2659 V) = (0.40% H, 0.33% V) = (1.161e+04um H, 1.340e+04um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1g Route ============
[11/21 15:25:04   1155s] (I)      Usage: 4959 = (2303 H, 2656 V) = (0.40% H, 0.33% V) = (1.161e+04um H, 1.339e+04um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1h Route ============
[11/21 15:25:04   1155s] (I)      Usage: 4959 = (2304 H, 2655 V) = (0.40% H, 0.33% V) = (1.161e+04um H, 1.338e+04um V)
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:25:04   1155s] [NR-eGR]                        OverCon            
[11/21 15:25:04   1155s] [NR-eGR]                         #Gcell     %Gcell
[11/21 15:25:04   1155s] [NR-eGR]        Layer               (1)    OverCon
[11/21 15:25:04   1155s] [NR-eGR] ----------------------------------------------
[11/21 15:25:04   1155s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:04   1155s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:04   1155s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:04   1155s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[11/21 15:25:04   1155s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:04   1155s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:04   1155s] [NR-eGR] ----------------------------------------------
[11/21 15:25:04   1155s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/21 15:25:04   1155s] [NR-eGR] 
[11/21 15:25:04   1155s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.11 sec, Curr Mem: 2296.68 MB )
[11/21 15:25:04   1155s] (I)      total 2D Cap : 1413096 = (586615 H, 826481 V)
[11/21 15:25:04   1155s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/21 15:25:04   1155s] (I)      ============= Track Assignment ============
[11/21 15:25:04   1155s] (I)      Started Track Assignment (1T) ( Curr Mem: 2296.68 MB )
[11/21 15:25:04   1155s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:25:04   1155s] (I)      Run Multi-thread track assignment
[11/21 15:25:04   1155s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2296.68 MB )
[11/21 15:25:04   1155s] (I)      Started Export ( Curr Mem: 2296.68 MB )
[11/21 15:25:04   1155s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:25:04   1155s] [NR-eGR] -----------------------------------
[11/21 15:25:04   1155s] [NR-eGR]  Metal1  (1H)             0  22234 
[11/21 15:25:04   1155s] [NR-eGR]  Metal2  (2V)         99401  30990 
[11/21 15:25:04   1155s] [NR-eGR]  Metal3  (3H)        157624   4254 
[11/21 15:25:04   1155s] [NR-eGR]  Metal4  (4V)         60947     97 
[11/21 15:25:04   1155s] [NR-eGR]  Metal5  (5H)           556     61 
[11/21 15:25:04   1155s] [NR-eGR]  Metal6  (6V)           307      0 
[11/21 15:25:04   1155s] [NR-eGR] -----------------------------------
[11/21 15:25:04   1155s] [NR-eGR]          Total       318835  57636 
[11/21 15:25:04   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:04   1155s] [NR-eGR] Total half perimeter of net bounding box: 253984um
[11/21 15:25:04   1155s] [NR-eGR] Total length: 318835um, number of vias: 57636
[11/21 15:25:04   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:04   1155s] [NR-eGR] Total eGR-routed clock nets wire length: 8711um, number of vias: 1645
[11/21 15:25:04   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:04   1155s] [NR-eGR] Report for selected net(s) only.
[11/21 15:25:04   1155s] [NR-eGR]                 Length (um)  Vias 
[11/21 15:25:04   1155s] [NR-eGR] ----------------------------------
[11/21 15:25:04   1155s] [NR-eGR]  Metal1  (1H)             0   583 
[11/21 15:25:04   1155s] [NR-eGR]  Metal2  (2V)          1423   670 
[11/21 15:25:04   1155s] [NR-eGR]  Metal3  (3H)          3462   348 
[11/21 15:25:04   1155s] [NR-eGR]  Metal4  (4V)          2964    40 
[11/21 15:25:04   1155s] [NR-eGR]  Metal5  (5H)           556     4 
[11/21 15:25:04   1155s] [NR-eGR]  Metal6  (6V)           307     0 
[11/21 15:25:04   1155s] [NR-eGR] ----------------------------------
[11/21 15:25:04   1155s] [NR-eGR]          Total         8711  1645 
[11/21 15:25:04   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:04   1155s] [NR-eGR] Total half perimeter of net bounding box: 4072um
[11/21 15:25:04   1155s] [NR-eGR] Total length: 8711um, number of vias: 1645
[11/21 15:25:04   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:04   1155s] [NR-eGR] Total routed clock nets wire length: 8711um, number of vias: 1645
[11/21 15:25:04   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:04   1155s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 2296.68 MB )
[11/21 15:25:04   1155s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.28 sec, Curr Mem: 2296.68 MB )
[11/21 15:25:04   1155s] (I)      ======================================== Runtime Summary ========================================
[11/21 15:25:04   1155s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/21 15:25:04   1155s] (I)      -------------------------------------------------------------------------------------------------
[11/21 15:25:04   1155s] (I)       Early Global Route kernel                   100.00%  714.22 sec  714.50 sec  0.28 sec  0.19 sec 
[11/21 15:25:04   1155s] (I)       +-Import and model                           34.91%  714.22 sec  714.32 sec  0.10 sec  0.06 sec 
[11/21 15:25:04   1155s] (I)       | +-Create place DB                           4.99%  714.22 sec  714.24 sec  0.01 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)       | | +-Import place data                       4.96%  714.22 sec  714.24 sec  0.01 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Read instances and placement          1.46%  714.22 sec  714.23 sec  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Read nets                             3.44%  714.23 sec  714.24 sec  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | +-Create route DB                          13.89%  714.24 sec  714.27 sec  0.04 sec  0.04 sec 
[11/21 15:25:04   1155s] (I)       | | +-Import route data (1T)                 13.59%  714.24 sec  714.27 sec  0.04 sec  0.04 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.69%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Read routing blockages              0.00%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Read instance blockages             0.42%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Read PG blockages                   0.04%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Read clock blockages                0.00%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Read other blockages                0.00%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Read halo blockages                 0.01%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Read boundary cut boxes             0.00%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Read blackboxes                       0.00%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Read prerouted                        0.57%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Read unlegalized nets                 0.12%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Read nets                             0.03%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Set up via pillars                    0.00%  714.24 sec  714.24 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Initialize 3D grid graph              0.77%  714.24 sec  714.24 sec  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Model blockage capacity              10.57%  714.24 sec  714.27 sec  0.03 sec  0.03 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Initialize 3D capacity              9.73%  714.24 sec  714.27 sec  0.03 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Move terms for access (1T)            0.08%  714.27 sec  714.27 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Read aux data                             0.00%  714.27 sec  714.27 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Others data preparation                   0.07%  714.27 sec  714.27 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Create route kernel                      15.64%  714.27 sec  714.32 sec  0.04 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       +-Global Routing                             40.34%  714.32 sec  714.43 sec  0.11 sec  0.09 sec 
[11/21 15:25:04   1155s] (I)       | +-Initialization                            0.17%  714.32 sec  714.32 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Net group 1                              23.24%  714.32 sec  714.38 sec  0.06 sec  0.04 sec 
[11/21 15:25:04   1155s] (I)       | | +-Generate topology                       3.16%  714.32 sec  714.33 sec  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1a                                7.54%  714.33 sec  714.36 sec  0.02 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Pattern routing (1T)                  0.25%  714.33 sec  714.34 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Pattern Routing Avoiding Blockages    7.14%  714.34 sec  714.36 sec  0.02 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1b                                0.47%  714.36 sec  714.36 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Monotonic routing (1T)                0.31%  714.36 sec  714.36 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1c                                0.95%  714.36 sec  714.36 sec  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Two level Routing                     0.92%  714.36 sec  714.36 sec  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Two Level Routing (Regular)         0.30%  714.36 sec  714.36 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Two Level Routing (Strong)          0.20%  714.36 sec  714.36 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1d                                3.71%  714.36 sec  714.37 sec  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Detoured routing (1T)                 3.67%  714.36 sec  714.37 sec  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1e                                0.14%  714.37 sec  714.37 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Route legalization                    0.03%  714.37 sec  714.37 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Legalize Blockage Violations        0.01%  714.37 sec  714.37 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1f                                1.54%  714.37 sec  714.38 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Congestion clean                      1.51%  714.37 sec  714.37 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1g                                0.97%  714.38 sec  714.38 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Post Routing                          0.93%  714.38 sec  714.38 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1h                                0.42%  714.38 sec  714.38 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Post Routing                          0.38%  714.38 sec  714.38 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Layer assignment (1T)                   2.01%  714.38 sec  714.38 sec  0.01 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Net group 2                               5.99%  714.39 sec  714.40 sec  0.02 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)       | | +-Generate topology                       0.90%  714.39 sec  714.39 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1a                                0.67%  714.39 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Pattern routing (1T)                  0.24%  714.39 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.30%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1b                                0.37%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Monotonic routing (1T)                0.23%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1c                                0.00%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1d                                0.00%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1e                                0.18%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Route legalization                    0.04%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Legalize Blockage Violations        0.01%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1f                                0.01%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1g                                0.76%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Post Routing                          0.71%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1h                                0.14%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Post Routing                          0.11%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Layer assignment (1T)                   0.07%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Net group 3                               9.17%  714.40 sec  714.43 sec  0.03 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)       | | +-Generate topology                       0.00%  714.40 sec  714.40 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1a                                0.83%  714.41 sec  714.41 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Pattern routing (1T)                  0.23%  714.41 sec  714.41 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.26%  714.41 sec  714.41 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Add via demand to 2D                  0.24%  714.41 sec  714.41 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1b                                0.36%  714.41 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Monotonic routing (1T)                0.22%  714.41 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1c                                0.52%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Two level Routing                     0.48%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Two Level Routing (Regular)         0.11%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1d                                0.78%  714.42 sec  714.42 sec  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Detoured routing (1T)                 0.75%  714.42 sec  714.42 sec  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1e                                0.13%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Route legalization                    0.03%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | | +-Legalize Blockage Violations        0.00%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1f                                0.17%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Congestion clean                      0.13%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1g                                0.31%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Post Routing                          0.28%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Phase 1h                                0.30%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | | +-Post Routing                          0.27%  714.42 sec  714.42 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | | +-Layer assignment (1T)                   0.24%  714.43 sec  714.43 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       +-Export 3D cong map                          3.71%  714.43 sec  714.44 sec  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | +-Export 2D cong map                        0.49%  714.44 sec  714.44 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       +-Extract Global 3D Wires                     0.01%  714.44 sec  714.44 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       +-Track Assignment (1T)                       5.32%  714.44 sec  714.46 sec  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | +-Initialization                            0.01%  714.44 sec  714.44 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Track Assignment Kernel                   5.22%  714.44 sec  714.46 sec  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | +-Free Memory                               0.00%  714.46 sec  714.46 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       +-Export                                     14.42%  714.46 sec  714.50 sec  0.04 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)       | +-Export DB wires                           0.26%  714.46 sec  714.46 sec  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | +-Export all nets                         0.17%  714.46 sec  714.46 sec  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | | +-Set wire vias                           0.03%  714.46 sec  714.46 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Report wirelength                         3.14%  714.46 sec  714.47 sec  0.01 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       | +-Update net boxes                         10.90%  714.47 sec  714.50 sec  0.03 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)       | +-Update timing                             0.00%  714.50 sec  714.50 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)       +-Postprocess design                          0.36%  714.50 sec  714.50 sec  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)      ======================= Summary by functions ========================
[11/21 15:25:04   1155s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:25:04   1155s] (I)      ---------------------------------------------------------------------
[11/21 15:25:04   1155s] (I)        0  Early Global Route kernel           100.00%  0.28 sec  0.19 sec 
[11/21 15:25:04   1155s] (I)        1  Global Routing                       40.34%  0.11 sec  0.09 sec 
[11/21 15:25:04   1155s] (I)        1  Import and model                     34.91%  0.10 sec  0.06 sec 
[11/21 15:25:04   1155s] (I)        1  Export                               14.42%  0.04 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)        1  Track Assignment (1T)                 5.32%  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        1  Export 3D cong map                    3.71%  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        1  Postprocess design                    0.36%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        2  Net group 1                          23.24%  0.06 sec  0.04 sec 
[11/21 15:25:04   1155s] (I)        2  Create route kernel                  15.64%  0.04 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        2  Create route DB                      13.89%  0.04 sec  0.04 sec 
[11/21 15:25:04   1155s] (I)        2  Update net boxes                     10.90%  0.03 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        2  Net group 3                           9.17%  0.03 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)        2  Net group 2                           5.99%  0.02 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)        2  Track Assignment Kernel               5.22%  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        2  Create place DB                       4.99%  0.01 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)        2  Report wirelength                     3.14%  0.01 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        2  Export 2D cong map                    0.49%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        2  Export DB wires                       0.26%  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        2  Initialization                        0.18%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        2  Others data preparation               0.07%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        3  Import route data (1T)               13.59%  0.04 sec  0.04 sec 
[11/21 15:25:04   1155s] (I)        3  Phase 1a                              9.04%  0.03 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        3  Import place data                     4.96%  0.01 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)        3  Phase 1d                              4.50%  0.01 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)        3  Generate topology                     4.06%  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        3  Layer assignment (1T)                 2.33%  0.01 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        3  Phase 1g                              2.04%  0.01 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        3  Phase 1f                              1.72%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        3  Phase 1c                              1.47%  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        3  Phase 1b                              1.21%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        3  Phase 1h                              0.86%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        3  Phase 1e                              0.44%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        3  Export all nets                       0.17%  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Model blockage capacity              10.57%  0.03 sec  0.03 sec 
[11/21 15:25:04   1155s] (I)        4  Pattern Routing Avoiding Blockages    7.70%  0.02 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Detoured routing (1T)                 4.42%  0.01 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)        4  Read nets                             3.47%  0.01 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        4  Post Routing                          2.68%  0.01 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Congestion clean                      1.64%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Read instances and placement          1.46%  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        4  Two level Routing                     1.40%  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        4  Monotonic routing (1T)                0.77%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Initialize 3D grid graph              0.77%  0.00 sec  0.01 sec 
[11/21 15:25:04   1155s] (I)        4  Pattern routing (1T)                  0.72%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Read blockages ( Layer 2-6 )          0.69%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Read prerouted                        0.57%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Add via demand to 2D                  0.24%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Read unlegalized nets                 0.12%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Route legalization                    0.10%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Move terms for access (1T)            0.08%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Initialize 3D capacity                9.73%  0.03 sec  0.02 sec 
[11/21 15:25:04   1155s] (I)        5  Read instance blockages               0.42%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Two Level Routing (Regular)           0.41%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Two Level Routing (Strong)            0.32%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:25:04   1155s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:25:04   1155s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:25:04   1155s]       Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.9)
[11/21 15:25:04   1155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:04   1155s] UM:*                                                                   Early Global Route - eGR only step
[11/21 15:25:04   1155s]     Routing using eGR only done.
[11/21 15:25:04   1155s] Net route status summary:
[11/21 15:25:04   1155s]   Clock:        23 (unrouted=0, trialRouted=0, noStatus=0, routed=23, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:04   1155s]   Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:04   1155s] 
[11/21 15:25:04   1155s] CCOPT: Done with clock implementation routing.
[11/21 15:25:04   1155s] 
[11/21 15:25:04   1155s]   Clock implementation routing done.
[11/21 15:25:04   1155s]   Fixed 23 wires.
[11/21 15:25:04   1155s]   CCOpt: Starting congestion repair using flow wrapper...
[11/21 15:25:04   1155s]     Congestion Repair...
[11/21 15:25:04   1155s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:19:15.3/2:31:08.3 (0.1), mem = 2296.7M
[11/21 15:25:04   1155s] Info: Disable timing driven in postCTS congRepair.
[11/21 15:25:04   1155s] 
[11/21 15:25:04   1155s] Starting congRepair ...
[11/21 15:25:04   1155s] User Input Parameters:
[11/21 15:25:04   1155s] - Congestion Driven    : On
[11/21 15:25:04   1155s] - Timing Driven        : Off
[11/21 15:25:04   1155s] - Area-Violation Based : On
[11/21 15:25:04   1155s] - Start Rollback Level : -5
[11/21 15:25:04   1155s] - Legalized            : On
[11/21 15:25:04   1155s] - Window Based         : Off
[11/21 15:25:04   1155s] - eDen incr mode       : Off
[11/21 15:25:04   1155s] - Small incr mode      : Off
[11/21 15:25:04   1155s] 
[11/21 15:25:04   1155s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2296.7M, EPOCH TIME: 1763718904.892430
[11/21 15:25:04   1155s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.024, MEM:2296.7M, EPOCH TIME: 1763718904.916802
[11/21 15:25:04   1155s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2296.7M, EPOCH TIME: 1763718904.916868
[11/21 15:25:04   1155s] Starting Early Global Route congestion estimation: mem = 2296.7M
[11/21 15:25:04   1155s] (I)      ==================== Layers =====================
[11/21 15:25:04   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:04   1155s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:25:04   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:04   1155s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:25:04   1155s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:25:04   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:04   1155s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:25:04   1155s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:04   1155s] (I)      Started Import and model ( Curr Mem: 2296.68 MB )
[11/21 15:25:04   1155s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:04   1155s] (I)      == Non-default Options ==
[11/21 15:25:04   1155s] (I)      Maximum routing layer                              : 4
[11/21 15:25:04   1155s] (I)      Number of threads                                  : 1
[11/21 15:25:04   1155s] (I)      Use non-blocking free Dbs wires                    : false
[11/21 15:25:04   1155s] (I)      Method to set GCell size                           : row
[11/21 15:25:04   1155s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:25:04   1155s] (I)      Use row-based GCell size
[11/21 15:25:04   1155s] (I)      Use row-based GCell align
[11/21 15:25:04   1155s] (I)      layer 0 area = 0
[11/21 15:25:04   1155s] (I)      layer 1 area = 0
[11/21 15:25:04   1155s] (I)      layer 2 area = 0
[11/21 15:25:04   1155s] (I)      layer 3 area = 0
[11/21 15:25:04   1155s] (I)      GCell unit size   : 10080
[11/21 15:25:04   1155s] (I)      GCell multiplier  : 1
[11/21 15:25:04   1155s] (I)      GCell row height  : 10080
[11/21 15:25:04   1155s] (I)      Actual row height : 10080
[11/21 15:25:04   1155s] (I)      GCell align ref   : 670560 670880
[11/21 15:25:04   1155s] [NR-eGR] Track table information for default rule: 
[11/21 15:25:04   1155s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:25:04   1155s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:25:04   1155s] (I)      ================ Default via ================
[11/21 15:25:04   1155s] (I)      +---+------------------+--------------------+
[11/21 15:25:04   1155s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:25:04   1155s] (I)      +---+------------------+--------------------+
[11/21 15:25:04   1155s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:25:04   1155s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:25:04   1155s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:25:04   1155s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:25:04   1155s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:25:04   1155s] (I)      +---+------------------+--------------------+
[11/21 15:25:04   1155s] [NR-eGR] Read 3049 PG shapes
[11/21 15:25:04   1155s] [NR-eGR] Read 0 clock shapes
[11/21 15:25:04   1155s] [NR-eGR] Read 0 other shapes
[11/21 15:25:04   1155s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:25:04   1155s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:25:04   1155s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:25:04   1155s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:25:04   1155s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:25:04   1155s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:25:04   1155s] [NR-eGR] #Other Blockages    : 0
[11/21 15:25:04   1155s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:25:04   1155s] [NR-eGR] Num Prerouted Nets = 23  Num Prerouted Wires = 1673
[11/21 15:25:04   1155s] [NR-eGR] Read 6019 nets ( ignored 23 )
[11/21 15:25:04   1155s] (I)      early_global_route_priority property id does not exist.
[11/21 15:25:04   1155s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1673  Num CS=0
[11/21 15:25:04   1155s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 856
[11/21 15:25:04   1155s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 674
[11/21 15:25:04   1155s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 143
[11/21 15:25:04   1155s] (I)      Number of ignored nets                =     23
[11/21 15:25:04   1155s] (I)      Number of connected nets              =      0
[11/21 15:25:04   1155s] (I)      Number of fixed nets                  =     23.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of clock nets                  =     23.  Ignored: No
[11/21 15:25:04   1155s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:25:04   1155s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:25:04   1155s] (I)      Ndr track 0 does not exist
[11/21 15:25:04   1155s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:25:04   1155s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:25:04   1155s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:25:04   1155s] (I)      Site width          :  1320  (dbu)
[11/21 15:25:04   1155s] (I)      Row height          : 10080  (dbu)
[11/21 15:25:04   1155s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:25:04   1155s] (I)      GCell width         : 10080  (dbu)
[11/21 15:25:04   1155s] (I)      GCell height        : 10080  (dbu)
[11/21 15:25:04   1155s] (I)      Grid                :   300   300     4
[11/21 15:25:04   1155s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:25:04   1155s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:25:04   1155s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:25:04   1155s] (I)      Default wire width  :   460   560   560   560
[11/21 15:25:04   1155s] (I)      Default wire space  :   460   560   560   560
[11/21 15:25:04   1155s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:25:04   1155s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:25:04   1155s] (I)      First track coord   :   560   660   560   660
[11/21 15:25:04   1155s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:25:04   1155s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:25:04   1155s] (I)      Num of masks        :     1     1     1     1
[11/21 15:25:04   1155s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:25:04   1155s] (I)      --------------------------------------------------------
[11/21 15:25:04   1155s] 
[11/21 15:25:04   1155s] [NR-eGR] ============ Routing rule table ============
[11/21 15:25:04   1155s] [NR-eGR] Rule id: 1  Nets: 5939
[11/21 15:25:04   1155s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:25:04   1155s] (I)                    Layer     2     3     4 
[11/21 15:25:04   1155s] (I)                    Pitch  1320  1120  1320 
[11/21 15:25:04   1155s] (I)             #Used tracks     1     1     1 
[11/21 15:25:04   1155s] (I)       #Fully used tracks     1     1     1 
[11/21 15:25:04   1155s] [NR-eGR] ========================================
[11/21 15:25:04   1155s] [NR-eGR] 
[11/21 15:25:04   1155s] (I)      =============== Blocked Tracks ===============
[11/21 15:25:04   1155s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:04   1155s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:25:04   1155s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:04   1155s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:25:04   1155s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:25:04   1155s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:25:04   1155s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:25:04   1155s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:04   1155s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2300.29 MB )
[11/21 15:25:04   1155s] (I)      Reset routing kernel
[11/21 15:25:04   1155s] (I)      Started Global Routing ( Curr Mem: 2300.29 MB )
[11/21 15:25:04   1155s] (I)      totalPins=21815  totalGlobalPin=20542 (94.16%)
[11/21 15:25:04   1155s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:25:04   1155s] [NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[11/21 15:25:04   1155s] (I)      
[11/21 15:25:04   1155s] (I)      ============  Phase 1a Route ============
[11/21 15:25:05   1155s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 53
[11/21 15:25:05   1155s] (I)      Usage: 57101 = (28009 H, 29092 V) = (7.91% H, 4.72% V) = (1.412e+05um H, 1.466e+05um V)
[11/21 15:25:05   1155s] (I)      
[11/21 15:25:05   1155s] (I)      ============  Phase 1b Route ============
[11/21 15:25:05   1155s] (I)      Usage: 57121 = (28013 H, 29108 V) = (7.91% H, 4.72% V) = (1.412e+05um H, 1.467e+05um V)
[11/21 15:25:05   1155s] (I)      Overflow of layer group 1: 0.15% H + 0.46% V. EstWL: 2.878898e+05um
[11/21 15:25:05   1155s] (I)      Congestion metric : 0.15%H 0.46%V, 0.61%HV
[11/21 15:25:05   1155s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:25:05   1155s] (I)      
[11/21 15:25:05   1155s] (I)      ============  Phase 1c Route ============
[11/21 15:25:05   1155s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:05   1155s] (I)      Usage: 58998 = (29832 H, 29166 V) = (8.42% H, 4.73% V) = (1.504e+05um H, 1.470e+05um V)
[11/21 15:25:05   1155s] (I)      
[11/21 15:25:05   1155s] (I)      ============  Phase 1d Route ============
[11/21 15:25:05   1155s] (I)      Usage: 58992 = (29818 H, 29174 V) = (8.42% H, 4.73% V) = (1.503e+05um H, 1.470e+05um V)
[11/21 15:25:05   1155s] (I)      
[11/21 15:25:05   1155s] (I)      ============  Phase 1e Route ============
[11/21 15:25:05   1155s] (I)      Usage: 58992 = (29818 H, 29174 V) = (8.42% H, 4.73% V) = (1.503e+05um H, 1.470e+05um V)
[11/21 15:25:05   1155s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.16% V. EstWL: 2.973197e+05um
[11/21 15:25:05   1155s] (I)      
[11/21 15:25:05   1155s] (I)      ============  Phase 1l Route ============
[11/21 15:25:05   1155s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:25:05   1155s] (I)      Layer  2:     316851     28006       186      335633      349348    (49.00%) 
[11/21 15:25:05   1155s] (I)      Layer  3:     355620     33176       144      414684      392616    (51.37%) 
[11/21 15:25:05   1155s] (I)      Layer  4:     300731     13357        25      346324      338657    (50.56%) 
[11/21 15:25:05   1155s] (I)      Total:        973202     74539       355     1096641     1080621    (50.37%) 
[11/21 15:25:05   1155s] (I)      
[11/21 15:25:05   1155s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:25:05   1155s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 15:25:05   1155s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:25:05   1155s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/21 15:25:05   1155s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:25:05   1155s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:05   1155s] [NR-eGR]  Metal2 ( 2)       135( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[11/21 15:25:05   1155s] [NR-eGR]  Metal3 ( 3)        39( 0.09%)         3( 0.01%)         6( 0.01%)   ( 0.11%) 
[11/21 15:25:05   1155s] [NR-eGR]  Metal4 ( 4)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 15:25:05   1155s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:25:05   1155s] [NR-eGR]        Total       195( 0.15%)         3( 0.00%)         6( 0.00%)   ( 0.15%) 
[11/21 15:25:05   1155s] [NR-eGR] 
[11/21 15:25:05   1155s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2300.29 MB )
[11/21 15:25:05   1155s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 15:25:05   1155s] [NR-eGR] Overflow after Early Global Route 0.11% H + 0.13% V
[11/21 15:25:05   1155s] Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2300.3M
[11/21 15:25:05   1155s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.130, REAL:0.157, MEM:2300.3M, EPOCH TIME: 1763718905.074024
[11/21 15:25:05   1155s] OPERPROF: Starting HotSpotCal at level 1, MEM:2300.3M, EPOCH TIME: 1763718905.074655
[11/21 15:25:05   1155s] [hotspot] +------------+---------------+---------------+
[11/21 15:25:05   1155s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 15:25:05   1155s] [hotspot] +------------+---------------+---------------+
[11/21 15:25:05   1155s] [hotspot] | normalized |          0.00 |          0.00 |
[11/21 15:25:05   1155s] [hotspot] +------------+---------------+---------------+
[11/21 15:25:05   1155s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/21 15:25:05   1155s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/21 15:25:05   1155s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.022, MEM:2300.3M, EPOCH TIME: 1763718905.096762
[11/21 15:25:05   1155s] Skipped repairing congestion.
[11/21 15:25:05   1155s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2300.3M, EPOCH TIME: 1763718905.107746
[11/21 15:25:05   1155s] Starting Early Global Route wiring: mem = 2300.3M
[11/21 15:25:05   1155s] (I)      ============= Track Assignment ============
[11/21 15:25:05   1155s] (I)      Started Track Assignment (1T) ( Curr Mem: 2300.29 MB )
[11/21 15:25:05   1155s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:25:05   1155s] (I)      Run Multi-thread track assignment
[11/21 15:25:05   1155s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2300.29 MB )
[11/21 15:25:05   1155s] (I)      Started Export ( Curr Mem: 2300.29 MB )
[11/21 15:25:05   1155s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:25:05   1155s] [NR-eGR] -----------------------------------
[11/21 15:25:05   1155s] [NR-eGR]  Metal1  (1H)             0  22234 
[11/21 15:25:05   1155s] [NR-eGR]  Metal2  (2V)         98444  30879 
[11/21 15:25:05   1155s] [NR-eGR]  Metal3  (3H)        157582   4406 
[11/21 15:25:05   1155s] [NR-eGR]  Metal4  (4V)         62189     97 
[11/21 15:25:05   1155s] [NR-eGR]  Metal5  (5H)           556     61 
[11/21 15:25:05   1155s] [NR-eGR]  Metal6  (6V)           307      0 
[11/21 15:25:05   1155s] [NR-eGR] -----------------------------------
[11/21 15:25:05   1155s] [NR-eGR]          Total       319077  57677 
[11/21 15:25:05   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:05   1155s] [NR-eGR] Total half perimeter of net bounding box: 253984um
[11/21 15:25:05   1155s] [NR-eGR] Total length: 319077um, number of vias: 57677
[11/21 15:25:05   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:05   1155s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/21 15:25:05   1155s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:05   1155s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2300.29 MB )
[11/21 15:25:05   1155s] Early Global Route wiring runtime: 0.10 seconds, mem = 2297.3M
[11/21 15:25:05   1155s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.098, MEM:2297.3M, EPOCH TIME: 1763718905.205638
[11/21 15:25:05   1155s] Tdgp not successfully inited but do clear! skip clearing
[11/21 15:25:05   1155s] End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
[11/21 15:25:05   1155s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:00.3/0:00:00.4 (0.6), totSession cpu/real = 0:19:15.5/2:31:08.7 (0.1), mem = 2297.3M
[11/21 15:25:05   1155s] 
[11/21 15:25:05   1155s] =============================================================================================
[11/21 15:25:05   1155s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #2                    21.15-s110_1
[11/21 15:25:05   1155s] =============================================================================================
[11/21 15:25:05   1155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:05   1155s] ---------------------------------------------------------------------------------------------
[11/21 15:25:05   1155s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    0.6
[11/21 15:25:05   1155s] ---------------------------------------------------------------------------------------------
[11/21 15:25:05   1155s]  IncrReplace #1 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    0.6
[11/21 15:25:05   1155s] ---------------------------------------------------------------------------------------------
[11/21 15:25:05   1155s] 
[11/21 15:25:05   1155s]     Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.5)
[11/21 15:25:05   1155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1155s] UM:*                                                                   Congestion Repair
[11/21 15:25:05   1155s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/21 15:25:05   1155s] OPERPROF: Starting DPlace-Init at level 1, MEM:2297.3M, EPOCH TIME: 1763718905.256734
[11/21 15:25:05   1155s] Processing tracks to init pin-track alignment.
[11/21 15:25:05   1155s] z: 2, totalTracks: 1
[11/21 15:25:05   1155s] z: 4, totalTracks: 1
[11/21 15:25:05   1155s] z: 6, totalTracks: 1
[11/21 15:25:05   1155s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:05   1155s] All LLGs are deleted
[11/21 15:25:05   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:05   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:05   1155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2297.3M, EPOCH TIME: 1763718905.260413
[11/21 15:25:05   1155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2297.3M, EPOCH TIME: 1763718905.260647
[11/21 15:25:05   1155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2297.3M, EPOCH TIME: 1763718905.262006
[11/21 15:25:05   1155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:05   1155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:05   1155s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2297.3M, EPOCH TIME: 1763718905.262255
[11/21 15:25:05   1155s] Max number of tech site patterns supported in site array is 256.
[11/21 15:25:05   1155s] Core basic site is tsm3site
[11/21 15:25:05   1155s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2297.3M, EPOCH TIME: 1763718905.269447
[11/21 15:25:05   1155s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 15:25:05   1155s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 15:25:05   1155s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2297.3M, EPOCH TIME: 1763718905.269966
[11/21 15:25:05   1155s] Fast DP-INIT is on for default
[11/21 15:25:05   1155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 15:25:05   1155s] Atter site array init, number of instance map data is 0.
[11/21 15:25:05   1155s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2297.3M, EPOCH TIME: 1763718905.272744
[11/21 15:25:05   1155s] 
[11/21 15:25:05   1155s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:05   1155s] OPERPROF:     Starting CMU at level 3, MEM:2297.3M, EPOCH TIME: 1763718905.274826
[11/21 15:25:05   1155s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2297.3M, EPOCH TIME: 1763718905.275709
[11/21 15:25:05   1155s] 
[11/21 15:25:05   1155s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:05   1155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2297.3M, EPOCH TIME: 1763718905.276398
[11/21 15:25:05   1155s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2297.3M, EPOCH TIME: 1763718905.276442
[11/21 15:25:05   1155s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2297.3M, EPOCH TIME: 1763718905.276479
[11/21 15:25:05   1155s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2297.3MB).
[11/21 15:25:05   1155s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2297.3M, EPOCH TIME: 1763718905.277120
[11/21 15:25:05   1155s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:01.6)
[11/21 15:25:05   1155s]   Leaving CCOpt scope - extractRC...
[11/21 15:25:05   1155s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/21 15:25:05   1155s] Extraction called for design 'DTMF_CHIP' of instances=5726 and nets=8397 using extraction engine 'preRoute' .
[11/21 15:25:05   1155s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:25:05   1155s] RC Extraction called in multi-corner(1) mode.
[11/21 15:25:05   1155s] RCMode: PreRoute
[11/21 15:25:05   1155s]       RC Corner Indexes            0   
[11/21 15:25:05   1155s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:25:05   1155s] Resistance Scaling Factor    : 1.00000 
[11/21 15:25:05   1155s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:25:05   1155s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:25:05   1155s] Shrink Factor                : 1.00000
[11/21 15:25:05   1155s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:25:05   1155s] Using capacitance table file ...
[11/21 15:25:05   1155s] 
[11/21 15:25:05   1155s] Trim Metal Layers:
[11/21 15:25:05   1155s] LayerId::1 widthSet size::4
[11/21 15:25:05   1155s] LayerId::2 widthSet size::4
[11/21 15:25:05   1155s] LayerId::3 widthSet size::4
[11/21 15:25:05   1155s] LayerId::4 widthSet size::4
[11/21 15:25:05   1155s] LayerId::5 widthSet size::4
[11/21 15:25:05   1155s] LayerId::6 widthSet size::3
[11/21 15:25:05   1155s] Updating RC grid for preRoute extraction ...
[11/21 15:25:05   1155s] eee: pegSigSF::1.070000
[11/21 15:25:05   1155s] Initializing multi-corner capacitance tables ... 
[11/21 15:25:05   1155s] Initializing multi-corner resistance tables ...
[11/21 15:25:05   1155s] eee: l::1 avDens::0.084936 usedTrk::1067.007143 availTrk::12562.417107 sigTrk::1067.007143
[11/21 15:25:05   1155s] eee: l::2 avDens::0.166285 usedTrk::1964.819635 availTrk::11815.987339 sigTrk::1964.819635
[11/21 15:25:05   1155s] eee: l::3 avDens::0.163956 usedTrk::3129.016569 availTrk::19084.539097 sigTrk::3129.016569
[11/21 15:25:05   1155s] eee: l::4 avDens::0.076442 usedTrk::1236.233040 availTrk::16172.208946 sigTrk::1236.233040
[11/21 15:25:05   1155s] eee: l::5 avDens::0.031749 usedTrk::131.491468 availTrk::4141.533574 sigTrk::131.491468
[11/21 15:25:05   1155s] eee: l::6 avDens::0.044581 usedTrk::250.556350 availTrk::5620.200915 sigTrk::250.556350
[11/21 15:25:05   1155s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:05   1155s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.260076 uaWl=1.000000 uaWlH=0.190822 aWlH=0.000000 lMod=0 pMax=0.855300 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:25:05   1155s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2297.293M)
[11/21 15:25:05   1155s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/21 15:25:05   1155s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:05   1155s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:25:05   1155s] End AAE Lib Interpolated Model. (MEM=2297.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:05   1155s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:05   1155s]   Clock DAG stats after clustering cong repair call:
[11/21 15:25:05   1155s]     cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:25:05   1155s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:05   1155s]     misc counts      : r=6, pp=0
[11/21 15:25:05   1155s]     cell areas       : b=1357.171um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1357.171um^2
[11/21 15:25:05   1155s]     cell capacitance : b=0.518pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.518pF
[11/21 15:25:05   1155s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:05   1155s]     wire capacitance : top=0.000pF, trunk=0.152pF, leaf=1.057pF, total=1.209pF
[11/21 15:25:05   1155s]     wire lengths     : top=0.000um, trunk=1163.920um, leaf=7865.916um, total=9029.836um
[11/21 15:25:05   1155s]     hp wire lengths  : top=0.000um, trunk=970.860um, leaf=3014.055um, total=3984.915um
[11/21 15:25:05   1155s]   Clock DAG net violations after clustering cong repair call:
[11/21 15:25:05   1155s]     Remaining Transition : {count=6, worst=[0.063ns, 0.057ns, 0.048ns, 0.048ns, 0.041ns, 0.034ns]} avg=0.048ns sd=0.011ns sum=0.290ns
[11/21 15:25:05   1155s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/21 15:25:05   1155s]     Trunk : target=0.398ns count=12 avg=0.259ns sd=0.196ns min=0.051ns max=0.461ns {6 <= 0.239ns, 0 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns} {0 <= 0.418ns, 1 <= 0.438ns, 5 <= 0.478ns, 0 <= 0.597ns, 0 > 0.597ns}
[11/21 15:25:05   1155s]     Leaf  : target=0.398ns count=11 avg=0.169ns sd=0.086ns min=0.043ns max=0.294ns {9 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:05   1155s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/21 15:25:05   1155s]      Bufs: CLKBUFX20: 17 
[11/21 15:25:05   1155s]   Clock DAG hash after clustering cong repair call: 18168508601662293113 16027086839755745598
[11/21 15:25:05   1155s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/21 15:25:05   1155s]     delay calculator: calls=12881, total_wall_time=0.748s, mean_wall_time=0.058ms
[11/21 15:25:05   1155s]     legalizer: calls=1642, total_wall_time=0.096s, mean_wall_time=0.059ms
[11/21 15:25:05   1155s]     steiner router: calls=10358, total_wall_time=0.523s, mean_wall_time=0.050ms
[11/21 15:25:05   1155s]   Primary reporting skew groups after clustering cong repair call:
[11/21 15:25:05   1155s]     skew_group vclk1/common: insertion delay [min=0.660, max=0.736, avg=0.692, sd=0.015], skew [0.076 vs 0.171], 100% {0.660, 0.736} (wid=0.069 ws=0.052) (gid=0.673 gs=0.034)
[11/21 15:25:05   1155s]         min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32/CK
[11/21 15:25:05   1155s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:05   1155s]   Skew group summary after clustering cong repair call:
[11/21 15:25:05   1155s]     skew_group vclk1/common: insertion delay [min=0.660, max=0.736, avg=0.692, sd=0.015], skew [0.076 vs 0.171], 100% {0.660, 0.736} (wid=0.069 ws=0.052) (gid=0.673 gs=0.034)
[11/21 15:25:05   1155s]     skew_group vclk2/common: insertion delay [min=0.191, max=0.500, avg=0.452, sd=0.108], skew [0.310 vs 0.171*], 84.9% {0.492, 0.500} (wid=0.073 ws=0.071) (gid=0.481 gs=0.292)
[11/21 15:25:05   1155s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.8 real=0:00:01.7)
[11/21 15:25:05   1155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1155s] UM:*                                                                   CongRepair After Initial Clustering
[11/21 15:25:05   1155s]   Stage::Clustering done. (took cpu=0:00:01.5 real=0:00:03.2)
[11/21 15:25:05   1155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1155s] UM:*                                                                   Stage::Clustering
[11/21 15:25:05   1155s]   Stage::DRV Fixing...
[11/21 15:25:05   1155s]   Fixing clock tree slew time and max cap violations...
[11/21 15:25:05   1155s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 18168508601662293113 16027086839755745598
[11/21 15:25:05   1155s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/21 15:25:05   1155s]       delay calculator: calls=12881, total_wall_time=0.748s, mean_wall_time=0.058ms
[11/21 15:25:05   1155s]       legalizer: calls=1642, total_wall_time=0.096s, mean_wall_time=0.059ms
[11/21 15:25:05   1155s]       steiner router: calls=10358, total_wall_time=0.523s, mean_wall_time=0.050ms
[11/21 15:25:05   1155s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:05   1155s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/21 15:25:05   1155s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:25:05   1155s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:05   1155s]       misc counts      : r=6, pp=0
[11/21 15:25:05   1155s]       cell areas       : b=1257.379um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1257.379um^2
[11/21 15:25:05   1155s]       cell capacitance : b=0.468pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.468pF
[11/21 15:25:05   1155s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:05   1155s]       wire capacitance : top=0.000pF, trunk=0.152pF, leaf=1.056pF, total=1.208pF
[11/21 15:25:05   1155s]       wire lengths     : top=0.000um, trunk=1160.620um, leaf=7866.046um, total=9026.666um
[11/21 15:25:05   1155s]       hp wire lengths  : top=0.000um, trunk=974.820um, leaf=3014.055um, total=3988.875um
[11/21 15:25:05   1155s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/21 15:25:05   1155s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/21 15:25:05   1155s]       Trunk : target=0.398ns count=12 avg=0.208ns sd=0.142ns min=0.051ns max=0.357ns {6 <= 0.239ns, 0 <= 0.318ns, 6 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:05   1155s]       Leaf  : target=0.398ns count=11 avg=0.173ns sd=0.087ns min=0.043ns max=0.294ns {9 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:05   1155s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/21 15:25:05   1155s]        Bufs: CLKBUFX20: 11 CLKBUFX16: 6 
[11/21 15:25:05   1155s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2338268364031504138 5566884882040454373
[11/21 15:25:05   1155s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/21 15:25:05   1155s]       delay calculator: calls=12960, total_wall_time=0.751s, mean_wall_time=0.058ms
[11/21 15:25:05   1155s]       legalizer: calls=1656, total_wall_time=0.098s, mean_wall_time=0.059ms
[11/21 15:25:05   1155s]       steiner router: calls=10374, total_wall_time=0.524s, mean_wall_time=0.050ms
[11/21 15:25:05   1155s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/21 15:25:05   1155s]       skew_group vclk1/common: insertion delay [min=0.656, max=0.732], skew [0.076 vs 0.171]
[11/21 15:25:05   1155s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32/CK
[11/21 15:25:05   1155s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:05   1155s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/21 15:25:05   1155s]       skew_group vclk1/common: insertion delay [min=0.656, max=0.732], skew [0.076 vs 0.171]
[11/21 15:25:05   1155s]       skew_group vclk2/common: insertion delay [min=0.186, max=0.496], skew [0.310 vs 0.171*]
[11/21 15:25:05   1155s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:05   1155s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:25:05   1155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1155s] UM:*                                                                   Fixing clock tree slew time and max cap violations
[11/21 15:25:05   1155s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/21 15:25:05   1155s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2338268364031504138 5566884882040454373
[11/21 15:25:05   1155s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:25:05   1155s]       delay calculator: calls=12960, total_wall_time=0.751s, mean_wall_time=0.058ms
[11/21 15:25:05   1155s]       legalizer: calls=1656, total_wall_time=0.098s, mean_wall_time=0.059ms
[11/21 15:25:05   1155s]       steiner router: calls=10374, total_wall_time=0.524s, mean_wall_time=0.050ms
[11/21 15:25:05   1155s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:05   1155s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:25:05   1155s]       cell counts      : b=17, i=0, icg=0, dcg=0, l=0, total=17
[11/21 15:25:05   1155s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:05   1155s]       misc counts      : r=6, pp=0
[11/21 15:25:05   1155s]       cell areas       : b=1257.379um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=1257.379um^2
[11/21 15:25:05   1155s]       cell capacitance : b=0.468pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.468pF
[11/21 15:25:05   1155s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:05   1155s]       wire capacitance : top=0.000pF, trunk=0.152pF, leaf=1.056pF, total=1.208pF
[11/21 15:25:05   1155s]       wire lengths     : top=0.000um, trunk=1160.620um, leaf=7866.046um, total=9026.666um
[11/21 15:25:05   1155s]       hp wire lengths  : top=0.000um, trunk=974.820um, leaf=3014.055um, total=3988.875um
[11/21 15:25:05   1155s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/21 15:25:05   1155s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:25:05   1155s]       Trunk : target=0.398ns count=12 avg=0.208ns sd=0.142ns min=0.051ns max=0.357ns {6 <= 0.239ns, 0 <= 0.318ns, 6 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:05   1155s]       Leaf  : target=0.398ns count=11 avg=0.173ns sd=0.087ns min=0.043ns max=0.294ns {9 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:05   1155s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/21 15:25:05   1155s]        Bufs: CLKBUFX20: 11 CLKBUFX16: 6 
[11/21 15:25:05   1155s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2338268364031504138 5566884882040454373
[11/21 15:25:05   1155s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:25:05   1155s]       delay calculator: calls=12960, total_wall_time=0.751s, mean_wall_time=0.058ms
[11/21 15:25:05   1155s]       legalizer: calls=1656, total_wall_time=0.098s, mean_wall_time=0.059ms
[11/21 15:25:05   1155s]       steiner router: calls=10374, total_wall_time=0.524s, mean_wall_time=0.050ms
[11/21 15:25:05   1155s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:25:05   1155s]       skew_group vclk1/common: insertion delay [min=0.656, max=0.732, avg=0.688, sd=0.015], skew [0.076 vs 0.171], 100% {0.656, 0.732} (wid=0.069 ws=0.052) (gid=0.670 gs=0.034)
[11/21 15:25:05   1155s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32/CK
[11/21 15:25:05   1155s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:05   1155s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/21 15:25:05   1155s]       skew_group vclk1/common: insertion delay [min=0.656, max=0.732, avg=0.688, sd=0.015], skew [0.076 vs 0.171], 100% {0.656, 0.732} (wid=0.069 ws=0.052) (gid=0.670 gs=0.034)
[11/21 15:25:05   1155s]       skew_group vclk2/common: insertion delay [min=0.186, max=0.496, avg=0.448, sd=0.108], skew [0.310 vs 0.171*], 84.9% {0.488, 0.496} (wid=0.074 ws=0.073) (gid=0.477 gs=0.292)
[11/21 15:25:05   1155s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:05   1155s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:05   1155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1155s] UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
[11/21 15:25:05   1155s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:05   1155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1155s] UM:*                                                                   Stage::DRV Fixing
[11/21 15:25:05   1155s]   Stage::Insertion Delay Reduction...
[11/21 15:25:05   1155s]   Removing unnecessary root buffering...
[11/21 15:25:05   1155s]     Clock DAG hash before 'Removing unnecessary root buffering': 2338268364031504138 5566884882040454373
[11/21 15:25:05   1155s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/21 15:25:05   1155s]       delay calculator: calls=12960, total_wall_time=0.751s, mean_wall_time=0.058ms
[11/21 15:25:05   1155s]       legalizer: calls=1656, total_wall_time=0.098s, mean_wall_time=0.059ms
[11/21 15:25:05   1155s]       steiner router: calls=10374, total_wall_time=0.524s, mean_wall_time=0.050ms
[11/21 15:25:05   1156s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/21 15:25:05   1156s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:05   1156s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:05   1156s]       misc counts      : r=6, pp=0
[11/21 15:25:05   1156s]       cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
[11/21 15:25:05   1156s]       cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
[11/21 15:25:05   1156s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:05   1156s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=1.096pF, total=1.202pF
[11/21 15:25:05   1156s]       wire lengths     : top=0.000um, trunk=793.240um, leaf=8184.766um, total=8978.006um
[11/21 15:25:05   1156s]       hp wire lengths  : top=0.000um, trunk=606.720um, leaf=3338.245um, total=3944.965um
[11/21 15:25:05   1156s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/21 15:25:05   1156s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/21 15:25:05   1156s]       Trunk : target=0.398ns count=8 avg=0.291ns sd=0.113ns min=0.089ns max=0.395ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:05   1156s]       Leaf  : target=0.398ns count=11 avg=0.191ns sd=0.077ns min=0.067ns max=0.294ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:05   1156s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/21 15:25:05   1156s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
[11/21 15:25:05   1156s]     Clock DAG hash after 'Removing unnecessary root buffering': 3790231601444888771 15917934318819774330
[11/21 15:25:05   1156s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/21 15:25:05   1156s]       delay calculator: calls=13481, total_wall_time=0.776s, mean_wall_time=0.058ms
[11/21 15:25:05   1156s]       legalizer: calls=1714, total_wall_time=0.099s, mean_wall_time=0.058ms
[11/21 15:25:05   1156s]       steiner router: calls=10525, total_wall_time=0.539s, mean_wall_time=0.051ms
[11/21 15:25:05   1156s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/21 15:25:05   1156s]       skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
[11/21 15:25:05   1156s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32/CK
[11/21 15:25:05   1156s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:05   1156s]     Skew group summary after 'Removing unnecessary root buffering':
[11/21 15:25:05   1156s]       skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
[11/21 15:25:05   1156s]       skew_group vclk2/common: insertion delay [min=0.186, max=0.388], skew [0.202 vs 0.171*]
[11/21 15:25:05   1156s]     Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:05   1156s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:25:05   1156s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1156s] UM:*                                                                   Removing unnecessary root buffering
[11/21 15:25:05   1156s]   Removing unconstrained drivers...
[11/21 15:25:05   1156s]     Clock DAG hash before 'Removing unconstrained drivers': 3790231601444888771 15917934318819774330
[11/21 15:25:05   1156s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/21 15:25:05   1156s]       delay calculator: calls=13481, total_wall_time=0.776s, mean_wall_time=0.058ms
[11/21 15:25:05   1156s]       legalizer: calls=1714, total_wall_time=0.099s, mean_wall_time=0.058ms
[11/21 15:25:05   1156s]       steiner router: calls=10525, total_wall_time=0.539s, mean_wall_time=0.051ms
[11/21 15:25:05   1156s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/21 15:25:05   1156s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:05   1156s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:05   1156s]       misc counts      : r=6, pp=0
[11/21 15:25:05   1156s]       cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
[11/21 15:25:05   1156s]       cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
[11/21 15:25:05   1156s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:05   1156s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=1.096pF, total=1.202pF
[11/21 15:25:05   1156s]       wire lengths     : top=0.000um, trunk=793.240um, leaf=8184.766um, total=8978.006um
[11/21 15:25:05   1156s]       hp wire lengths  : top=0.000um, trunk=606.720um, leaf=3338.245um, total=3944.965um
[11/21 15:25:05   1156s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/21 15:25:05   1156s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/21 15:25:05   1156s]       Trunk : target=0.398ns count=8 avg=0.291ns sd=0.113ns min=0.089ns max=0.395ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:05   1156s]       Leaf  : target=0.398ns count=11 avg=0.191ns sd=0.077ns min=0.067ns max=0.294ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:05   1156s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/21 15:25:05   1156s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
[11/21 15:25:05   1156s]     Clock DAG hash after 'Removing unconstrained drivers': 3790231601444888771 15917934318819774330
[11/21 15:25:05   1156s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/21 15:25:05   1156s]       delay calculator: calls=13481, total_wall_time=0.776s, mean_wall_time=0.058ms
[11/21 15:25:05   1156s]       legalizer: calls=1714, total_wall_time=0.099s, mean_wall_time=0.058ms
[11/21 15:25:05   1156s]       steiner router: calls=10525, total_wall_time=0.539s, mean_wall_time=0.051ms
[11/21 15:25:05   1156s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/21 15:25:05   1156s]       skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
[11/21 15:25:05   1156s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32/CK
[11/21 15:25:05   1156s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:05   1156s]     Skew group summary after 'Removing unconstrained drivers':
[11/21 15:25:05   1156s]       skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
[11/21 15:25:05   1156s]       skew_group vclk2/common: insertion delay [min=0.186, max=0.388], skew [0.202 vs 0.171*]
[11/21 15:25:05   1156s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:05   1156s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:05   1156s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1156s] UM:*                                                                   Removing unconstrained drivers
[11/21 15:25:05   1156s]   Reducing insertion delay 1...
[11/21 15:25:05   1156s]     Clock DAG hash before 'Reducing insertion delay 1': 3790231601444888771 15917934318819774330
[11/21 15:25:05   1156s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/21 15:25:05   1156s]       delay calculator: calls=13481, total_wall_time=0.776s, mean_wall_time=0.058ms
[11/21 15:25:05   1156s]       legalizer: calls=1714, total_wall_time=0.099s, mean_wall_time=0.058ms
[11/21 15:25:05   1156s]       steiner router: calls=10525, total_wall_time=0.539s, mean_wall_time=0.051ms
[11/21 15:25:05   1156s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/21 15:25:05   1156s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:05   1156s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:05   1156s]       misc counts      : r=6, pp=0
[11/21 15:25:05   1156s]       cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
[11/21 15:25:05   1156s]       cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
[11/21 15:25:05   1156s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:05   1156s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=1.096pF, total=1.202pF
[11/21 15:25:05   1156s]       wire lengths     : top=0.000um, trunk=793.240um, leaf=8184.766um, total=8978.006um
[11/21 15:25:05   1156s]       hp wire lengths  : top=0.000um, trunk=606.720um, leaf=3338.245um, total=3944.965um
[11/21 15:25:05   1156s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/21 15:25:05   1156s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/21 15:25:05   1156s]       Trunk : target=0.398ns count=8 avg=0.291ns sd=0.113ns min=0.089ns max=0.395ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:05   1156s]       Leaf  : target=0.398ns count=11 avg=0.191ns sd=0.077ns min=0.067ns max=0.294ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:05   1156s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/21 15:25:05   1156s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
[11/21 15:25:05   1156s]     Clock DAG hash after 'Reducing insertion delay 1': 3790231601444888771 15917934318819774330
[11/21 15:25:05   1156s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/21 15:25:05   1156s]       delay calculator: calls=13593, total_wall_time=0.780s, mean_wall_time=0.057ms
[11/21 15:25:05   1156s]       legalizer: calls=1728, total_wall_time=0.099s, mean_wall_time=0.057ms
[11/21 15:25:05   1156s]       steiner router: calls=10555, total_wall_time=0.540s, mean_wall_time=0.051ms
[11/21 15:25:05   1156s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/21 15:25:05   1156s]       skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
[11/21 15:25:05   1156s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32/CK
[11/21 15:25:05   1156s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:05   1156s]     Skew group summary after 'Reducing insertion delay 1':
[11/21 15:25:05   1156s]       skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
[11/21 15:25:05   1156s]       skew_group vclk2/common: insertion delay [min=0.186, max=0.388], skew [0.202 vs 0.171*]
[11/21 15:25:05   1156s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:05   1156s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:05   1156s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:05   1156s] UM:*                                                                   Reducing insertion delay 1
[11/21 15:25:05   1156s]   Removing longest path buffering...
[11/21 15:25:05   1156s]     Clock DAG hash before 'Removing longest path buffering': 3790231601444888771 15917934318819774330
[11/21 15:25:05   1156s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/21 15:25:05   1156s]       delay calculator: calls=13593, total_wall_time=0.780s, mean_wall_time=0.057ms
[11/21 15:25:05   1156s]       legalizer: calls=1728, total_wall_time=0.099s, mean_wall_time=0.057ms
[11/21 15:25:05   1156s]       steiner router: calls=10555, total_wall_time=0.540s, mean_wall_time=0.051ms
[11/21 15:25:06   1156s]     Clock DAG stats after 'Removing longest path buffering':
[11/21 15:25:06   1156s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:06   1156s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:06   1156s]       misc counts      : r=6, pp=0
[11/21 15:25:06   1156s]       cell areas       : b=871.517um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=871.517um^2
[11/21 15:25:06   1156s]       cell capacitance : b=0.319pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.319pF
[11/21 15:25:06   1156s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:06   1156s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=1.096pF, total=1.202pF
[11/21 15:25:06   1156s]       wire lengths     : top=0.000um, trunk=793.240um, leaf=8184.766um, total=8978.006um
[11/21 15:25:06   1156s]       hp wire lengths  : top=0.000um, trunk=606.720um, leaf=3338.245um, total=3944.965um
[11/21 15:25:06   1156s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/21 15:25:06   1156s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/21 15:25:06   1156s]       Trunk : target=0.398ns count=8 avg=0.291ns sd=0.113ns min=0.089ns max=0.395ns {2 <= 0.239ns, 0 <= 0.318ns, 5 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:06   1156s]       Leaf  : target=0.398ns count=11 avg=0.191ns sd=0.077ns min=0.067ns max=0.294ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:06   1156s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/21 15:25:06   1156s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 6 CLKBUFX3: 1 
[11/21 15:25:06   1156s]     Clock DAG hash after 'Removing longest path buffering': 3790231601444888771 15917934318819774330
[11/21 15:25:06   1156s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/21 15:25:06   1156s]       delay calculator: calls=14057, total_wall_time=0.823s, mean_wall_time=0.059ms
[11/21 15:25:06   1156s]       legalizer: calls=1779, total_wall_time=0.101s, mean_wall_time=0.056ms
[11/21 15:25:06   1156s]       steiner router: calls=10680, total_wall_time=0.581s, mean_wall_time=0.054ms
[11/21 15:25:06   1156s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/21 15:25:06   1156s]       skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
[11/21 15:25:06   1156s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32/CK
[11/21 15:25:06   1156s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:06   1156s]     Skew group summary after 'Removing longest path buffering':
[11/21 15:25:06   1156s]       skew_group vclk1/common: insertion delay [min=0.439, max=0.515], skew [0.076 vs 0.171]
[11/21 15:25:06   1156s]       skew_group vclk2/common: insertion delay [min=0.186, max=0.388], skew [0.202 vs 0.171*]
[11/21 15:25:06   1156s]     Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:06   1156s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:25:06   1156s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:06   1156s] UM:*                                                                   Removing longest path buffering
[11/21 15:25:06   1156s]   Reducing insertion delay 2...
[11/21 15:25:06   1156s]     Clock DAG hash before 'Reducing insertion delay 2': 3790231601444888771 15917934318819774330
[11/21 15:25:06   1156s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[11/21 15:25:06   1156s]       delay calculator: calls=14057, total_wall_time=0.823s, mean_wall_time=0.059ms
[11/21 15:25:06   1156s]       legalizer: calls=1779, total_wall_time=0.101s, mean_wall_time=0.056ms
[11/21 15:25:06   1156s]       steiner router: calls=10680, total_wall_time=0.581s, mean_wall_time=0.054ms
[11/21 15:25:06   1157s]     Path optimization required 413 stage delay updates 
[11/21 15:25:06   1157s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/21 15:25:06   1157s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:06   1157s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:06   1157s]       misc counts      : r=6, pp=0
[11/21 15:25:06   1157s]       cell areas       : b=861.538um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=861.538um^2
[11/21 15:25:06   1157s]       cell capacitance : b=0.315pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.315pF
[11/21 15:25:06   1157s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:06   1157s]       wire capacitance : top=0.000pF, trunk=0.087pF, leaf=1.111pF, total=1.198pF
[11/21 15:25:06   1157s]       wire lengths     : top=0.000um, trunk=668.480um, leaf=8284.704um, total=8953.184um
[11/21 15:25:06   1157s]       hp wire lengths  : top=0.000um, trunk=475.380um, leaf=3460.015um, total=3935.395um
[11/21 15:25:06   1157s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/21 15:25:06   1157s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/21 15:25:06   1157s]       Trunk : target=0.398ns count=8 avg=0.283ns sd=0.113ns min=0.084ns max=0.395ns {2 <= 0.239ns, 1 <= 0.318ns, 4 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:06   1157s]       Leaf  : target=0.398ns count=11 avg=0.192ns sd=0.076ns min=0.067ns max=0.288ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:06   1157s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/21 15:25:06   1157s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 5 CLKBUFX12: 1 CLKBUFX3: 1 
[11/21 15:25:06   1157s]     Clock DAG hash after 'Reducing insertion delay 2': 4152859280929469544 17680590438117806433
[11/21 15:25:06   1157s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[11/21 15:25:06   1157s]       delay calculator: calls=14996, total_wall_time=0.886s, mean_wall_time=0.059ms
[11/21 15:25:06   1157s]       legalizer: calls=1987, total_wall_time=0.105s, mean_wall_time=0.053ms
[11/21 15:25:06   1157s]       steiner router: calls=11098, total_wall_time=0.658s, mean_wall_time=0.059ms
[11/21 15:25:06   1157s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/21 15:25:06   1157s]       skew_group vclk1/common: insertion delay [min=0.437, max=0.505, avg=0.473, sd=0.018], skew [0.068 vs 0.171], 100% {0.437, 0.505} (wid=0.066 ws=0.050) (gid=0.455 gs=0.036)
[11/21 15:25:06   1157s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:25:06   1157s]           max path sink: DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1/CK
[11/21 15:25:06   1157s]     Skew group summary after 'Reducing insertion delay 2':
[11/21 15:25:06   1157s]       skew_group vclk1/common: insertion delay [min=0.437, max=0.505, avg=0.473, sd=0.018], skew [0.068 vs 0.171], 100% {0.437, 0.505} (wid=0.066 ws=0.050) (gid=0.455 gs=0.036)
[11/21 15:25:06   1157s]       skew_group vclk2/common: insertion delay [min=0.186, max=0.374, avg=0.341, sd=0.063], skew [0.188 vs 0.171*], 86.2% {0.246, 0.374} (wid=0.074 ws=0.073) (gid=0.350 gs=0.165)
[11/21 15:25:06   1157s]     Legalizer API calls during this step: 208 succeeded with high effort: 208 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:06   1157s]   Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/21 15:25:06   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:06   1157s] UM:*                                                                   Reducing insertion delay 2
[11/21 15:25:06   1157s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.2 real=0:00:01.3)
[11/21 15:25:06   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:06   1157s] UM:*                                                                   Stage::Insertion Delay Reduction
[11/21 15:25:06   1157s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.9 real=0:00:04.7)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   CCOpt::Phase::Construction
[11/21 15:25:07   1157s]   CCOpt::Phase::Implementation...
[11/21 15:25:07   1157s]   Stage::Reducing Power...
[11/21 15:25:07   1157s]   Improving clock tree routing...
[11/21 15:25:07   1157s]     Clock DAG hash before 'Improving clock tree routing': 4152859280929469544 17680590438117806433
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/21 15:25:07   1157s]       delay calculator: calls=14996, total_wall_time=0.886s, mean_wall_time=0.059ms
[11/21 15:25:07   1157s]       legalizer: calls=1987, total_wall_time=0.105s, mean_wall_time=0.053ms
[11/21 15:25:07   1157s]       steiner router: calls=11098, total_wall_time=0.658s, mean_wall_time=0.059ms
[11/21 15:25:07   1157s]     Iteration 1...
[11/21 15:25:07   1157s]     Iteration 1 done.
[11/21 15:25:07   1157s]     Clock DAG stats after 'Improving clock tree routing':
[11/21 15:25:07   1157s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]       misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]       cell areas       : b=861.538um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=861.538um^2
[11/21 15:25:07   1157s]       cell capacitance : b=0.315pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.315pF
[11/21 15:25:07   1157s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]       wire capacitance : top=0.000pF, trunk=0.085pF, leaf=1.111pF, total=1.195pF
[11/21 15:25:07   1157s]       wire lengths     : top=0.000um, trunk=654.240um, leaf=8284.704um, total=8938.944um
[11/21 15:25:07   1157s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/21 15:25:07   1157s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/21 15:25:07   1157s]       Trunk : target=0.398ns count=8 avg=0.283ns sd=0.113ns min=0.084ns max=0.396ns {2 <= 0.239ns, 1 <= 0.318ns, 4 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]       Leaf  : target=0.398ns count=11 avg=0.192ns sd=0.076ns min=0.067ns max=0.288ns {8 <= 0.239ns, 3 <= 0.318ns, 0 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/21 15:25:07   1157s]        Bufs: CLKBUFX20: 6 CLKBUFX16: 5 CLKBUFX12: 1 CLKBUFX3: 1 
[11/21 15:25:07   1157s]     Clock DAG hash after 'Improving clock tree routing': 16905251482012462143 6809110943349253606
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/21 15:25:07   1157s]       delay calculator: calls=15044, total_wall_time=0.889s, mean_wall_time=0.059ms
[11/21 15:25:07   1157s]       legalizer: calls=1994, total_wall_time=0.105s, mean_wall_time=0.053ms
[11/21 15:25:07   1157s]       steiner router: calls=11112, total_wall_time=0.659s, mean_wall_time=0.059ms
[11/21 15:25:07   1157s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.435, max=0.504], skew [0.069 vs 0.171]
[11/21 15:25:07   1157s]           min path sink: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1/CK
[11/21 15:25:07   1157s]           max path sink: DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1/CK
[11/21 15:25:07   1157s]     Skew group summary after 'Improving clock tree routing':
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.435, max=0.504], skew [0.069 vs 0.171]
[11/21 15:25:07   1157s]       skew_group vclk2/common: insertion delay [min=0.186, max=0.374], skew [0.188 vs 0.171*]
[11/21 15:25:07   1157s]     Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:07   1157s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Improving clock tree routing
[11/21 15:25:07   1157s]   Reducing clock tree power 1...
[11/21 15:25:07   1157s]     Clock DAG hash before 'Reducing clock tree power 1': 16905251482012462143 6809110943349253606
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/21 15:25:07   1157s]       delay calculator: calls=15044, total_wall_time=0.889s, mean_wall_time=0.059ms
[11/21 15:25:07   1157s]       legalizer: calls=1994, total_wall_time=0.105s, mean_wall_time=0.053ms
[11/21 15:25:07   1157s]       steiner router: calls=11112, total_wall_time=0.659s, mean_wall_time=0.059ms
[11/21 15:25:07   1157s]     Resizing gates: 
[11/21 15:25:07   1157s]     Legalizer releasing space for clock trees
[11/21 15:25:07   1157s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:25:07   1157s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:07   1157s]     100% 
[11/21 15:25:07   1157s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[11/21 15:25:07   1157s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]       misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]       cell areas       : b=615.384um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=615.384um^2
[11/21 15:25:07   1157s]       cell capacitance : b=0.215pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.215pF
[11/21 15:25:07   1157s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]       wire capacitance : top=0.000pF, trunk=0.083pF, leaf=1.111pF, total=1.194pF
[11/21 15:25:07   1157s]       wire lengths     : top=0.000um, trunk=637.080um, leaf=8289.164um, total=8926.244um
[11/21 15:25:07   1157s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[11/21 15:25:07   1157s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[11/21 15:25:07   1157s]       Trunk : target=0.398ns count=8 avg=0.194ns sd=0.106ns min=0.084ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]       Leaf  : target=0.398ns count=11 avg=0.271ns sd=0.074ns min=0.145ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[11/21 15:25:07   1157s]        Bufs: CLKBUFX20: 2 CLKBUFX16: 2 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 13867159503445635868 13983271110962483837
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[11/21 15:25:07   1157s]       delay calculator: calls=15194, total_wall_time=0.902s, mean_wall_time=0.059ms
[11/21 15:25:07   1157s]       legalizer: calls=2034, total_wall_time=0.106s, mean_wall_time=0.052ms
[11/21 15:25:07   1157s]       steiner router: calls=11148, total_wall_time=0.668s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:07   1157s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:07   1157s]     Skew group summary after reducing clock tree power 1 iteration 1:
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.374], skew [0.120 vs 0.171]
[11/21 15:25:07   1157s]     Resizing gates: 
[11/21 15:25:07   1157s]     Legalizer releasing space for clock trees
[11/21 15:25:07   1157s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:25:07   1157s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:07   1157s]     100% 
[11/21 15:25:07   1157s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[11/21 15:25:07   1157s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]       misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[11/21 15:25:07   1157s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[11/21 15:25:07   1157s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[11/21 15:25:07   1157s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[11/21 15:25:07   1157s]       delay calculator: calls=15278, total_wall_time=0.909s, mean_wall_time=0.059ms
[11/21 15:25:07   1157s]       legalizer: calls=2065, total_wall_time=0.106s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11163, total_wall_time=0.672s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:07   1157s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:07   1157s]     Skew group summary after reducing clock tree power 1 iteration 2:
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
[11/21 15:25:07   1157s]     Resizing gates: 
[11/21 15:25:07   1157s]     Legalizer releasing space for clock trees
[11/21 15:25:07   1157s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:25:07   1157s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:07   1157s]     100% 
[11/21 15:25:07   1157s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/21 15:25:07   1157s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]       misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/21 15:25:07   1157s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/21 15:25:07   1157s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/21 15:25:07   1157s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]     Clock DAG hash after 'Reducing clock tree power 1': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/21 15:25:07   1157s]       delay calculator: calls=15349, total_wall_time=0.916s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]       legalizer: calls=2094, total_wall_time=0.106s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11175, total_wall_time=0.675s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:07   1157s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:07   1157s]     Skew group summary after 'Reducing clock tree power 1':
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
[11/21 15:25:07   1157s]     Legalizer API calls during this step: 100 succeeded with high effort: 100 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:07   1157s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Reducing clock tree power 1
[11/21 15:25:07   1157s]   Reducing clock tree power 2...
[11/21 15:25:07   1157s]     Clock DAG hash before 'Reducing clock tree power 2': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/21 15:25:07   1157s]       delay calculator: calls=15349, total_wall_time=0.916s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]       legalizer: calls=2094, total_wall_time=0.106s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11175, total_wall_time=0.675s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]     Path optimization required 0 stage delay updates 
[11/21 15:25:07   1157s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/21 15:25:07   1157s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]       misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/21 15:25:07   1157s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/21 15:25:07   1157s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/21 15:25:07   1157s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]     Clock DAG hash after 'Reducing clock tree power 2': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/21 15:25:07   1157s]       delay calculator: calls=15349, total_wall_time=0.916s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]       legalizer: calls=2094, total_wall_time=0.106s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11175, total_wall_time=0.675s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528, avg=0.499, sd=0.016], skew [0.065 vs 0.171], 100% {0.463, 0.528} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
[11/21 15:25:07   1157s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:07   1157s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:07   1157s]     Skew group summary after 'Reducing clock tree power 2':
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528, avg=0.499, sd=0.016], skew [0.065 vs 0.171], 100% {0.463, 0.528} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
[11/21 15:25:07   1157s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387, avg=0.362, sd=0.043], skew [0.133 vs 0.171], 100% {0.255, 0.387} (wid=0.076 ws=0.075) (gid=0.365 gs=0.153)
[11/21 15:25:07   1157s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:07   1157s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Reducing clock tree power 2
[11/21 15:25:07   1157s]   Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Stage::Reducing Power
[11/21 15:25:07   1157s]   Stage::Balancing...
[11/21 15:25:07   1157s]   Approximately balancing fragments step...
[11/21 15:25:07   1157s]     Clock DAG hash before 'Approximately balancing fragments step': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/21 15:25:07   1157s]       delay calculator: calls=15349, total_wall_time=0.916s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]       legalizer: calls=2094, total_wall_time=0.106s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11175, total_wall_time=0.675s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]     Resolve constraints - Approximately balancing fragments...
[11/21 15:25:07   1157s]     Resolving skew group constraints...
[11/21 15:25:07   1157s]       Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
[11/21 15:25:07   1157s]     Resolving skew group constraints done.
[11/21 15:25:07   1157s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.2)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Resolve constraints - Approximately balancing fragments
[11/21 15:25:07   1157s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/21 15:25:07   1157s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/21 15:25:07   1157s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
[11/21 15:25:07   1157s]     Approximately balancing fragments...
[11/21 15:25:07   1157s]       Moving gates to improve sub-tree skew...
[11/21 15:25:07   1157s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/21 15:25:07   1157s]           delay calculator: calls=15381, total_wall_time=0.917s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]           legalizer: calls=2094, total_wall_time=0.106s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]           steiner router: calls=11207, total_wall_time=0.676s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]         Tried: 20 Succeeded: 0
[11/21 15:25:07   1157s]         Topology Tried: 0 Succeeded: 0
[11/21 15:25:07   1157s]         0 Succeeded with SS ratio
[11/21 15:25:07   1157s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/21 15:25:07   1157s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/21 15:25:07   1157s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/21 15:25:07   1157s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]           misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]           wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]           hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/21 15:25:07   1157s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/21 15:25:07   1157s]           Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]           Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/21 15:25:07   1157s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/21 15:25:07   1157s]           delay calculator: calls=15381, total_wall_time=0.917s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]           legalizer: calls=2094, total_wall_time=0.106s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]           steiner router: calls=11207, total_wall_time=0.676s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:07   1157s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Moving gates to improve sub-tree skew
[11/21 15:25:07   1157s]       Approximately balancing fragments bottom up...
[11/21 15:25:07   1157s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/21 15:25:07   1157s]           delay calculator: calls=15381, total_wall_time=0.917s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]           legalizer: calls=2094, total_wall_time=0.106s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]           steiner router: calls=11207, total_wall_time=0.676s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:07   1157s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/21 15:25:07   1157s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]           misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]           wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]           hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/21 15:25:07   1157s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/21 15:25:07   1157s]           Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]           Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/21 15:25:07   1157s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/21 15:25:07   1157s]           delay calculator: calls=15452, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]           legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]           steiner router: calls=11219, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:07   1157s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:07   1157s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Approximately balancing fragments bottom up
[11/21 15:25:07   1157s]       Approximately balancing fragments, wire and cell delays...
[11/21 15:25:07   1157s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/21 15:25:07   1157s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/21 15:25:07   1157s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]           misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]           wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]           hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/21 15:25:07   1157s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/21 15:25:07   1157s]           Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]           Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/21 15:25:07   1157s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/21 15:25:07   1157s]           delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]           legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]           steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:07   1157s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/21 15:25:07   1157s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Approximately balancing fragments, wire and cell delays
[11/21 15:25:07   1157s]     Approximately balancing fragments done.
[11/21 15:25:07   1157s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/21 15:25:07   1157s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]       misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/21 15:25:07   1157s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/21 15:25:07   1157s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/21 15:25:07   1157s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]     Clock DAG hash after 'Approximately balancing fragments step': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/21 15:25:07   1157s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:07   1157s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:07   1157s]   Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.4)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Approximately balancing fragments step
[11/21 15:25:07   1157s]   Clock DAG stats after Approximately balancing fragments:
[11/21 15:25:07   1157s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]     misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]     cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]     cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]     wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]     wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]     hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]   Clock DAG net violations after Approximately balancing fragments: none
[11/21 15:25:07   1157s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/21 15:25:07   1157s]     Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]     Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/21 15:25:07   1157s]      Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]   Clock DAG hash after Approximately balancing fragments: 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[11/21 15:25:07   1157s]     delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]     legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]     steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:07   1157s]   Primary reporting skew groups after Approximately balancing fragments:
[11/21 15:25:07   1157s]     skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]         min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:07   1157s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:07   1157s]   Skew group summary after Approximately balancing fragments:
[11/21 15:25:07   1157s]     skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]     skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
[11/21 15:25:07   1157s]   Improving fragments clock skew...
[11/21 15:25:07   1157s]     Clock DAG hash before 'Improving fragments clock skew': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/21 15:25:07   1157s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:07   1157s]     Clock DAG stats after 'Improving fragments clock skew':
[11/21 15:25:07   1157s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:07   1157s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:07   1157s]       misc counts      : r=6, pp=0
[11/21 15:25:07   1157s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:07   1157s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:07   1157s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:07   1157s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:07   1157s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:07   1157s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:07   1157s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/21 15:25:07   1157s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/21 15:25:07   1157s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:07   1157s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:07   1157s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/21 15:25:07   1157s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:07   1157s]     Clock DAG hash after 'Improving fragments clock skew': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/21 15:25:07   1157s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:07   1157s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:07   1157s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:07   1157s]     Skew group summary after 'Improving fragments clock skew':
[11/21 15:25:07   1157s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:07   1157s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
[11/21 15:25:07   1157s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:07   1157s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:07   1157s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:07   1157s] UM:*                                                                   Improving fragments clock skew
[11/21 15:25:07   1157s]   Approximately balancing step...
[11/21 15:25:07   1157s]     Clock DAG hash before 'Approximately balancing step': 11802846992821387847 16056373320897912094
[11/21 15:25:07   1157s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/21 15:25:07   1157s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:07   1157s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:07   1157s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:07   1157s]     Resolve constraints - Approximately balancing...
[11/21 15:25:07   1157s]     Resolving skew group constraints...
[11/21 15:25:07   1157s]       Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
[11/21 15:25:07   1157s]     Resolving skew group constraints done.
[11/21 15:25:08   1157s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Resolve constraints - Approximately balancing
[11/21 15:25:08   1158s]     Approximately balancing...
[11/21 15:25:08   1158s]       Approximately balancing, wire and cell delays...
[11/21 15:25:08   1158s]       Approximately balancing, wire and cell delays, iteration 1...
[11/21 15:25:08   1158s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/21 15:25:08   1158s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:08   1158s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:08   1158s]           misc counts      : r=6, pp=0
[11/21 15:25:08   1158s]           cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:08   1158s]           cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:08   1158s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:08   1158s]           wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:08   1158s]           wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:08   1158s]           hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:08   1158s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/21 15:25:08   1158s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/21 15:25:08   1158s]           Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:08   1158s]           Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:08   1158s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/21 15:25:08   1158s]            Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:08   1158s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/21 15:25:08   1158s]           delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]           legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]           steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/21 15:25:08   1158s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Approximately balancing, wire and cell delays
[11/21 15:25:08   1158s]     Approximately balancing done.
[11/21 15:25:08   1158s]     Clock DAG stats after 'Approximately balancing step':
[11/21 15:25:08   1158s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:08   1158s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:08   1158s]       misc counts      : r=6, pp=0
[11/21 15:25:08   1158s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:08   1158s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:08   1158s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:08   1158s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:08   1158s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:08   1158s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:08   1158s]     Clock DAG net violations after 'Approximately balancing step': none
[11/21 15:25:08   1158s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/21 15:25:08   1158s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:08   1158s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:08   1158s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/21 15:25:08   1158s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:08   1158s]     Clock DAG hash after 'Approximately balancing step': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/21 15:25:08   1158s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Primary reporting skew groups after 'Approximately balancing step':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:08   1158s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:08   1158s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:08   1158s]     Skew group summary after 'Approximately balancing step':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:08   1158s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
[11/21 15:25:08   1158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Approximately balancing step
[11/21 15:25:08   1158s]   Fixing clock tree overload...
[11/21 15:25:08   1158s]     Clock DAG hash before 'Fixing clock tree overload': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[11/21 15:25:08   1158s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:08   1158s]     Clock DAG stats after 'Fixing clock tree overload':
[11/21 15:25:08   1158s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:08   1158s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:08   1158s]       misc counts      : r=6, pp=0
[11/21 15:25:08   1158s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:08   1158s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:08   1158s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:08   1158s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:08   1158s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:08   1158s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:08   1158s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/21 15:25:08   1158s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/21 15:25:08   1158s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:08   1158s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:08   1158s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/21 15:25:08   1158s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:08   1158s]     Clock DAG hash after 'Fixing clock tree overload': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[11/21 15:25:08   1158s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:08   1158s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:08   1158s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:08   1158s]     Skew group summary after 'Fixing clock tree overload':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528], skew [0.065 vs 0.171]
[11/21 15:25:08   1158s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
[11/21 15:25:08   1158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Fixing clock tree overload
[11/21 15:25:08   1158s]   Approximately balancing paths...
[11/21 15:25:08   1158s]     Clock DAG hash before 'Approximately balancing paths': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/21 15:25:08   1158s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Added 0 buffers.
[11/21 15:25:08   1158s]     Clock DAG stats after 'Approximately balancing paths':
[11/21 15:25:08   1158s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:08   1158s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:08   1158s]       misc counts      : r=6, pp=0
[11/21 15:25:08   1158s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:08   1158s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:08   1158s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:08   1158s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:08   1158s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:08   1158s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:08   1158s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/21 15:25:08   1158s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/21 15:25:08   1158s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:08   1158s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:08   1158s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/21 15:25:08   1158s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:08   1158s]     Clock DAG hash after 'Approximately balancing paths': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/21 15:25:08   1158s]       delay calculator: calls=15454, total_wall_time=0.924s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11221, total_wall_time=0.680s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528, avg=0.499, sd=0.016], skew [0.065 vs 0.171], 100% {0.463, 0.528} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
[11/21 15:25:08   1158s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:08   1158s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:08   1158s]     Skew group summary after 'Approximately balancing paths':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.528, avg=0.499, sd=0.016], skew [0.065 vs 0.171], 100% {0.463, 0.528} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
[11/21 15:25:08   1158s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387, avg=0.362, sd=0.043], skew [0.133 vs 0.171], 100% {0.255, 0.387} (wid=0.076 ws=0.075) (gid=0.365 gs=0.153)
[11/21 15:25:08   1158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Approximately balancing paths
[11/21 15:25:08   1158s]   Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.7)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Stage::Balancing
[11/21 15:25:08   1158s]   Stage::Polishing...
[11/21 15:25:08   1158s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:25:08   1158s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]   Clock DAG stats before polishing:
[11/21 15:25:08   1158s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:08   1158s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:08   1158s]     misc counts      : r=6, pp=0
[11/21 15:25:08   1158s]     cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:08   1158s]     cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:08   1158s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:08   1158s]     wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:08   1158s]     wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:08   1158s]     hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:08   1158s]   Clock DAG net violations before polishing: none
[11/21 15:25:08   1158s]   Clock DAG primary half-corner transition distribution before polishing:
[11/21 15:25:08   1158s]     Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:08   1158s]     Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:08   1158s]   Clock DAG library cell distribution before polishing {count}:
[11/21 15:25:08   1158s]      Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:08   1158s]   Clock DAG hash before polishing: 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]   CTS services accumulated run-time stats before polishing:
[11/21 15:25:08   1158s]     delay calculator: calls=15491, total_wall_time=0.925s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]     legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]     steiner router: calls=11240, total_wall_time=0.684s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]   Primary reporting skew groups before polishing:
[11/21 15:25:08   1158s]     skew_group vclk1/common: insertion delay [min=0.463, max=0.527], skew [0.064 vs 0.171]
[11/21 15:25:08   1158s]         min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:08   1158s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:08   1158s]   Skew group summary before polishing:
[11/21 15:25:08   1158s]     skew_group vclk1/common: insertion delay [min=0.463, max=0.527], skew [0.064 vs 0.171]
[11/21 15:25:08   1158s]     skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
[11/21 15:25:08   1158s]   Merging balancing drivers for power...
[11/21 15:25:08   1158s]     Clock DAG hash before 'Merging balancing drivers for power': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/21 15:25:08   1158s]       delay calculator: calls=15491, total_wall_time=0.925s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11240, total_wall_time=0.684s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Tried: 20 Succeeded: 0
[11/21 15:25:08   1158s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/21 15:25:08   1158s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:08   1158s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:08   1158s]       misc counts      : r=6, pp=0
[11/21 15:25:08   1158s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:08   1158s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:08   1158s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:08   1158s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:08   1158s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:08   1158s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:08   1158s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/21 15:25:08   1158s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/21 15:25:08   1158s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:08   1158s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:08   1158s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/21 15:25:08   1158s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:08   1158s]     Clock DAG hash after 'Merging balancing drivers for power': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/21 15:25:08   1158s]       delay calculator: calls=15491, total_wall_time=0.925s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11240, total_wall_time=0.684s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.527], skew [0.064 vs 0.171]
[11/21 15:25:08   1158s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:08   1158s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:08   1158s]     Skew group summary after 'Merging balancing drivers for power':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.527], skew [0.064 vs 0.171]
[11/21 15:25:08   1158s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387], skew [0.133 vs 0.171]
[11/21 15:25:08   1158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Merging balancing drivers for power
[11/21 15:25:08   1158s]   Improving clock skew...
[11/21 15:25:08   1158s]     Clock DAG hash before 'Improving clock skew': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/21 15:25:08   1158s]       delay calculator: calls=15491, total_wall_time=0.925s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11240, total_wall_time=0.684s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Clock DAG stats after 'Improving clock skew':
[11/21 15:25:08   1158s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:08   1158s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:08   1158s]       misc counts      : r=6, pp=0
[11/21 15:25:08   1158s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:08   1158s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:08   1158s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:08   1158s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=1.112pF, total=1.194pF
[11/21 15:25:08   1158s]       wire lengths     : top=0.000um, trunk=635.100um, leaf=8293.764um, total=8928.864um
[11/21 15:25:08   1158s]       hp wire lengths  : top=0.000um, trunk=450.180um, leaf=3460.015um, total=3910.195um
[11/21 15:25:08   1158s]     Clock DAG net violations after 'Improving clock skew': none
[11/21 15:25:08   1158s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/21 15:25:08   1158s]       Trunk : target=0.398ns count=8 avg=0.193ns sd=0.107ns min=0.074ns max=0.354ns {5 <= 0.239ns, 2 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:08   1158s]       Leaf  : target=0.398ns count=11 avg=0.276ns sd=0.067ns min=0.167ns max=0.398ns {3 <= 0.239ns, 5 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:08   1158s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/21 15:25:08   1158s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:08   1158s]     Clock DAG hash after 'Improving clock skew': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/21 15:25:08   1158s]       delay calculator: calls=15491, total_wall_time=0.925s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11240, total_wall_time=0.684s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Primary reporting skew groups after 'Improving clock skew':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.527, avg=0.498, sd=0.016], skew [0.064 vs 0.171], 100% {0.463, 0.527} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
[11/21 15:25:08   1158s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:08   1158s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:08   1158s]     Skew group summary after 'Improving clock skew':
[11/21 15:25:08   1158s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.527, avg=0.498, sd=0.016], skew [0.064 vs 0.171], 100% {0.463, 0.527} (wid=0.063 ws=0.050) (gid=0.481 gs=0.031)
[11/21 15:25:08   1158s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387, avg=0.362, sd=0.043], skew [0.133 vs 0.171], 100% {0.255, 0.387} (wid=0.076 ws=0.075) (gid=0.365 gs=0.152)
[11/21 15:25:08   1158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Improving clock skew
[11/21 15:25:08   1158s]   Moving gates to reduce wire capacitance...
[11/21 15:25:08   1158s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/21 15:25:08   1158s]       delay calculator: calls=15491, total_wall_time=0.925s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]       legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]       steiner router: calls=11240, total_wall_time=0.684s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/21 15:25:08   1158s]     Iteration 1...
[11/21 15:25:08   1158s]       Artificially removing short and long paths...
[11/21 15:25:08   1158s]         Clock DAG hash before 'Artificially removing short and long paths': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/21 15:25:08   1158s]           delay calculator: calls=15491, total_wall_time=0.925s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]           legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]           steiner router: calls=11240, total_wall_time=0.684s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]         For skew_group vclk1/common target band (0.463, 0.527)
[11/21 15:25:08   1158s]         For skew_group vclk2/common target band (0.255, 0.387)
[11/21 15:25:08   1158s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/21 15:25:08   1158s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 11802846992821387847 16056373320897912094
[11/21 15:25:08   1158s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/21 15:25:08   1158s]           delay calculator: calls=15491, total_wall_time=0.925s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]           legalizer: calls=2097, total_wall_time=0.107s, mean_wall_time=0.051ms
[11/21 15:25:08   1158s]           steiner router: calls=11240, total_wall_time=0.684s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]         Legalizer releasing space for clock trees
[11/21 15:25:08   1158s]         Legalizing clock trees...
[11/21 15:25:08   1158s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:08   1158s]         Legalizer API calls during this step: 77 succeeded with high effort: 77 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:08   1158s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/21 15:25:08   1158s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 15870292069532914751 2274752209865292886
[11/21 15:25:08   1158s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/21 15:25:08   1158s]           delay calculator: calls=15581, total_wall_time=0.931s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]           legalizer: calls=2174, total_wall_time=0.108s, mean_wall_time=0.049ms
[11/21 15:25:08   1158s]           steiner router: calls=11283, total_wall_time=0.691s, mean_wall_time=0.061ms
[11/21 15:25:08   1158s]         Moving gates: 
[11/21 15:25:08   1158s]         Legalizer releasing space for clock trees
[11/21 15:25:08   1158s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:25:08   1158s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:08   1158s]         100% 
[11/21 15:25:08   1158s]         Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:25:08   1158s]     Iteration 1 done.
[11/21 15:25:08   1158s]     Iteration 2...
[11/21 15:25:08   1158s]       Artificially removing short and long paths...
[11/21 15:25:08   1158s]         Clock DAG hash before 'Artificially removing short and long paths': 15939941849336303486 5966729542226957511
[11/21 15:25:08   1158s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/21 15:25:08   1158s]           delay calculator: calls=15851, total_wall_time=0.945s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]           legalizer: calls=2356, total_wall_time=0.110s, mean_wall_time=0.047ms
[11/21 15:25:08   1158s]           steiner router: calls=11491, total_wall_time=0.733s, mean_wall_time=0.064ms
[11/21 15:25:08   1158s]         For skew_group vclk1/common target band (0.463, 0.529)
[11/21 15:25:08   1158s]         For skew_group vclk2/common target band (0.255, 0.388)
[11/21 15:25:08   1158s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/21 15:25:08   1158s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 15939941849336303486 5966729542226957511
[11/21 15:25:08   1158s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[11/21 15:25:08   1158s]           delay calculator: calls=15859, total_wall_time=0.946s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]           legalizer: calls=2356, total_wall_time=0.110s, mean_wall_time=0.047ms
[11/21 15:25:08   1158s]           steiner router: calls=11495, total_wall_time=0.733s, mean_wall_time=0.064ms
[11/21 15:25:08   1158s]         Legalizer releasing space for clock trees
[11/21 15:25:08   1158s]         Legalizing clock trees...
[11/21 15:25:08   1158s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:08   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:08   1158s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:08   1158s]         Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:08   1158s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:08   1158s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/21 15:25:08   1158s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 15939941849336303486 5966729542226957511
[11/21 15:25:08   1158s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[11/21 15:25:08   1158s]           delay calculator: calls=15944, total_wall_time=0.951s, mean_wall_time=0.060ms
[11/21 15:25:08   1158s]           legalizer: calls=2423, total_wall_time=0.111s, mean_wall_time=0.046ms
[11/21 15:25:08   1158s]           steiner router: calls=11562, total_wall_time=0.748s, mean_wall_time=0.065ms
[11/21 15:25:08   1158s]         Moving gates: 
[11/21 15:25:08   1158s]         Legalizer releasing space for clock trees
[11/21 15:25:08   1158s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:25:08   1158s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1158s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1158s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:09   1158s]         100% 
[11/21 15:25:09   1158s]         Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1158s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:25:09   1158s]     Iteration 2 done.
[11/21 15:25:09   1158s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/21 15:25:09   1158s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/21 15:25:09   1158s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:09   1158s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:09   1158s]       misc counts      : r=6, pp=0
[11/21 15:25:09   1158s]       cell areas       : b=582.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=582.120um^2
[11/21 15:25:09   1158s]       cell capacitance : b=0.199pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.199pF
[11/21 15:25:09   1158s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:09   1158s]       wire capacitance : top=0.000pF, trunk=0.080pF, leaf=1.102pF, total=1.182pF
[11/21 15:25:09   1158s]       wire lengths     : top=0.000um, trunk=603.680um, leaf=8220.504um, total=8824.184um
[11/21 15:25:09   1158s]       hp wire lengths  : top=0.000um, trunk=425.820um, leaf=3385.135um, total=3810.955um
[11/21 15:25:09   1158s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/21 15:25:09   1158s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/21 15:25:09   1158s]       Trunk : target=0.398ns count=8 avg=0.198ns sd=0.110ns min=0.074ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:09   1158s]       Leaf  : target=0.398ns count=11 avg=0.275ns sd=0.067ns min=0.167ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:09   1158s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/21 15:25:09   1158s]        Bufs: CLKBUFX16: 4 CLKBUFX12: 5 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:09   1158s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 1502997776404604645 18312297955974072012
[11/21 15:25:09   1158s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/21 15:25:09   1158s]       delay calculator: calls=16162, total_wall_time=0.961s, mean_wall_time=0.059ms
[11/21 15:25:09   1158s]       legalizer: calls=2605, total_wall_time=0.114s, mean_wall_time=0.044ms
[11/21 15:25:09   1158s]       steiner router: calls=11754, total_wall_time=0.793s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/21 15:25:09   1159s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
[11/21 15:25:09   1159s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:09   1159s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:09   1159s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/21 15:25:09   1159s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
[11/21 15:25:09   1159s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.387, avg=0.361, sd=0.043], skew [0.133 vs 0.171], 100% {0.255, 0.387} (wid=0.076 ws=0.075) (gid=0.363 gs=0.152)
[11/21 15:25:09   1159s]     Legalizer API calls during this step: 508 succeeded with high effort: 508 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Moving gates to reduce wire capacitance
[11/21 15:25:09   1159s]   Reducing clock tree power 3...
[11/21 15:25:09   1159s]     Clock DAG hash before 'Reducing clock tree power 3': 1502997776404604645 18312297955974072012
[11/21 15:25:09   1159s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/21 15:25:09   1159s]       delay calculator: calls=16162, total_wall_time=0.961s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]       legalizer: calls=2605, total_wall_time=0.114s, mean_wall_time=0.044ms
[11/21 15:25:09   1159s]       steiner router: calls=11754, total_wall_time=0.793s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]     Artificially removing short and long paths...
[11/21 15:25:09   1159s]       Clock DAG hash before 'Artificially removing short and long paths': 1502997776404604645 18312297955974072012
[11/21 15:25:09   1159s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/21 15:25:09   1159s]         delay calculator: calls=16162, total_wall_time=0.961s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]         legalizer: calls=2605, total_wall_time=0.114s, mean_wall_time=0.044ms
[11/21 15:25:09   1159s]         steiner router: calls=11754, total_wall_time=0.793s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]       For skew_group vclk1/common target band (0.463, 0.529)
[11/21 15:25:09   1159s]       For skew_group vclk2/common target band (0.255, 0.387)
[11/21 15:25:09   1159s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]     Initial gate capacitance is (rise=2.380pF fall=2.380pF).
[11/21 15:25:09   1159s]     Resizing gates: 
[11/21 15:25:09   1159s]     Legalizer releasing space for clock trees
[11/21 15:25:09   1159s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/21 15:25:09   1159s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Legalizing clock trees
[11/21 15:25:09   1159s]     100% 
[11/21 15:25:09   1159s]     Stopping in iteration 1: unable to make further power recovery in this step.
[11/21 15:25:09   1159s]     Iteration 1: gate capacitance is (rise=2.377pF fall=2.377pF).
[11/21 15:25:09   1159s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/21 15:25:09   1159s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:09   1159s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:09   1159s]       misc counts      : r=6, pp=0
[11/21 15:25:09   1159s]       cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:09   1159s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:09   1159s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:09   1159s]       wire capacitance : top=0.000pF, trunk=0.080pF, leaf=1.102pF, total=1.182pF
[11/21 15:25:09   1159s]       wire lengths     : top=0.000um, trunk=603.680um, leaf=8220.504um, total=8824.184um
[11/21 15:25:09   1159s]       hp wire lengths  : top=0.000um, trunk=425.820um, leaf=3385.135um, total=3810.955um
[11/21 15:25:09   1159s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/21 15:25:09   1159s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/21 15:25:09   1159s]       Trunk : target=0.398ns count=8 avg=0.197ns sd=0.110ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:09   1159s]       Leaf  : target=0.398ns count=11 avg=0.278ns sd=0.062ns min=0.194ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:09   1159s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/21 15:25:09   1159s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:09   1159s]     Clock DAG hash after 'Reducing clock tree power 3': 17279908057042289963 2374663463165981834
[11/21 15:25:09   1159s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/21 15:25:09   1159s]       delay calculator: calls=16236, total_wall_time=0.968s, mean_wall_time=0.060ms
[11/21 15:25:09   1159s]       legalizer: calls=2634, total_wall_time=0.115s, mean_wall_time=0.044ms
[11/21 15:25:09   1159s]       steiner router: calls=11764, total_wall_time=0.796s, mean_wall_time=0.068ms
[11/21 15:25:09   1159s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/21 15:25:09   1159s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
[11/21 15:25:09   1159s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:09   1159s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:09   1159s]     Skew group summary after 'Reducing clock tree power 3':
[11/21 15:25:09   1159s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
[11/21 15:25:09   1159s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.392, avg=0.366, sd=0.045], skew [0.138 vs 0.171], 100% {0.255, 0.392} (wid=0.076 ws=0.075) (gid=0.377 gs=0.165)
[11/21 15:25:09   1159s]     Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Reducing clock tree power 3
[11/21 15:25:09   1159s]   Improving insertion delay...
[11/21 15:25:09   1159s]     Clock DAG hash before 'Improving insertion delay': 17279908057042289963 2374663463165981834
[11/21 15:25:09   1159s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/21 15:25:09   1159s]       delay calculator: calls=16236, total_wall_time=0.968s, mean_wall_time=0.060ms
[11/21 15:25:09   1159s]       legalizer: calls=2634, total_wall_time=0.115s, mean_wall_time=0.044ms
[11/21 15:25:09   1159s]       steiner router: calls=11764, total_wall_time=0.796s, mean_wall_time=0.068ms
[11/21 15:25:09   1159s]     Clock DAG stats after 'Improving insertion delay':
[11/21 15:25:09   1159s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:09   1159s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:09   1159s]       misc counts      : r=6, pp=0
[11/21 15:25:09   1159s]       cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:09   1159s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:09   1159s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:09   1159s]       wire capacitance : top=0.000pF, trunk=0.080pF, leaf=1.102pF, total=1.182pF
[11/21 15:25:09   1159s]       wire lengths     : top=0.000um, trunk=603.680um, leaf=8220.504um, total=8824.184um
[11/21 15:25:09   1159s]       hp wire lengths  : top=0.000um, trunk=425.820um, leaf=3385.135um, total=3810.955um
[11/21 15:25:09   1159s]     Clock DAG net violations after 'Improving insertion delay': none
[11/21 15:25:09   1159s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/21 15:25:09   1159s]       Trunk : target=0.398ns count=8 avg=0.197ns sd=0.110ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:09   1159s]       Leaf  : target=0.398ns count=11 avg=0.278ns sd=0.062ns min=0.194ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:09   1159s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/21 15:25:09   1159s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:09   1159s]     Clock DAG hash after 'Improving insertion delay': 17279908057042289963 2374663463165981834
[11/21 15:25:09   1159s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/21 15:25:09   1159s]       delay calculator: calls=16678, total_wall_time=0.988s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]       legalizer: calls=2691, total_wall_time=0.116s, mean_wall_time=0.043ms
[11/21 15:25:09   1159s]       steiner router: calls=11894, total_wall_time=0.802s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]     Primary reporting skew groups after 'Improving insertion delay':
[11/21 15:25:09   1159s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
[11/21 15:25:09   1159s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:09   1159s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:09   1159s]     Skew group summary after 'Improving insertion delay':
[11/21 15:25:09   1159s]       skew_group vclk1/common: insertion delay [min=0.463, max=0.529, avg=0.499, sd=0.016], skew [0.066 vs 0.171], 100% {0.463, 0.529} (wid=0.066 ws=0.051) (gid=0.480 gs=0.036)
[11/21 15:25:09   1159s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.392, avg=0.366, sd=0.045], skew [0.138 vs 0.171], 100% {0.255, 0.392} (wid=0.076 ws=0.075) (gid=0.377 gs=0.165)
[11/21 15:25:09   1159s]     Legalizer API calls during this step: 57 succeeded with high effort: 57 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]   Improving insertion delay done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Improving insertion delay
[11/21 15:25:09   1159s]   Wire Opt OverFix...
[11/21 15:25:09   1159s]     Clock DAG hash before 'Wire Opt OverFix': 17279908057042289963 2374663463165981834
[11/21 15:25:09   1159s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/21 15:25:09   1159s]       delay calculator: calls=16678, total_wall_time=0.988s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]       legalizer: calls=2691, total_wall_time=0.116s, mean_wall_time=0.043ms
[11/21 15:25:09   1159s]       steiner router: calls=11894, total_wall_time=0.802s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]     Wire Reduction extra effort...
[11/21 15:25:09   1159s]       Clock DAG hash before 'Wire Reduction extra effort': 17279908057042289963 2374663463165981834
[11/21 15:25:09   1159s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/21 15:25:09   1159s]         delay calculator: calls=16678, total_wall_time=0.988s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]         legalizer: calls=2691, total_wall_time=0.116s, mean_wall_time=0.043ms
[11/21 15:25:09   1159s]         steiner router: calls=11894, total_wall_time=0.802s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/21 15:25:09   1159s]       Artificially removing short and long paths...
[11/21 15:25:09   1159s]         Clock DAG hash before 'Artificially removing short and long paths': 17279908057042289963 2374663463165981834
[11/21 15:25:09   1159s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/21 15:25:09   1159s]           delay calculator: calls=16678, total_wall_time=0.988s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]           legalizer: calls=2691, total_wall_time=0.116s, mean_wall_time=0.043ms
[11/21 15:25:09   1159s]           steiner router: calls=11894, total_wall_time=0.802s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]         For skew_group vclk1/common target band (0.463, 0.529)
[11/21 15:25:09   1159s]         For skew_group vclk2/common target band (0.255, 0.392)
[11/21 15:25:09   1159s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]       Global shorten wires A0...
[11/21 15:25:09   1159s]         Clock DAG hash before 'Global shorten wires A0': 17279908057042289963 2374663463165981834
[11/21 15:25:09   1159s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/21 15:25:09   1159s]           delay calculator: calls=16678, total_wall_time=0.988s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]           legalizer: calls=2691, total_wall_time=0.116s, mean_wall_time=0.043ms
[11/21 15:25:09   1159s]           steiner router: calls=11894, total_wall_time=0.802s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]         Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]       Move For Wirelength - core...
[11/21 15:25:09   1159s]         Clock DAG hash before 'Move For Wirelength - core': 17279908057042289963 2374663463165981834
[11/21 15:25:09   1159s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/21 15:25:09   1159s]           delay calculator: calls=16693, total_wall_time=0.989s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]           legalizer: calls=2702, total_wall_time=0.116s, mean_wall_time=0.043ms
[11/21 15:25:09   1159s]           steiner router: calls=11902, total_wall_time=0.803s, mean_wall_time=0.067ms
[11/21 15:25:09   1159s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=2, computed=11, moveTooSmall=17, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=24, accepted=3
[11/21 15:25:09   1159s]         Max accepted move=58.200um, total accepted move=119.040um, average move=39.680um
[11/21 15:25:09   1159s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=3, computed=10, moveTooSmall=17, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=31, accepted=1
[11/21 15:25:09   1159s]         Max accepted move=60.000um, total accepted move=60.000um, average move=60.000um
[11/21 15:25:09   1159s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=3, computed=10, moveTooSmall=20, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=30, accepted=0
[11/21 15:25:09   1159s]         Max accepted move=0.000um, total accepted move=0.000um
[11/21 15:25:09   1159s]         Legalizer API calls during this step: 104 succeeded with high effort: 104 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:25:09   1159s]       Global shorten wires A1...
[11/21 15:25:09   1159s]         Clock DAG hash before 'Global shorten wires A1': 1729941020787556036 9164986322598935821
[11/21 15:25:09   1159s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/21 15:25:09   1159s]           delay calculator: calls=16889, total_wall_time=1.002s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]           legalizer: calls=2806, total_wall_time=0.118s, mean_wall_time=0.042ms
[11/21 15:25:09   1159s]           steiner router: calls=12134, total_wall_time=0.851s, mean_wall_time=0.070ms
[11/21 15:25:09   1159s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]       Move For Wirelength - core...
[11/21 15:25:09   1159s]         Clock DAG hash before 'Move For Wirelength - core': 1729941020787556036 9164986322598935821
[11/21 15:25:09   1159s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/21 15:25:09   1159s]           delay calculator: calls=16899, total_wall_time=1.002s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]           legalizer: calls=2816, total_wall_time=0.118s, mean_wall_time=0.042ms
[11/21 15:25:09   1159s]           steiner router: calls=12146, total_wall_time=0.851s, mean_wall_time=0.070ms
[11/21 15:25:09   1159s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=13, computed=0, moveTooSmall=15, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[11/21 15:25:09   1159s]         Max accepted move=0.000um, total accepted move=0.000um
[11/21 15:25:09   1159s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]       Global shorten wires B...
[11/21 15:25:09   1159s]         Clock DAG hash before 'Global shorten wires B': 1729941020787556036 9164986322598935821
[11/21 15:25:09   1159s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/21 15:25:09   1159s]           delay calculator: calls=16899, total_wall_time=1.002s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]           legalizer: calls=2816, total_wall_time=0.118s, mean_wall_time=0.042ms
[11/21 15:25:09   1159s]           steiner router: calls=12148, total_wall_time=0.851s, mean_wall_time=0.070ms
[11/21 15:25:09   1159s]         Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]       Move For Wirelength - branch...
[11/21 15:25:09   1159s]         Clock DAG hash before 'Move For Wirelength - branch': 1729941020787556036 9164986322598935821
[11/21 15:25:09   1159s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/21 15:25:09   1159s]           delay calculator: calls=16934, total_wall_time=1.004s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]           legalizer: calls=2864, total_wall_time=0.119s, mean_wall_time=0.042ms
[11/21 15:25:09   1159s]           steiner router: calls=12188, total_wall_time=0.859s, mean_wall_time=0.070ms
[11/21 15:25:09   1159s]         Move for wirelength. considered=19, filtered=19, permitted=13, cannotCompute=0, computed=13, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=0
[11/21 15:25:09   1159s]         Max accepted move=0.000um, total accepted move=0.000um
[11/21 15:25:09   1159s]         Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/21 15:25:09   1159s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/21 15:25:09   1159s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:09   1159s]         sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:09   1159s]         misc counts      : r=6, pp=0
[11/21 15:25:09   1159s]         cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:09   1159s]         cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:09   1159s]         sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:09   1159s]         wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.103pF, total=1.180pF
[11/21 15:25:09   1159s]         wire lengths     : top=0.000um, trunk=581.620um, leaf=8221.245um, total=8802.865um
[11/21 15:25:09   1159s]         hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:09   1159s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/21 15:25:09   1159s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/21 15:25:09   1159s]         Trunk : target=0.398ns count=8 avg=0.197ns sd=0.110ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:09   1159s]         Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.064ns min=0.194ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:09   1159s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/21 15:25:09   1159s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:09   1159s]       Clock DAG hash after 'Wire Reduction extra effort': 1729941020787556036 9164986322598935821
[11/21 15:25:09   1159s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/21 15:25:09   1159s]         delay calculator: calls=16939, total_wall_time=1.005s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]         legalizer: calls=2877, total_wall_time=0.119s, mean_wall_time=0.041ms
[11/21 15:25:09   1159s]         steiner router: calls=12190, total_wall_time=0.860s, mean_wall_time=0.071ms
[11/21 15:25:09   1159s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/21 15:25:09   1159s]         skew_group vclk1/common: insertion delay [min=0.461, max=0.531, avg=0.495, sd=0.014], skew [0.071 vs 0.171], 100% {0.461, 0.531} (wid=0.063 ws=0.050) (gid=0.469 gs=0.026)
[11/21 15:25:09   1159s]             min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:09   1159s]             max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:09   1159s]       Skew group summary after 'Wire Reduction extra effort':
[11/21 15:25:09   1159s]         skew_group vclk1/common: insertion delay [min=0.461, max=0.531, avg=0.495, sd=0.014], skew [0.071 vs 0.171], 100% {0.461, 0.531} (wid=0.063 ws=0.050) (gid=0.469 gs=0.026)
[11/21 15:25:09   1159s]         skew_group vclk2/common: insertion delay [min=0.255, max=0.391, avg=0.366, sd=0.045], skew [0.137 vs 0.171], 100% {0.255, 0.391} (wid=0.076 ws=0.075) (gid=0.378 gs=0.167)
[11/21 15:25:09   1159s]       Legalizer API calls during this step: 186 succeeded with high effort: 186 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]     Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Wire Reduction extra effort
[11/21 15:25:09   1159s]     Optimizing orientation...
[11/21 15:25:09   1159s]     FlipOpt...
[11/21 15:25:09   1159s]     Disconnecting clock tree from netlist...
[11/21 15:25:09   1159s]     Disconnecting clock tree from netlist done.
[11/21 15:25:09   1159s]     Performing Single Threaded FlipOpt
[11/21 15:25:09   1159s]     Optimizing orientation on clock cells...
[11/21 15:25:09   1159s]       Orientation Wirelength Optimization: Attempted = 20 , Succeeded = 0 , Constraints Broken = 13 , CannotMove = 7 , Illegal = 0 , Other = 0
[11/21 15:25:09   1159s]     Optimizing orientation on clock cells done.
[11/21 15:25:09   1159s]     Resynthesising clock tree into netlist...
[11/21 15:25:09   1159s]       Reset timing graph...
[11/21 15:25:09   1159s] Ignoring AAE DB Resetting ...
[11/21 15:25:09   1159s]       Reset timing graph done.
[11/21 15:25:09   1159s]     Resynthesising clock tree into netlist done.
[11/21 15:25:09   1159s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   FlipOpt
[11/21 15:25:09   1159s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Optimizing orientation
[11/21 15:25:09   1159s] End AAE Lib Interpolated Model. (MEM=2338.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:09   1159s]     Clock DAG stats after 'Wire Opt OverFix':
[11/21 15:25:09   1159s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:09   1159s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:09   1159s]       misc counts      : r=6, pp=0
[11/21 15:25:09   1159s]       cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:09   1159s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:09   1159s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:09   1159s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.103pF, total=1.180pF
[11/21 15:25:09   1159s]       wire lengths     : top=0.000um, trunk=581.620um, leaf=8221.245um, total=8802.865um
[11/21 15:25:09   1159s]       hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:09   1159s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/21 15:25:09   1159s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/21 15:25:09   1159s]       Trunk : target=0.398ns count=8 avg=0.197ns sd=0.110ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:09   1159s]       Leaf  : target=0.398ns count=11 avg=0.279ns sd=0.064ns min=0.194ns max=0.392ns {4 <= 0.239ns, 4 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:09   1159s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/21 15:25:09   1159s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:09   1159s]     Clock DAG hash after 'Wire Opt OverFix': 1729941020787556036 9164986322598935821
[11/21 15:25:09   1159s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/21 15:25:09   1159s]       delay calculator: calls=16976, total_wall_time=1.007s, mean_wall_time=0.059ms
[11/21 15:25:09   1159s]       legalizer: calls=2877, total_wall_time=0.119s, mean_wall_time=0.041ms
[11/21 15:25:09   1159s]       steiner router: calls=12242, total_wall_time=0.870s, mean_wall_time=0.071ms
[11/21 15:25:09   1159s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/21 15:25:09   1159s]       skew_group vclk1/common: insertion delay [min=0.461, max=0.531, avg=0.495, sd=0.014], skew [0.071 vs 0.171], 100% {0.461, 0.531} (wid=0.063 ws=0.050) (gid=0.469 gs=0.026)
[11/21 15:25:09   1159s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:09   1159s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:09   1159s]     Skew group summary after 'Wire Opt OverFix':
[11/21 15:25:09   1159s]       skew_group vclk1/common: insertion delay [min=0.461, max=0.531, avg=0.495, sd=0.014], skew [0.071 vs 0.171], 100% {0.461, 0.531} (wid=0.063 ws=0.050) (gid=0.469 gs=0.026)
[11/21 15:25:09   1159s]       skew_group vclk2/common: insertion delay [min=0.255, max=0.391, avg=0.366, sd=0.045], skew [0.137 vs 0.171], 100% {0.255, 0.391} (wid=0.076 ws=0.075) (gid=0.378 gs=0.167)
[11/21 15:25:09   1159s]     Legalizer API calls during this step: 186 succeeded with high effort: 186 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:09   1159s]   Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Wire Opt OverFix
[11/21 15:25:09   1159s]   Total capacitance is (rise=3.557pF fall=3.557pF), of which (rise=1.180pF fall=1.180pF) is wire, and (rise=2.377pF fall=2.377pF) is gate.
[11/21 15:25:09   1159s]   Stage::Polishing done. (took cpu=0:00:01.6 real=0:00:01.7)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Stage::Polishing
[11/21 15:25:09   1159s]   Stage::Updating netlist...
[11/21 15:25:09   1159s]   Reset timing graph...
[11/21 15:25:09   1159s] Ignoring AAE DB Resetting ...
[11/21 15:25:09   1159s]   Reset timing graph done.
[11/21 15:25:09   1159s]   Setting non-default rules before calling refine place.
[11/21 15:25:09   1159s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:25:09   1159s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2338.5M, EPOCH TIME: 1763718909.883357
[11/21 15:25:09   1159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:717).
[11/21 15:25:09   1159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:09   1159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:09   1159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:09   1159s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:2293.5M, EPOCH TIME: 1763718909.894848
[11/21 15:25:09   1159s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]   Leaving CCOpt scope - ClockRefiner...
[11/21 15:25:09   1159s]   Assigned high priority to 13 instances.
[11/21 15:25:09   1159s]   Soft fixed 13 clock instances.
[11/21 15:25:09   1159s]   Performing Clock Only Refine Place.
[11/21 15:25:09   1159s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/21 15:25:09   1159s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2293.5M, EPOCH TIME: 1763718909.896546
[11/21 15:25:09   1159s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2293.5M, EPOCH TIME: 1763718909.896620
[11/21 15:25:09   1159s] Processing tracks to init pin-track alignment.
[11/21 15:25:09   1159s] z: 2, totalTracks: 1
[11/21 15:25:09   1159s] z: 4, totalTracks: 1
[11/21 15:25:09   1159s] z: 6, totalTracks: 1
[11/21 15:25:09   1159s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:09   1159s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2293.5M, EPOCH TIME: 1763718909.902176
[11/21 15:25:09   1159s] Info: 13 insts are soft-fixed.
[11/21 15:25:09   1159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:09   1159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:09   1159s] 
[11/21 15:25:09   1159s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:09   1159s] # Found 3 fixed insts to be non-legal.
[11/21 15:25:09   1159s] OPERPROF:       Starting CMU at level 4, MEM:2293.5M, EPOCH TIME: 1763718909.914641
[11/21 15:25:09   1159s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2293.5M, EPOCH TIME: 1763718909.915695
[11/21 15:25:09   1159s] 
[11/21 15:25:09   1159s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:09   1159s] Info: 13 insts are soft-fixed.
[11/21 15:25:09   1159s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.014, MEM:2293.5M, EPOCH TIME: 1763718909.916476
[11/21 15:25:09   1159s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2293.5M, EPOCH TIME: 1763718909.916514
[11/21 15:25:09   1159s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2293.5M, EPOCH TIME: 1763718909.916550
[11/21 15:25:09   1159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2293.5MB).
[11/21 15:25:09   1159s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.021, MEM:2293.5M, EPOCH TIME: 1763718909.917218
[11/21 15:25:09   1159s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.021, MEM:2293.5M, EPOCH TIME: 1763718909.917255
[11/21 15:25:09   1159s] TDRefine: refinePlace mode is spiral
[11/21 15:25:09   1159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.8
[11/21 15:25:09   1159s] OPERPROF: Starting RefinePlace at level 1, MEM:2293.5M, EPOCH TIME: 1763718909.917301
[11/21 15:25:09   1159s] *** Starting refinePlace (0:19:20 mem=2293.5M) ***
[11/21 15:25:09   1159s] Total net bbox length = 2.538e+05 (1.217e+05 1.321e+05) (ext = 2.831e+04)
[11/21 15:25:09   1159s] 
[11/21 15:25:09   1159s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:09   1159s] Info: 13 insts are soft-fixed.
[11/21 15:25:09   1159s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:09   1159s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:09   1159s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:09   1159s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2293.5M, EPOCH TIME: 1763718909.924704
[11/21 15:25:09   1159s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2293.5M, EPOCH TIME: 1763718909.925165
[11/21 15:25:09   1159s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:09   1159s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:09   1159s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2293.5M, EPOCH TIME: 1763718909.926311
[11/21 15:25:09   1159s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2293.5M, EPOCH TIME: 1763718909.926772
[11/21 15:25:09   1159s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2293.5M, EPOCH TIME: 1763718909.926817
[11/21 15:25:09   1159s] Starting refinePlace ...
[11/21 15:25:09   1159s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:09   1159s] One DDP V2 for no tweak run.
[11/21 15:25:09   1159s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:09   1159s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2293.5MB
[11/21 15:25:09   1159s] Statistics of distance of Instance movement in refine placement:
[11/21 15:25:09   1159s]   maximum (X+Y) =         0.00 um
[11/21 15:25:09   1159s]   mean    (X+Y) =         0.00 um
[11/21 15:25:09   1159s] Summary Report:
[11/21 15:25:09   1159s] Instances move: 0 (out of 5641 movable)
[11/21 15:25:09   1159s] Instances flipped: 0
[11/21 15:25:09   1159s] Mean displacement: 0.00 um
[11/21 15:25:09   1159s] Max displacement: 0.00 um 
[11/21 15:25:09   1159s] Total instances moved : 0
[11/21 15:25:09   1159s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:2293.5M, EPOCH TIME: 1763718909.929187
[11/21 15:25:09   1159s] Total net bbox length = 2.538e+05 (1.217e+05 1.321e+05) (ext = 2.831e+04)
[11/21 15:25:09   1159s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2293.5MB
[11/21 15:25:09   1159s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2293.5MB) @(0:19:20 - 0:19:20).
[11/21 15:25:09   1159s] *** Finished refinePlace (0:19:20 mem=2293.5M) ***
[11/21 15:25:09   1159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.8
[11/21 15:25:09   1159s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:2293.5M, EPOCH TIME: 1763718909.930793
[11/21 15:25:09   1159s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2293.5M, EPOCH TIME: 1763718909.930833
[11/21 15:25:09   1159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:09   1159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:09   1159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:09   1159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:09   1159s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:2293.5M, EPOCH TIME: 1763718909.939949
[11/21 15:25:09   1159s]   ClockRefiner summary
[11/21 15:25:09   1159s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 565).
[11/21 15:25:09   1159s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[11/21 15:25:09   1159s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 546).
[11/21 15:25:09   1159s]   Restoring pStatusCts on 13 clock instances.
[11/21 15:25:09   1159s]   Revert refine place priority changes on 0 instances.
[11/21 15:25:09   1159s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:09   1159s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   Stage::Updating netlist
[11/21 15:25:09   1159s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.8 real=0:00:02.9)
[11/21 15:25:09   1159s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:09   1159s] UM:*                                                                   CCOpt::Phase::Implementation
[11/21 15:25:09   1159s]   CCOpt::Phase::eGRPC...
[11/21 15:25:09   1159s]   eGR Post Conditioning loop iteration 0...
[11/21 15:25:09   1159s]     Clock implementation routing...
[11/21 15:25:09   1159s]       Leaving CCOpt scope - Routing Tools...
[11/21 15:25:09   1159s] Net route status summary:
[11/21 15:25:09   1159s]   Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:09   1159s]   Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:10   1159s]       Routing using eGR only...
[11/21 15:25:10   1159s]         Early Global Route - eGR only step...
[11/21 15:25:10   1159s] (ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
[11/21 15:25:10   1159s] (ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
[11/21 15:25:10   1159s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:25:10   1159s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:25:10   1159s] (ccopt eGR): Start to route 19 all nets
[11/21 15:25:10   1160s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2293.50 MB )
[11/21 15:25:10   1160s] (I)      ==================== Layers =====================
[11/21 15:25:10   1160s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:10   1160s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:25:10   1160s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:10   1160s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:25:10   1160s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:25:10   1160s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:25:10   1160s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:25:10   1160s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:25:10   1160s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:25:10   1160s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:25:10   1160s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:25:10   1160s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:25:10   1160s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:25:10   1160s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:25:10   1160s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:10   1160s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:25:10   1160s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:10   1160s] (I)      Started Import and model ( Curr Mem: 2293.50 MB )
[11/21 15:25:10   1160s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:10   1160s] (I)      == Non-default Options ==
[11/21 15:25:10   1160s] (I)      Clean congestion better                            : true
[11/21 15:25:10   1160s] (I)      Estimate vias on DPT layer                         : true
[11/21 15:25:10   1160s] (I)      Clean congestion layer assignment rounds           : 3
[11/21 15:25:10   1160s] (I)      Layer constraints as soft constraints              : true
[11/21 15:25:10   1160s] (I)      Soft top layer                                     : true
[11/21 15:25:10   1160s] (I)      Skip prospective layer relax nets                  : true
[11/21 15:25:10   1160s] (I)      Better NDR handling                                : true
[11/21 15:25:10   1160s] (I)      Improved NDR modeling in LA                        : true
[11/21 15:25:10   1160s] (I)      Routing cost fix for NDR handling                  : true
[11/21 15:25:10   1160s] (I)      Block tracks for preroutes                         : true
[11/21 15:25:10   1160s] (I)      Assign IRoute by net group key                     : true
[11/21 15:25:10   1160s] (I)      Block unroutable channels                          : true
[11/21 15:25:10   1160s] (I)      Block unroutable channels 3D                       : true
[11/21 15:25:10   1160s] (I)      Bound layer relaxed segment wl                     : true
[11/21 15:25:10   1160s] (I)      Blocked pin reach length threshold                 : 2
[11/21 15:25:10   1160s] (I)      Check blockage within NDR space in TA              : true
[11/21 15:25:10   1160s] (I)      Skip must join for term with via pillar            : true
[11/21 15:25:10   1160s] (I)      Model find APA for IO pin                          : true
[11/21 15:25:10   1160s] (I)      On pin location for off pin term                   : true
[11/21 15:25:10   1160s] (I)      Handle EOL spacing                                 : true
[11/21 15:25:10   1160s] (I)      Merge PG vias by gap                               : true
[11/21 15:25:10   1160s] (I)      Maximum routing layer                              : 6
[11/21 15:25:10   1160s] (I)      Route selected nets only                           : true
[11/21 15:25:10   1160s] (I)      Refine MST                                         : true
[11/21 15:25:10   1160s] (I)      Honor PRL                                          : true
[11/21 15:25:10   1160s] (I)      Strong congestion aware                            : true
[11/21 15:25:10   1160s] (I)      Improved initial location for IRoutes              : true
[11/21 15:25:10   1160s] (I)      Multi panel TA                                     : true
[11/21 15:25:10   1160s] (I)      Penalize wire overlap                              : true
[11/21 15:25:10   1160s] (I)      Expand small instance blockage                     : true
[11/21 15:25:10   1160s] (I)      Reduce via in TA                                   : true
[11/21 15:25:10   1160s] (I)      SS-aware routing                                   : true
[11/21 15:25:10   1160s] (I)      Improve tree edge sharing                          : true
[11/21 15:25:10   1160s] (I)      Improve 2D via estimation                          : true
[11/21 15:25:10   1160s] (I)      Refine Steiner tree                                : true
[11/21 15:25:10   1160s] (I)      Build spine tree                                   : true
[11/21 15:25:10   1160s] (I)      Model pass through capacity                        : true
[11/21 15:25:10   1160s] (I)      Extend blockages by a half GCell                   : true
[11/21 15:25:10   1160s] (I)      Consider pin shapes                                : true
[11/21 15:25:10   1160s] (I)      Consider pin shapes for all nodes                  : true
[11/21 15:25:10   1160s] (I)      Consider NR APA                                    : true
[11/21 15:25:10   1160s] (I)      Consider IO pin shape                              : true
[11/21 15:25:10   1160s] (I)      Fix pin connection bug                             : true
[11/21 15:25:10   1160s] (I)      Consider layer RC for local wires                  : true
[11/21 15:25:10   1160s] (I)      Route to clock mesh pin                            : true
[11/21 15:25:10   1160s] (I)      LA-aware pin escape length                         : 2
[11/21 15:25:10   1160s] (I)      Connect multiple ports                             : true
[11/21 15:25:10   1160s] (I)      Split for must join                                : true
[11/21 15:25:10   1160s] (I)      Number of threads                                  : 1
[11/21 15:25:10   1160s] (I)      Routing effort level                               : 10000
[11/21 15:25:10   1160s] (I)      Prefer layer length threshold                      : 8
[11/21 15:25:10   1160s] (I)      Overflow penalty cost                              : 10
[11/21 15:25:10   1160s] (I)      A-star cost                                        : 0.300000
[11/21 15:25:10   1160s] (I)      Misalignment cost                                  : 10.000000
[11/21 15:25:10   1160s] (I)      Threshold for short IRoute                         : 6
[11/21 15:25:10   1160s] (I)      Via cost during post routing                       : 1.000000
[11/21 15:25:10   1160s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/21 15:25:10   1160s] (I)      Source-to-sink ratio                               : 0.300000
[11/21 15:25:10   1160s] (I)      Scenic ratio bound                                 : 3.000000
[11/21 15:25:10   1160s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/21 15:25:10   1160s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/21 15:25:10   1160s] (I)      PG-aware similar topology routing                  : true
[11/21 15:25:10   1160s] (I)      Maze routing via cost fix                          : true
[11/21 15:25:10   1160s] (I)      Apply PRL on PG terms                              : true
[11/21 15:25:10   1160s] (I)      Apply PRL on obs objects                           : true
[11/21 15:25:10   1160s] (I)      Handle range-type spacing rules                    : true
[11/21 15:25:10   1160s] (I)      PG gap threshold multiplier                        : 10.000000
[11/21 15:25:10   1160s] (I)      Parallel spacing query fix                         : true
[11/21 15:25:10   1160s] (I)      Force source to root IR                            : true
[11/21 15:25:10   1160s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/21 15:25:10   1160s] (I)      Do not relax to DPT layer                          : true
[11/21 15:25:10   1160s] (I)      No DPT in post routing                             : true
[11/21 15:25:10   1160s] (I)      Modeling PG via merging fix                        : true
[11/21 15:25:10   1160s] (I)      Shield aware TA                                    : true
[11/21 15:25:10   1160s] (I)      Strong shield aware TA                             : true
[11/21 15:25:10   1160s] (I)      Overflow calculation fix in LA                     : true
[11/21 15:25:10   1160s] (I)      Post routing fix                                   : true
[11/21 15:25:10   1160s] (I)      Strong post routing                                : true
[11/21 15:25:10   1160s] (I)      Access via pillar from top                         : true
[11/21 15:25:10   1160s] (I)      NDR via pillar fix                                 : true
[11/21 15:25:10   1160s] (I)      Violation on path threshold                        : 1
[11/21 15:25:10   1160s] (I)      Pass through capacity modeling                     : true
[11/21 15:25:10   1160s] (I)      Select the non-relaxed segments in post routing stage : true
[11/21 15:25:10   1160s] (I)      Select term pin box for io pin                     : true
[11/21 15:25:10   1160s] (I)      Penalize NDR sharing                               : true
[11/21 15:25:10   1160s] (I)      Enable special modeling                            : false
[11/21 15:25:10   1160s] (I)      Keep fixed segments                                : true
[11/21 15:25:10   1160s] (I)      Reorder net groups by key                          : true
[11/21 15:25:10   1160s] (I)      Increase net scenic ratio                          : true
[11/21 15:25:10   1160s] (I)      Method to set GCell size                           : row
[11/21 15:25:10   1160s] (I)      Connect multiple ports and must join fix           : true
[11/21 15:25:10   1160s] (I)      Avoid high resistance layers                       : true
[11/21 15:25:10   1160s] (I)      Model find APA for IO pin fix                      : true
[11/21 15:25:10   1160s] (I)      Avoid connecting non-metal layers                  : true
[11/21 15:25:10   1160s] (I)      Use track pitch for NDR                            : true
[11/21 15:25:10   1160s] (I)      Enable layer relax to lower layer                  : true
[11/21 15:25:10   1160s] (I)      Enable layer relax to upper layer                  : true
[11/21 15:25:10   1160s] (I)      Top layer relaxation fix                           : true
[11/21 15:25:10   1160s] (I)      Handle non-default track width                     : false
[11/21 15:25:10   1160s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:25:10   1160s] (I)      Use row-based GCell size
[11/21 15:25:10   1160s] (I)      Use row-based GCell align
[11/21 15:25:10   1160s] (I)      layer 0 area = 0
[11/21 15:25:10   1160s] (I)      layer 1 area = 0
[11/21 15:25:10   1160s] (I)      layer 2 area = 0
[11/21 15:25:10   1160s] (I)      layer 3 area = 0
[11/21 15:25:10   1160s] (I)      layer 4 area = 0
[11/21 15:25:10   1160s] (I)      layer 5 area = 0
[11/21 15:25:10   1160s] (I)      GCell unit size   : 10080
[11/21 15:25:10   1160s] (I)      GCell multiplier  : 1
[11/21 15:25:10   1160s] (I)      GCell row height  : 10080
[11/21 15:25:10   1160s] (I)      Actual row height : 10080
[11/21 15:25:10   1160s] (I)      GCell align ref   : 670560 670880
[11/21 15:25:10   1160s] [NR-eGR] Track table information for default rule: 
[11/21 15:25:10   1160s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:25:10   1160s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:25:10   1160s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:25:10   1160s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:25:10   1160s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:25:10   1160s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:25:10   1160s] (I)      ================ Default via ================
[11/21 15:25:10   1160s] (I)      +---+------------------+--------------------+
[11/21 15:25:10   1160s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:25:10   1160s] (I)      +---+------------------+--------------------+
[11/21 15:25:10   1160s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:25:10   1160s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:25:10   1160s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:25:10   1160s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:25:10   1160s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:25:10   1160s] (I)      +---+------------------+--------------------+
[11/21 15:25:10   1160s] [NR-eGR] Read 4796 PG shapes
[11/21 15:25:10   1160s] [NR-eGR] Read 0 clock shapes
[11/21 15:25:10   1160s] [NR-eGR] Read 0 other shapes
[11/21 15:25:10   1160s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:25:10   1160s] [NR-eGR] #Instance Blockages : 3227
[11/21 15:25:10   1160s] [NR-eGR] #PG Blockages       : 4796
[11/21 15:25:10   1160s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:25:10   1160s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:25:10   1160s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:25:10   1160s] [NR-eGR] #Other Blockages    : 0
[11/21 15:25:10   1160s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:25:10   1160s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 15:25:10   1160s] [NR-eGR] Read 6015 nets ( ignored 5996 )
[11/21 15:25:10   1160s] [NR-eGR] Connected 0 must-join pins/ports
[11/21 15:25:10   1160s] (I)      early_global_route_priority property id does not exist.
[11/21 15:25:10   1160s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/21 15:25:10   1160s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/21 15:25:10   1160s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/21 15:25:10   1160s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/21 15:25:10   1160s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/21 15:25:10   1160s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/21 15:25:10   1160s] (I)      Moved 3 terms for better access 
[11/21 15:25:10   1160s] (I)      Number of ignored nets                =      0
[11/21 15:25:10   1160s] (I)      Number of connected nets              =      0
[11/21 15:25:10   1160s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 15:25:10   1160s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:25:10   1160s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:25:10   1160s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:25:10   1160s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:25:10   1160s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:25:10   1160s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:25:10   1160s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:25:10   1160s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:25:10   1160s] [NR-eGR] There are 19 clock nets ( 19 with NDR ).
[11/21 15:25:10   1160s] (I)      Ndr track 0 does not exist
[11/21 15:25:10   1160s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:25:10   1160s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:25:10   1160s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:25:10   1160s] (I)      Site width          :  1320  (dbu)
[11/21 15:25:10   1160s] (I)      Row height          : 10080  (dbu)
[11/21 15:25:10   1160s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:25:10   1160s] (I)      GCell width         : 10080  (dbu)
[11/21 15:25:10   1160s] (I)      GCell height        : 10080  (dbu)
[11/21 15:25:10   1160s] (I)      Grid                :   300   300     6
[11/21 15:25:10   1160s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/21 15:25:10   1160s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/21 15:25:10   1160s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/21 15:25:10   1160s] (I)      Default wire width  :   460   560   560   560   560   880
[11/21 15:25:10   1160s] (I)      Default wire space  :   460   560   560   560   560   920
[11/21 15:25:10   1160s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/21 15:25:10   1160s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/21 15:25:10   1160s] (I)      First track coord   :   560   660   560   660  1680   660
[11/21 15:25:10   1160s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/21 15:25:10   1160s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/21 15:25:10   1160s] (I)      Num of masks        :     1     1     1     1     1     1
[11/21 15:25:10   1160s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/21 15:25:10   1160s] (I)      --------------------------------------------------------
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s] [NR-eGR] ============ Routing rule table ============
[11/21 15:25:10   1160s] [NR-eGR] Rule id: 0  Nets: 19
[11/21 15:25:10   1160s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/21 15:25:10   1160s] (I)                    Layer     2     3     4     5     6 
[11/21 15:25:10   1160s] (I)                    Pitch  2640  2240  2640  4480  5280 
[11/21 15:25:10   1160s] (I)             #Used tracks     2     2     2     2     2 
[11/21 15:25:10   1160s] (I)       #Fully used tracks     1     1     1     1     1 
[11/21 15:25:10   1160s] [NR-eGR] ========================================
[11/21 15:25:10   1160s] [NR-eGR] 
[11/21 15:25:10   1160s] (I)      =============== Blocked Tracks ===============
[11/21 15:25:10   1160s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:10   1160s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:25:10   1160s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:10   1160s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:25:10   1160s] (I)      |     2 |  687300 |   378513 |        55.07% |
[11/21 15:25:10   1160s] (I)      |     3 |  810000 |   455558 |        56.24% |
[11/21 15:25:10   1160s] (I)      |     4 |  687300 |   396588 |        57.70% |
[11/21 15:25:10   1160s] (I)      |     5 |  405000 |   198637 |        49.05% |
[11/21 15:25:10   1160s] (I)      |     6 |  343800 |   167870 |        48.83% |
[11/21 15:25:10   1160s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:10   1160s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2297.11 MB )
[11/21 15:25:10   1160s] (I)      Reset routing kernel
[11/21 15:25:10   1160s] (I)      Started Global Routing ( Curr Mem: 2297.11 MB )
[11/21 15:25:10   1160s] (I)      totalPins=578  totalGlobalPin=568 (98.27%)
[11/21 15:25:10   1160s] (I)      total 2D Cap : 674057 = (367515 H, 306542 V)
[11/21 15:25:10   1160s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1a Route ============
[11/21 15:25:10   1160s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 15:25:10   1160s] (I)      Usage: 1658 = (744 H, 914 V) = (0.20% H, 0.30% V) = (3.750e+03um H, 4.607e+03um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1b Route ============
[11/21 15:25:10   1160s] (I)      Usage: 1657 = (744 H, 913 V) = (0.20% H, 0.30% V) = (3.750e+03um H, 4.602e+03um V)
[11/21 15:25:10   1160s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.351280e+03um
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1c Route ============
[11/21 15:25:10   1160s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:10   1160s] (I)      Usage: 1657 = (744 H, 913 V) = (0.20% H, 0.30% V) = (3.750e+03um H, 4.602e+03um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1d Route ============
[11/21 15:25:10   1160s] (I)      Usage: 1660 = (747 H, 913 V) = (0.20% H, 0.30% V) = (3.765e+03um H, 4.602e+03um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1e Route ============
[11/21 15:25:10   1160s] (I)      Usage: 1660 = (747 H, 913 V) = (0.20% H, 0.30% V) = (3.765e+03um H, 4.602e+03um V)
[11/21 15:25:10   1160s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.366400e+03um
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1f Route ============
[11/21 15:25:10   1160s] (I)      Usage: 1673 = (758 H, 915 V) = (0.21% H, 0.30% V) = (3.820e+03um H, 4.612e+03um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1g Route ============
[11/21 15:25:10   1160s] (I)      Usage: 1568 = (719 H, 849 V) = (0.20% H, 0.28% V) = (3.624e+03um H, 4.279e+03um V)
[11/21 15:25:10   1160s] (I)      #Nets         : 19
[11/21 15:25:10   1160s] (I)      #Relaxed nets : 6
[11/21 15:25:10   1160s] (I)      Wire length   : 433
[11/21 15:25:10   1160s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1h Route ============
[11/21 15:25:10   1160s] (I)      Usage: 1501 = (704 H, 797 V) = (0.19% H, 0.26% V) = (3.548e+03um H, 4.017e+03um V)
[11/21 15:25:10   1160s] (I)      total 2D Cap : 1070863 = (582540 H, 488323 V)
[11/21 15:25:10   1160s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1a Route ============
[11/21 15:25:10   1160s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 26
[11/21 15:25:10   1160s] (I)      Usage: 2725 = (1252 H, 1473 V) = (0.21% H, 0.30% V) = (6.310e+03um H, 7.424e+03um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1b Route ============
[11/21 15:25:10   1160s] (I)      Usage: 2725 = (1252 H, 1473 V) = (0.21% H, 0.30% V) = (6.310e+03um H, 7.424e+03um V)
[11/21 15:25:10   1160s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.373400e+04um
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1c Route ============
[11/21 15:25:10   1160s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:10   1160s] (I)      Usage: 2725 = (1252 H, 1473 V) = (0.21% H, 0.30% V) = (6.310e+03um H, 7.424e+03um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1d Route ============
[11/21 15:25:10   1160s] (I)      Usage: 2726 = (1253 H, 1473 V) = (0.22% H, 0.30% V) = (6.315e+03um H, 7.424e+03um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1e Route ============
[11/21 15:25:10   1160s] (I)      Usage: 2726 = (1253 H, 1473 V) = (0.22% H, 0.30% V) = (6.315e+03um H, 7.424e+03um V)
[11/21 15:25:10   1160s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.373904e+04um
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1f Route ============
[11/21 15:25:10   1160s] (I)      Usage: 2727 = (1254 H, 1473 V) = (0.22% H, 0.30% V) = (6.320e+03um H, 7.424e+03um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1g Route ============
[11/21 15:25:10   1160s] (I)      Usage: 2626 = (1224 H, 1402 V) = (0.21% H, 0.29% V) = (6.169e+03um H, 7.066e+03um V)
[11/21 15:25:10   1160s] (I)      #Nets         : 6
[11/21 15:25:10   1160s] (I)      #Relaxed nets : 5
[11/21 15:25:10   1160s] (I)      Wire length   : 57
[11/21 15:25:10   1160s] [NR-eGR] Create a new net group with 5 nets and layer range [2, 6]
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1h Route ============
[11/21 15:25:10   1160s] (I)      Usage: 2626 = (1224 H, 1402 V) = (0.21% H, 0.29% V) = (6.169e+03um H, 7.066e+03um V)
[11/21 15:25:10   1160s] (I)      total 2D Cap : 1398979 = (582540 H, 816439 V)
[11/21 15:25:10   1160s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [2, 6]
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1a Route ============
[11/21 15:25:10   1160s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 15:25:10   1160s] (I)      Usage: 4836 = (2252 H, 2584 V) = (0.39% H, 0.32% V) = (1.135e+04um H, 1.302e+04um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1b Route ============
[11/21 15:25:10   1160s] (I)      Usage: 4836 = (2252 H, 2584 V) = (0.39% H, 0.32% V) = (1.135e+04um H, 1.302e+04um V)
[11/21 15:25:10   1160s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.437344e+04um
[11/21 15:25:10   1160s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/21 15:25:10   1160s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1c Route ============
[11/21 15:25:10   1160s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:10   1160s] (I)      Usage: 4836 = (2252 H, 2584 V) = (0.39% H, 0.32% V) = (1.135e+04um H, 1.302e+04um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1d Route ============
[11/21 15:25:10   1160s] (I)      Usage: 4863 = (2281 H, 2582 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.301e+04um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1e Route ============
[11/21 15:25:10   1160s] (I)      Usage: 4863 = (2281 H, 2582 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.301e+04um V)
[11/21 15:25:10   1160s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.450952e+04um
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1f Route ============
[11/21 15:25:10   1160s] (I)      Usage: 4863 = (2281 H, 2582 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.301e+04um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1g Route ============
[11/21 15:25:10   1160s] (I)      Usage: 4859 = (2282 H, 2577 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.299e+04um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] (I)      ============  Phase 1h Route ============
[11/21 15:25:10   1160s] (I)      Usage: 4859 = (2281 H, 2578 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.299e+04um V)
[11/21 15:25:10   1160s] (I)      
[11/21 15:25:10   1160s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:25:10   1160s] [NR-eGR]                        OverCon            
[11/21 15:25:10   1160s] [NR-eGR]                         #Gcell     %Gcell
[11/21 15:25:10   1160s] [NR-eGR]        Layer               (1)    OverCon
[11/21 15:25:10   1160s] [NR-eGR] ----------------------------------------------
[11/21 15:25:10   1160s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:10   1160s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:10   1160s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:10   1160s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[11/21 15:25:10   1160s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:10   1160s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:10   1160s] [NR-eGR] ----------------------------------------------
[11/21 15:25:10   1160s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/21 15:25:10   1160s] [NR-eGR] 
[11/21 15:25:10   1160s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2298.11 MB )
[11/21 15:25:10   1160s] (I)      total 2D Cap : 1413096 = (586615 H, 826481 V)
[11/21 15:25:10   1160s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/21 15:25:10   1160s] (I)      ============= Track Assignment ============
[11/21 15:25:10   1160s] (I)      Started Track Assignment (1T) ( Curr Mem: 2298.11 MB )
[11/21 15:25:10   1160s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:25:10   1160s] (I)      Run Multi-thread track assignment
[11/21 15:25:10   1160s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2298.11 MB )
[11/21 15:25:10   1160s] (I)      Started Export ( Curr Mem: 2298.11 MB )
[11/21 15:25:10   1160s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:25:10   1160s] [NR-eGR] -----------------------------------
[11/21 15:25:10   1160s] [NR-eGR]  Metal1  (1H)             0  22226 
[11/21 15:25:10   1160s] [NR-eGR]  Metal2  (2V)         98352  30852 
[11/21 15:25:10   1160s] [NR-eGR]  Metal3  (3H)        157441   4431 
[11/21 15:25:10   1160s] [NR-eGR]  Metal4  (4V)         62216    110 
[11/21 15:25:10   1160s] [NR-eGR]  Metal5  (5H)           570     61 
[11/21 15:25:10   1160s] [NR-eGR]  Metal6  (6V)           311      0 
[11/21 15:25:10   1160s] [NR-eGR] -----------------------------------
[11/21 15:25:10   1160s] [NR-eGR]          Total       318890  57680 
[11/21 15:25:10   1160s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:10   1160s] [NR-eGR] Total half perimeter of net bounding box: 253819um
[11/21 15:25:10   1160s] [NR-eGR] Total length: 318890um, number of vias: 57680
[11/21 15:25:10   1160s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:10   1160s] [NR-eGR] Total eGR-routed clock nets wire length: 8524um, number of vias: 1648
[11/21 15:25:10   1160s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:10   1160s] [NR-eGR] Report for selected net(s) only.
[11/21 15:25:10   1160s] [NR-eGR]                 Length (um)  Vias 
[11/21 15:25:10   1160s] [NR-eGR] ----------------------------------
[11/21 15:25:10   1160s] [NR-eGR]  Metal1  (1H)             0   575 
[11/21 15:25:10   1160s] [NR-eGR]  Metal2  (2V)          1331   643 
[11/21 15:25:10   1160s] [NR-eGR]  Metal3  (3H)          3321   373 
[11/21 15:25:10   1160s] [NR-eGR]  Metal4  (4V)          2992    53 
[11/21 15:25:10   1160s] [NR-eGR]  Metal5  (5H)           570     4 
[11/21 15:25:10   1160s] [NR-eGR]  Metal6  (6V)           311     0 
[11/21 15:25:10   1160s] [NR-eGR] ----------------------------------
[11/21 15:25:10   1160s] [NR-eGR]          Total         8524  1648 
[11/21 15:25:10   1160s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:10   1160s] [NR-eGR] Total half perimeter of net bounding box: 3908um
[11/21 15:25:10   1160s] [NR-eGR] Total length: 8524um, number of vias: 1648
[11/21 15:25:10   1160s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:10   1160s] [NR-eGR] Total routed clock nets wire length: 8524um, number of vias: 1648
[11/21 15:25:10   1160s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:10   1160s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2298.11 MB )
[11/21 15:25:10   1160s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2298.11 MB )
[11/21 15:25:10   1160s] (I)      ======================================== Runtime Summary ========================================
[11/21 15:25:10   1160s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/21 15:25:10   1160s] (I)      -------------------------------------------------------------------------------------------------
[11/21 15:25:10   1160s] (I)       Early Global Route kernel                   100.00%  719.96 sec  720.16 sec  0.20 sec  0.19 sec 
[11/21 15:25:10   1160s] (I)       +-Import and model                           29.53%  719.96 sec  720.02 sec  0.06 sec  0.06 sec 
[11/21 15:25:10   1160s] (I)       | +-Create place DB                           7.01%  719.96 sec  719.97 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | +-Import place data                       6.97%  719.96 sec  719.97 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Read instances and placement          2.05%  719.96 sec  719.97 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Read nets                             4.82%  719.97 sec  719.97 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | +-Create route DB                          19.59%  719.97 sec  720.01 sec  0.04 sec  0.04 sec 
[11/21 15:25:10   1160s] (I)       | | +-Import route data (1T)                 19.16%  719.98 sec  720.01 sec  0.04 sec  0.04 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.98%  719.98 sec  719.98 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Read routing blockages              0.00%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Read instance blockages             0.59%  719.98 sec  719.98 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Read PG blockages                   0.06%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Read clock blockages                0.01%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Read other blockages                0.01%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Read halo blockages                 0.02%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Read boundary cut boxes             0.00%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Read blackboxes                       0.01%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Read prerouted                        0.81%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Read unlegalized nets                 0.16%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Read nets                             0.04%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Set up via pillars                    0.00%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Initialize 3D grid graph              1.03%  719.98 sec  719.98 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Model blockage capacity              14.97%  719.98 sec  720.01 sec  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Initialize 3D capacity             13.76%  719.98 sec  720.01 sec  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Move terms for access (1T)            0.11%  720.01 sec  720.01 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Read aux data                             0.00%  720.01 sec  720.01 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Others data preparation                   0.11%  720.01 sec  720.01 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Create route kernel                       2.39%  720.01 sec  720.02 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       +-Global Routing                             47.45%  720.02 sec  720.11 sec  0.09 sec  0.09 sec 
[11/21 15:25:10   1160s] (I)       | +-Initialization                            0.19%  720.02 sec  720.02 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Net group 1                              17.53%  720.02 sec  720.05 sec  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)       | | +-Generate topology                       1.46%  720.02 sec  720.02 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1a                                1.03%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Pattern routing (1T)                  0.36%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.45%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1b                                0.71%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Monotonic routing (1T)                0.49%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1c                                0.88%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Two level Routing                     0.83%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Two Level Routing (Regular)         0.24%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Two Level Routing (Strong)          0.22%  720.03 sec  720.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1d                                5.28%  720.03 sec  720.04 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Detoured routing (1T)                 5.23%  720.03 sec  720.04 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1e                                0.19%  720.04 sec  720.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Route legalization                    0.05%  720.04 sec  720.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Legalize Blockage Violations        0.01%  720.04 sec  720.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1f                                2.15%  720.04 sec  720.05 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Congestion clean                      2.10%  720.04 sec  720.05 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1g                                1.60%  720.05 sec  720.05 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Post Routing                          1.55%  720.05 sec  720.05 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1h                                0.72%  720.05 sec  720.05 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Post Routing                          0.67%  720.05 sec  720.05 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Layer assignment (1T)                   0.17%  720.05 sec  720.05 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Net group 2                              14.28%  720.05 sec  720.08 sec  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)       | | +-Generate topology                       1.27%  720.05 sec  720.06 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1a                                0.94%  720.06 sec  720.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Pattern routing (1T)                  0.35%  720.06 sec  720.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.41%  720.07 sec  720.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1b                                0.54%  720.07 sec  720.07 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Monotonic routing (1T)                0.34%  720.07 sec  720.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1c                                0.75%  720.07 sec  720.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Two level Routing                     0.71%  720.07 sec  720.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Two Level Routing (Regular)         0.17%  720.07 sec  720.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  720.07 sec  720.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1d                                5.03%  720.07 sec  720.08 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Detoured routing (1T)                 4.97%  720.07 sec  720.08 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1e                                0.19%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Route legalization                    0.04%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Legalize Blockage Violations        0.01%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1f                                0.23%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Congestion clean                      0.19%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1g                                0.97%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Post Routing                          0.92%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1h                                0.22%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Post Routing                          0.17%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Layer assignment (1T)                   0.06%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Net group 3                              12.91%  720.08 sec  720.11 sec  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)       | | +-Generate topology                       0.00%  720.08 sec  720.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1a                                1.16%  720.09 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Pattern routing (1T)                  0.33%  720.09 sec  720.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.40%  720.09 sec  720.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Add via demand to 2D                  0.30%  720.09 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1b                                0.52%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Monotonic routing (1T)                0.32%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1c                                0.75%  720.10 sec  720.10 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Two level Routing                     0.71%  720.10 sec  720.10 sec  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Two Level Routing (Regular)         0.16%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1d                                1.12%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Detoured routing (1T)                 1.07%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1e                                0.18%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Route legalization                    0.04%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | | +-Legalize Blockage Violations        0.00%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1f                                0.21%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Congestion clean                      0.16%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1g                                0.47%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Post Routing                          0.42%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Phase 1h                                0.44%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | | +-Post Routing                          0.39%  720.10 sec  720.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Layer assignment (1T)                   0.35%  720.11 sec  720.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       +-Export 3D cong map                          5.17%  720.11 sec  720.12 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | +-Export 2D cong map                        0.72%  720.12 sec  720.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       +-Extract Global 3D Wires                     0.01%  720.12 sec  720.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       +-Track Assignment (1T)                       7.85%  720.12 sec  720.14 sec  0.02 sec  0.02 sec 
[11/21 15:25:10   1160s] (I)       | +-Initialization                            0.01%  720.12 sec  720.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Track Assignment Kernel                   7.71%  720.12 sec  720.14 sec  0.02 sec  0.02 sec 
[11/21 15:25:10   1160s] (I)       | +-Free Memory                               0.00%  720.14 sec  720.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       +-Export                                      8.16%  720.14 sec  720.16 sec  0.02 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | +-Export DB wires                           0.36%  720.14 sec  720.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Export all nets                         0.25%  720.14 sec  720.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | | +-Set wire vias                           0.03%  720.14 sec  720.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Report wirelength                         4.05%  720.14 sec  720.15 sec  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)       | +-Update net boxes                          3.58%  720.15 sec  720.16 sec  0.01 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       | +-Update timing                             0.00%  720.16 sec  720.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)       +-Postprocess design                          0.57%  720.16 sec  720.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)      ======================= Summary by functions ========================
[11/21 15:25:10   1160s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:25:10   1160s] (I)      ---------------------------------------------------------------------
[11/21 15:25:10   1160s] (I)        0  Early Global Route kernel           100.00%  0.20 sec  0.19 sec 
[11/21 15:25:10   1160s] (I)        1  Global Routing                       47.45%  0.09 sec  0.09 sec 
[11/21 15:25:10   1160s] (I)        1  Import and model                     29.53%  0.06 sec  0.06 sec 
[11/21 15:25:10   1160s] (I)        1  Export                                8.16%  0.02 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        1  Track Assignment (1T)                 7.85%  0.02 sec  0.02 sec 
[11/21 15:25:10   1160s] (I)        1  Export 3D cong map                    5.17%  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        1  Postprocess design                    0.57%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        2  Create route DB                      19.59%  0.04 sec  0.04 sec 
[11/21 15:25:10   1160s] (I)        2  Net group 1                          17.53%  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)        2  Net group 2                          14.28%  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)        2  Net group 3                          12.91%  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)        2  Track Assignment Kernel               7.71%  0.02 sec  0.02 sec 
[11/21 15:25:10   1160s] (I)        2  Create place DB                       7.01%  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        2  Report wirelength                     4.05%  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        2  Update net boxes                      3.58%  0.01 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        2  Create route kernel                   2.39%  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        2  Export 2D cong map                    0.72%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        2  Export DB wires                       0.36%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        2  Initialization                        0.20%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        2  Others data preparation               0.11%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        3  Import route data (1T)               19.16%  0.04 sec  0.04 sec 
[11/21 15:25:10   1160s] (I)        3  Phase 1d                             11.44%  0.02 sec  0.02 sec 
[11/21 15:25:10   1160s] (I)        3  Import place data                     6.97%  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        3  Phase 1a                              3.13%  0.01 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        3  Phase 1g                              3.05%  0.01 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        3  Generate topology                     2.73%  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        3  Phase 1f                              2.60%  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        3  Phase 1c                              2.39%  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        3  Phase 1b                              1.77%  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        3  Phase 1h                              1.37%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        3  Layer assignment (1T)                 0.58%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        3  Phase 1e                              0.56%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        3  Export all nets                       0.25%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Model blockage capacity              14.97%  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)        4  Detoured routing (1T)                11.27%  0.02 sec  0.02 sec 
[11/21 15:25:10   1160s] (I)        4  Read nets                             4.85%  0.01 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        4  Post Routing                          4.12%  0.01 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Congestion clean                      2.45%  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        4  Two level Routing                     2.25%  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        4  Read instances and placement          2.05%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Pattern Routing Avoiding Blockages    1.26%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Monotonic routing (1T)                1.15%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Pattern routing (1T)                  1.04%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Initialize 3D grid graph              1.03%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Read blockages ( Layer 2-6 )          0.98%  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        4  Read prerouted                        0.81%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Add via demand to 2D                  0.30%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Read unlegalized nets                 0.16%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Route legalization                    0.13%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Move terms for access (1T)            0.11%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Initialize 3D capacity               13.76%  0.03 sec  0.03 sec 
[11/21 15:25:10   1160s] (I)        5  Read instance blockages               0.59%  0.00 sec  0.01 sec 
[11/21 15:25:10   1160s] (I)        5  Two Level Routing (Strong)            0.58%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Two Level Routing (Regular)           0.57%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:25:10   1160s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:25:10   1160s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:25:10   1160s]         Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.4)
[11/21 15:25:10   1160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:10   1160s] UM:*                                                                   Early Global Route - eGR only step
[11/21 15:25:10   1160s]       Routing using eGR only done.
[11/21 15:25:10   1160s] Net route status summary:
[11/21 15:25:10   1160s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:10   1160s]   Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s] CCOPT: Done with clock implementation routing.
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.4)
[11/21 15:25:10   1160s]     Clock implementation routing done.
[11/21 15:25:10   1160s]     Leaving CCOpt scope - extractRC...
[11/21 15:25:10   1160s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/21 15:25:10   1160s] Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=8393 using extraction engine 'preRoute' .
[11/21 15:25:10   1160s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:25:10   1160s] RC Extraction called in multi-corner(1) mode.
[11/21 15:25:10   1160s] RCMode: PreRoute
[11/21 15:25:10   1160s]       RC Corner Indexes            0   
[11/21 15:25:10   1160s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:25:10   1160s] Resistance Scaling Factor    : 1.00000 
[11/21 15:25:10   1160s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:25:10   1160s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:25:10   1160s] Shrink Factor                : 1.00000
[11/21 15:25:10   1160s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:25:10   1160s] Using capacitance table file ...
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s] Trim Metal Layers:
[11/21 15:25:10   1160s] LayerId::1 widthSet size::4
[11/21 15:25:10   1160s] LayerId::2 widthSet size::4
[11/21 15:25:10   1160s] LayerId::3 widthSet size::4
[11/21 15:25:10   1160s] LayerId::4 widthSet size::4
[11/21 15:25:10   1160s] LayerId::5 widthSet size::4
[11/21 15:25:10   1160s] LayerId::6 widthSet size::3
[11/21 15:25:10   1160s] Updating RC grid for preRoute extraction ...
[11/21 15:25:10   1160s] eee: pegSigSF::1.070000
[11/21 15:25:10   1160s] Initializing multi-corner capacitance tables ... 
[11/21 15:25:10   1160s] Initializing multi-corner resistance tables ...
[11/21 15:25:10   1160s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:25:10   1160s] eee: l::2 avDens::0.159924 usedTrk::1963.002972 availTrk::12274.593910 sigTrk::1963.002972
[11/21 15:25:10   1160s] eee: l::3 avDens::0.155844 usedTrk::3126.214185 availTrk::20059.930172 sigTrk::3126.214185
[11/21 15:25:10   1160s] eee: l::4 avDens::0.072507 usedTrk::1236.783036 availTrk::17057.510447 sigTrk::1236.783036
[11/21 15:25:10   1160s] eee: l::5 avDens::0.031008 usedTrk::131.766468 availTrk::4249.390550 sigTrk::131.766468
[11/21 15:25:10   1160s] eee: l::6 avDens::0.043179 usedTrk::250.634128 availTrk::5804.528439 sigTrk::250.634128
[11/21 15:25:10   1160s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:10   1160s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258068 uaWl=1.000000 uaWlH=0.190822 aWlH=0.000000 lMod=0 pMax=0.855300 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:25:10   1160s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2298.113M)
[11/21 15:25:10   1160s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/21 15:25:10   1160s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:10   1160s]     Leaving CCOpt scope - Initializing placement interface...
[11/21 15:25:10   1160s] OPERPROF: Starting DPlace-Init at level 1, MEM:2298.1M, EPOCH TIME: 1763718910.485694
[11/21 15:25:10   1160s] Processing tracks to init pin-track alignment.
[11/21 15:25:10   1160s] z: 2, totalTracks: 1
[11/21 15:25:10   1160s] z: 4, totalTracks: 1
[11/21 15:25:10   1160s] z: 6, totalTracks: 1
[11/21 15:25:10   1160s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:10   1160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2298.1M, EPOCH TIME: 1763718910.490599
[11/21 15:25:10   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:10   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:10   1160s] OPERPROF:     Starting CMU at level 3, MEM:2298.1M, EPOCH TIME: 1763718910.500383
[11/21 15:25:10   1160s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2298.1M, EPOCH TIME: 1763718910.501317
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:10   1160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2298.1M, EPOCH TIME: 1763718910.502001
[11/21 15:25:10   1160s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2298.1M, EPOCH TIME: 1763718910.502044
[11/21 15:25:10   1160s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2298.1M, EPOCH TIME: 1763718910.502081
[11/21 15:25:10   1160s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2298.1MB).
[11/21 15:25:10   1160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2298.1M, EPOCH TIME: 1763718910.502769
[11/21 15:25:10   1160s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]     Legalizer reserving space for clock trees
[11/21 15:25:10   1160s]     Calling post conditioning for eGRPC...
[11/21 15:25:10   1160s]       eGRPC...
[11/21 15:25:10   1160s]         eGRPC active optimizations:
[11/21 15:25:10   1160s]          - Move Down
[11/21 15:25:10   1160s]          - Downsizing before DRV sizing
[11/21 15:25:10   1160s]          - DRV fixing with sizing
[11/21 15:25:10   1160s]          - Move to fanout
[11/21 15:25:10   1160s]          - Cloning
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         Currently running CTS, using active skew data
[11/21 15:25:10   1160s]         Reset bufferability constraints...
[11/21 15:25:10   1160s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/21 15:25:10   1160s]         Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:25:10   1160s] End AAE Lib Interpolated Model. (MEM=2298.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:10   1160s]         Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]         Clock DAG stats eGRPC initial state:
[11/21 15:25:10   1160s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:10   1160s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:10   1160s]           misc counts      : r=6, pp=0
[11/21 15:25:10   1160s]           cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:10   1160s]           cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:10   1160s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:10   1160s]           wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
[11/21 15:25:10   1160s]           wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
[11/21 15:25:10   1160s]           hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:10   1160s]         Clock DAG net violations eGRPC initial state: none
[11/21 15:25:10   1160s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/21 15:25:10   1160s]           Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:10   1160s]           Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:10   1160s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/21 15:25:10   1160s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:10   1160s]         Clock DAG hash eGRPC initial state: 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]         CTS services accumulated run-time stats eGRPC initial state:
[11/21 15:25:10   1160s]           delay calculator: calls=17013, total_wall_time=1.008s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]           legalizer: calls=2890, total_wall_time=0.119s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]           steiner router: calls=12261, total_wall_time=0.874s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]         Primary reporting skew groups eGRPC initial state:
[11/21 15:25:10   1160s]           skew_group vclk1/common: insertion delay [min=0.461, max=0.529, avg=0.497, sd=0.014], skew [0.068 vs 0.171], 100% {0.461, 0.529} (wid=0.059 ws=0.046) (gid=0.470 gs=0.026)
[11/21 15:25:10   1160s]               min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:10   1160s]               max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:10   1160s]         Skew group summary eGRPC initial state:
[11/21 15:25:10   1160s]           skew_group vclk1/common: insertion delay [min=0.461, max=0.529, avg=0.497, sd=0.014], skew [0.068 vs 0.171], 100% {0.461, 0.529} (wid=0.059 ws=0.046) (gid=0.470 gs=0.026)
[11/21 15:25:10   1160s]           skew_group vclk2/common: insertion delay [min=0.256, max=0.392, avg=0.366, sd=0.045], skew [0.137 vs 0.171], 100% {0.256, 0.392} (wid=0.024 ws=0.023) (gid=0.379 gs=0.142)
[11/21 15:25:10   1160s]         eGRPC Moving buffers...
[11/21 15:25:10   1160s]           Clock DAG hash before 'eGRPC Moving buffers': 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/21 15:25:10   1160s]             delay calculator: calls=17013, total_wall_time=1.008s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]             legalizer: calls=2890, total_wall_time=0.119s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]             steiner router: calls=12261, total_wall_time=0.874s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]           Violation analysis...
[11/21 15:25:10   1160s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:10   1160s] UM:*                                                                   Violation analysis
[11/21 15:25:10   1160s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/21 15:25:10   1160s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:10   1160s]             sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:10   1160s]             misc counts      : r=6, pp=0
[11/21 15:25:10   1160s]             cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:10   1160s]             cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:10   1160s]             sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:10   1160s]             wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
[11/21 15:25:10   1160s]             wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
[11/21 15:25:10   1160s]             hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:10   1160s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[11/21 15:25:10   1160s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/21 15:25:10   1160s]             Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:10   1160s]             Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:10   1160s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/21 15:25:10   1160s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:10   1160s]           Clock DAG hash after 'eGRPC Moving buffers': 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/21 15:25:10   1160s]             delay calculator: calls=17013, total_wall_time=1.008s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]             legalizer: calls=2890, total_wall_time=0.119s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]             steiner router: calls=12261, total_wall_time=0.874s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/21 15:25:10   1160s]             skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
[11/21 15:25:10   1160s]                 min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:10   1160s]                 max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:10   1160s]           Skew group summary after 'eGRPC Moving buffers':
[11/21 15:25:10   1160s]             skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
[11/21 15:25:10   1160s]             skew_group vclk2/common: insertion delay [min=0.256, max=0.392], skew [0.137 vs 0.171]
[11/21 15:25:10   1160s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:10   1160s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:10   1160s] UM:*                                                                   eGRPC Moving buffers
[11/21 15:25:10   1160s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/21 15:25:10   1160s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:25:10   1160s]             delay calculator: calls=17013, total_wall_time=1.008s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]             legalizer: calls=2890, total_wall_time=0.119s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]             steiner router: calls=12261, total_wall_time=0.874s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]           Artificially removing long paths...
[11/21 15:25:10   1160s]             Clock DAG hash before 'Artificially removing long paths': 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[11/21 15:25:10   1160s]               delay calculator: calls=17013, total_wall_time=1.008s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]               legalizer: calls=2890, total_wall_time=0.119s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]               steiner router: calls=12261, total_wall_time=0.874s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]             Artificially shortened 1 long paths. The largest offset applied was 0.005ns.
[11/21 15:25:10   1160s]             
[11/21 15:25:10   1160s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:10   1160s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]           Modifying slew-target multiplier from 1 to 0.9
[11/21 15:25:10   1160s]           Downsizing prefiltering...
[11/21 15:25:10   1160s]           Downsizing prefiltering done.
[11/21 15:25:10   1160s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:10   1160s]           DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 2
[11/21 15:25:10   1160s]           CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 5, attempted: 9, unsuccessful: 0, sized: 0
[11/21 15:25:10   1160s]           Reverting slew-target multiplier from 0.9 to 1
[11/21 15:25:10   1160s]           Reverting Artificially removing long paths...
[11/21 15:25:10   1160s]             Clock DAG hash before 'Reverting Artificially removing long paths': 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[11/21 15:25:10   1160s]               delay calculator: calls=17195, total_wall_time=1.015s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]               legalizer: calls=2902, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]               steiner router: calls=12387, total_wall_time=0.875s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:10   1160s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:25:10   1160s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:10   1160s]             sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:10   1160s]             misc counts      : r=6, pp=0
[11/21 15:25:10   1160s]             cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:10   1160s]             cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:10   1160s]             sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:10   1160s]             wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
[11/21 15:25:10   1160s]             wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
[11/21 15:25:10   1160s]             hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:10   1160s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[11/21 15:25:10   1160s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:25:10   1160s]             Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:10   1160s]             Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:10   1160s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/21 15:25:10   1160s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:10   1160s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:25:10   1160s]             delay calculator: calls=17195, total_wall_time=1.015s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]             legalizer: calls=2902, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]             steiner router: calls=12387, total_wall_time=0.875s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:25:10   1160s]             skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
[11/21 15:25:10   1160s]                 min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:10   1160s]                 max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:10   1160s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/21 15:25:10   1160s]             skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
[11/21 15:25:10   1160s]             skew_group vclk2/common: insertion delay [min=0.256, max=0.392], skew [0.137 vs 0.171]
[11/21 15:25:10   1160s]           Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:10   1160s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:10   1160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:10   1160s] UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
[11/21 15:25:10   1160s]         eGRPC Fixing DRVs...
[11/21 15:25:10   1160s]           Clock DAG hash before 'eGRPC Fixing DRVs': 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/21 15:25:10   1160s]             delay calculator: calls=17195, total_wall_time=1.015s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]             legalizer: calls=2902, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]             steiner router: calls=12387, total_wall_time=0.875s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:10   1160s]           CCOpt-eGRPC: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/21 15:25:10   1160s]           
[11/21 15:25:10   1160s]           Statistics: Fix DRVs (cell sizing):
[11/21 15:25:10   1160s]           ===================================
[11/21 15:25:10   1160s]           
[11/21 15:25:10   1160s]           Cell changes by Net Type:
[11/21 15:25:10   1160s]           
[11/21 15:25:10   1160s]           -------------------------------------------------------------------------------------------------
[11/21 15:25:10   1160s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/21 15:25:10   1160s]           -------------------------------------------------------------------------------------------------
[11/21 15:25:10   1160s]           top                0            0           0            0                    0                0
[11/21 15:25:10   1160s]           trunk              0            0           0            0                    0                0
[11/21 15:25:10   1160s]           leaf               0            0           0            0                    0                0
[11/21 15:25:10   1160s]           -------------------------------------------------------------------------------------------------
[11/21 15:25:10   1160s]           Total              0            0           0            0                    0                0
[11/21 15:25:10   1160s]           -------------------------------------------------------------------------------------------------
[11/21 15:25:10   1160s]           
[11/21 15:25:10   1160s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/21 15:25:10   1160s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/21 15:25:10   1160s]           
[11/21 15:25:10   1160s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/21 15:25:10   1160s]             cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:10   1160s]             sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:10   1160s]             misc counts      : r=6, pp=0
[11/21 15:25:10   1160s]             cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:10   1160s]             cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:10   1160s]             sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:10   1160s]             wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
[11/21 15:25:10   1160s]             wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
[11/21 15:25:10   1160s]             hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:10   1160s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[11/21 15:25:10   1160s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/21 15:25:10   1160s]             Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:10   1160s]             Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:10   1160s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/21 15:25:10   1160s]              Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:10   1160s]           Clock DAG hash after 'eGRPC Fixing DRVs': 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/21 15:25:10   1160s]             delay calculator: calls=17195, total_wall_time=1.015s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]             legalizer: calls=2902, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]             steiner router: calls=12387, total_wall_time=0.875s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/21 15:25:10   1160s]             skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
[11/21 15:25:10   1160s]                 min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:10   1160s]                 max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:10   1160s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/21 15:25:10   1160s]             skew_group vclk1/common: insertion delay [min=0.461, max=0.529], skew [0.068 vs 0.171]
[11/21 15:25:10   1160s]             skew_group vclk2/common: insertion delay [min=0.256, max=0.392], skew [0.137 vs 0.171]
[11/21 15:25:10   1160s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:10   1160s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:10   1160s] UM:*                                                                   eGRPC Fixing DRVs
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         Slew Diagnostics: After DRV fixing
[11/21 15:25:10   1160s]         ==================================
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         Global Causes:
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         -------------------------------------
[11/21 15:25:10   1160s]         Cause
[11/21 15:25:10   1160s]         -------------------------------------
[11/21 15:25:10   1160s]         DRV fixing with buffering is disabled
[11/21 15:25:10   1160s]         -------------------------------------
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         Top 5 overslews:
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         ---------------------------------
[11/21 15:25:10   1160s]         Overslew    Causes    Driving Pin
[11/21 15:25:10   1160s]         ---------------------------------
[11/21 15:25:10   1160s]           (empty table)
[11/21 15:25:10   1160s]         ---------------------------------
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         -------------------
[11/21 15:25:10   1160s]         Cause    Occurences
[11/21 15:25:10   1160s]         -------------------
[11/21 15:25:10   1160s]           (empty table)
[11/21 15:25:10   1160s]         -------------------
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         Violation diagnostics counts from the 0 nodes that have violations:
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         -------------------
[11/21 15:25:10   1160s]         Cause    Occurences
[11/21 15:25:10   1160s]         -------------------
[11/21 15:25:10   1160s]           (empty table)
[11/21 15:25:10   1160s]         -------------------
[11/21 15:25:10   1160s]         
[11/21 15:25:10   1160s]         Reconnecting optimized routes...
[11/21 15:25:10   1160s]         Reset timing graph...
[11/21 15:25:10   1160s] Ignoring AAE DB Resetting ...
[11/21 15:25:10   1160s]         Reset timing graph done.
[11/21 15:25:10   1160s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]         Violation analysis...
[11/21 15:25:10   1160s] End AAE Lib Interpolated Model. (MEM=2336.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:10   1160s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:10   1160s] UM:*                                                                   Violation analysis
[11/21 15:25:10   1160s]         Clock instances to consider for cloning: 0
[11/21 15:25:10   1160s]         Reset timing graph...
[11/21 15:25:10   1160s] Ignoring AAE DB Resetting ...
[11/21 15:25:10   1160s]         Reset timing graph done.
[11/21 15:25:10   1160s]         Set dirty flag on 0 instances, 0 nets
[11/21 15:25:10   1160s]         Clock DAG stats before routing clock trees:
[11/21 15:25:10   1160s]           cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:10   1160s]           sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:10   1160s]           misc counts      : r=6, pp=0
[11/21 15:25:10   1160s]           cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:10   1160s]           cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:10   1160s]           sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:10   1160s]           wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.066pF, total=1.143pF
[11/21 15:25:10   1160s]           wire lengths     : top=0.000um, trunk=581.620um, leaf=7942.035um, total=8523.655um
[11/21 15:25:10   1160s]           hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:10   1160s]         Clock DAG net violations before routing clock trees: none
[11/21 15:25:10   1160s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/21 15:25:10   1160s]           Trunk : target=0.398ns count=8 avg=0.197ns sd=0.111ns min=0.072ns max=0.369ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:10   1160s]           Leaf  : target=0.398ns count=11 avg=0.269ns sd=0.066ns min=0.192ns max=0.391ns {5 <= 0.239ns, 4 <= 0.318ns, 1 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:10   1160s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/21 15:25:10   1160s]            Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:10   1160s]         Clock DAG hash before routing clock trees: 1729941020787556036 9164986322598935821
[11/21 15:25:10   1160s]         CTS services accumulated run-time stats before routing clock trees:
[11/21 15:25:10   1160s]           delay calculator: calls=17207, total_wall_time=1.015s, mean_wall_time=0.059ms
[11/21 15:25:10   1160s]           legalizer: calls=2902, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:10   1160s]           steiner router: calls=12387, total_wall_time=0.875s, mean_wall_time=0.071ms
[11/21 15:25:10   1160s]         Primary reporting skew groups before routing clock trees:
[11/21 15:25:10   1160s]           skew_group vclk1/common: insertion delay [min=0.461, max=0.529, avg=0.497, sd=0.014], skew [0.068 vs 0.171], 100% {0.461, 0.529} (wid=0.059 ws=0.046) (gid=0.470 gs=0.026)
[11/21 15:25:10   1160s]               min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:10   1160s]               max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:10   1160s]         Skew group summary before routing clock trees:
[11/21 15:25:10   1160s]           skew_group vclk1/common: insertion delay [min=0.461, max=0.529, avg=0.497, sd=0.014], skew [0.068 vs 0.171], 100% {0.461, 0.529} (wid=0.059 ws=0.046) (gid=0.470 gs=0.026)
[11/21 15:25:10   1160s]           skew_group vclk2/common: insertion delay [min=0.256, max=0.392, avg=0.366, sd=0.045], skew [0.137 vs 0.171], 100% {0.256, 0.392} (wid=0.024 ws=0.023) (gid=0.379 gs=0.142)
[11/21 15:25:10   1160s]       eGRPC done.
[11/21 15:25:10   1160s]     Calling post conditioning for eGRPC done.
[11/21 15:25:10   1160s]   eGR Post Conditioning loop iteration 0 done.
[11/21 15:25:10   1160s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/21 15:25:10   1160s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:25:10   1160s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2336.3M, EPOCH TIME: 1763718910.866240
[11/21 15:25:10   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/21 15:25:10   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:10   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:10   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:10   1160s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2296.3M, EPOCH TIME: 1763718910.876526
[11/21 15:25:10   1160s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:10   1160s]   Leaving CCOpt scope - ClockRefiner...
[11/21 15:25:10   1160s]   Assigned high priority to 0 instances.
[11/21 15:25:10   1160s]   Soft fixed 13 clock instances.
[11/21 15:25:10   1160s]   Performing Single Pass Refine Place.
[11/21 15:25:10   1160s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/21 15:25:10   1160s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2296.3M, EPOCH TIME: 1763718910.878237
[11/21 15:25:10   1160s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2296.3M, EPOCH TIME: 1763718910.878310
[11/21 15:25:10   1160s] Processing tracks to init pin-track alignment.
[11/21 15:25:10   1160s] z: 2, totalTracks: 1
[11/21 15:25:10   1160s] z: 4, totalTracks: 1
[11/21 15:25:10   1160s] z: 6, totalTracks: 1
[11/21 15:25:10   1160s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:10   1160s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2296.3M, EPOCH TIME: 1763718910.883141
[11/21 15:25:10   1160s] Info: 13 insts are soft-fixed.
[11/21 15:25:10   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:10   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:10   1160s] # Found 3 fixed insts to be non-legal.
[11/21 15:25:10   1160s] OPERPROF:       Starting CMU at level 4, MEM:2296.3M, EPOCH TIME: 1763718910.893164
[11/21 15:25:10   1160s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2296.3M, EPOCH TIME: 1763718910.894106
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:10   1160s] Info: 13 insts are soft-fixed.
[11/21 15:25:10   1160s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:2296.3M, EPOCH TIME: 1763718910.894886
[11/21 15:25:10   1160s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2296.3M, EPOCH TIME: 1763718910.894930
[11/21 15:25:10   1160s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2296.3M, EPOCH TIME: 1763718910.894966
[11/21 15:25:10   1160s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2296.3MB).
[11/21 15:25:10   1160s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.017, MEM:2296.3M, EPOCH TIME: 1763718910.895649
[11/21 15:25:10   1160s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.017, MEM:2296.3M, EPOCH TIME: 1763718910.895681
[11/21 15:25:10   1160s] TDRefine: refinePlace mode is spiral
[11/21 15:25:10   1160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.9
[11/21 15:25:10   1160s] OPERPROF: Starting RefinePlace at level 1, MEM:2296.3M, EPOCH TIME: 1763718910.895728
[11/21 15:25:10   1160s] *** Starting refinePlace (0:19:21 mem=2296.3M) ***
[11/21 15:25:10   1160s] Total net bbox length = 2.538e+05 (1.217e+05 1.321e+05) (ext = 2.831e+04)
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:10   1160s] Info: 13 insts are soft-fixed.
[11/21 15:25:10   1160s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:10   1160s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:10   1160s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:10   1160s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2296.3M, EPOCH TIME: 1763718910.903057
[11/21 15:25:10   1160s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2296.3M, EPOCH TIME: 1763718910.903508
[11/21 15:25:10   1160s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:10   1160s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:10   1160s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2296.3M, EPOCH TIME: 1763718910.904626
[11/21 15:25:10   1160s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2296.3M, EPOCH TIME: 1763718910.905092
[11/21 15:25:10   1160s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2296.3M, EPOCH TIME: 1763718910.905131
[11/21 15:25:10   1160s] Starting refinePlace ...
[11/21 15:25:10   1160s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:10   1160s] One DDP V2 for no tweak run.
[11/21 15:25:10   1160s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:10   1160s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2296.3M, EPOCH TIME: 1763718910.914717
[11/21 15:25:10   1160s] DDP initSite1 nrRow 167 nrJob 167
[11/21 15:25:10   1160s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2296.3M, EPOCH TIME: 1763718910.914773
[11/21 15:25:10   1160s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2296.3M, EPOCH TIME: 1763718910.914948
[11/21 15:25:10   1160s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2296.3M, EPOCH TIME: 1763718910.914982
[11/21 15:25:10   1160s] DDP markSite nrRow 167 nrJob 167
[11/21 15:25:10   1160s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2296.3M, EPOCH TIME: 1763718910.915355
[11/21 15:25:10   1160s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2296.3M, EPOCH TIME: 1763718910.915389
[11/21 15:25:10   1160s]   Spread Effort: high, standalone mode, useDDP on.
[11/21 15:25:10   1160s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2296.3MB) @(0:19:21 - 0:19:21).
[11/21 15:25:10   1160s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:10   1160s] wireLenOptFixPriorityInst 543 inst fixed
[11/21 15:25:10   1160s] 
[11/21 15:25:10   1160s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:25:11   1160s] Move report: legalization moves 38 insts, mean move: 4.93 um, max move: 12.06 um spiral
[11/21 15:25:11   1160s] 	Max move on inst (DTMF_INST/RESULTS_CONV_INST/i_247): (904.20, 668.08) --> (906.18, 658.00)
[11/21 15:25:11   1160s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[11/21 15:25:11   1160s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:25:11   1160s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2299.3MB) @(0:19:21 - 0:19:21).
[11/21 15:25:11   1160s] Move report: Detail placement moves 38 insts, mean move: 4.93 um, max move: 12.06 um 
[11/21 15:25:11   1160s] 	Max move on inst (DTMF_INST/RESULTS_CONV_INST/i_247): (904.20, 668.08) --> (906.18, 658.00)
[11/21 15:25:11   1160s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2299.3MB
[11/21 15:25:11   1160s] Statistics of distance of Instance movement in refine placement:
[11/21 15:25:11   1160s]   maximum (X+Y) =        12.06 um
[11/21 15:25:11   1160s]   inst (DTMF_INST/RESULTS_CONV_INST/i_247) with max move: (904.2, 668.08) -> (906.18, 658)
[11/21 15:25:11   1160s]   mean    (X+Y) =         4.93 um
[11/21 15:25:11   1160s] Summary Report:
[11/21 15:25:11   1160s] Instances move: 38 (out of 5641 movable)
[11/21 15:25:11   1160s] Instances flipped: 0
[11/21 15:25:11   1160s] Mean displacement: 4.93 um
[11/21 15:25:11   1160s] Max displacement: 12.06 um (Instance: DTMF_INST/RESULTS_CONV_INST/i_247) (904.2, 668.08) -> (906.18, 658)
[11/21 15:25:11   1160s] 	Length: 3 sites, height: 1 rows, site name: tsm3site, cell type: NOR2X1
[11/21 15:25:11   1160s] Total instances moved : 38
[11/21 15:25:11   1160s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.130, REAL:0.127, MEM:2299.3M, EPOCH TIME: 1763718911.031706
[11/21 15:25:11   1160s] Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
[11/21 15:25:11   1160s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2299.3MB
[11/21 15:25:11   1160s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2299.3MB) @(0:19:21 - 0:19:21).
[11/21 15:25:11   1160s] *** Finished refinePlace (0:19:21 mem=2299.3M) ***
[11/21 15:25:11   1160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.9
[11/21 15:25:11   1160s] OPERPROF: Finished RefinePlace at level 1, CPU:0.140, REAL:0.138, MEM:2299.3M, EPOCH TIME: 1763718911.033431
[11/21 15:25:11   1160s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2299.3M, EPOCH TIME: 1763718911.033474
[11/21 15:25:11   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5815).
[11/21 15:25:11   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:11   1160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:11   1160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:11   1160s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:2296.3M, EPOCH TIME: 1763718911.044559
[11/21 15:25:11   1160s]   ClockRefiner summary
[11/21 15:25:11   1160s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 565).
[11/21 15:25:11   1160s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[11/21 15:25:11   1160s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 546).
[11/21 15:25:11   1160s]   Restoring pStatusCts on 13 clock instances.
[11/21 15:25:11   1160s]   Revert refine place priority changes on 0 instances.
[11/21 15:25:11   1160s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:25:11   1160s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.9 real=0:00:01.1)
[11/21 15:25:11   1160s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:11   1160s] UM:*                                                                   CCOpt::Phase::eGRPC
[11/21 15:25:11   1160s]   CCOpt::Phase::Routing...
[11/21 15:25:11   1160s]   Clock implementation routing...
[11/21 15:25:11   1160s]     Leaving CCOpt scope - Routing Tools...
[11/21 15:25:11   1160s] Net route status summary:
[11/21 15:25:11   1160s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:11   1160s]   Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:11   1160s]     Routing using eGR in eGR->NR Step...
[11/21 15:25:11   1160s]       Early Global Route - eGR->Nr High Frequency step...
[11/21 15:25:11   1160s] (ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
[11/21 15:25:11   1160s] (ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
[11/21 15:25:11   1160s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:25:11   1160s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:25:11   1160s] (ccopt eGR): Start to route 19 all nets
[11/21 15:25:11   1160s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2296.32 MB )
[11/21 15:25:11   1160s] (I)      ==================== Layers =====================
[11/21 15:25:11   1160s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:11   1160s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:25:11   1160s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:11   1160s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:25:11   1160s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:25:11   1160s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:25:11   1160s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:25:11   1160s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:25:11   1160s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:25:11   1160s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:25:11   1160s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:25:11   1160s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:25:11   1160s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:25:11   1160s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:25:11   1160s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:11   1160s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:25:11   1160s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:11   1160s] (I)      Started Import and model ( Curr Mem: 2296.32 MB )
[11/21 15:25:11   1160s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:11   1160s] (I)      == Non-default Options ==
[11/21 15:25:11   1160s] (I)      Clean congestion better                            : true
[11/21 15:25:11   1160s] (I)      Estimate vias on DPT layer                         : true
[11/21 15:25:11   1160s] (I)      Clean congestion layer assignment rounds           : 3
[11/21 15:25:11   1160s] (I)      Layer constraints as soft constraints              : true
[11/21 15:25:11   1160s] (I)      Soft top layer                                     : true
[11/21 15:25:11   1160s] (I)      Skip prospective layer relax nets                  : true
[11/21 15:25:11   1160s] (I)      Better NDR handling                                : true
[11/21 15:25:11   1160s] (I)      Improved NDR modeling in LA                        : true
[11/21 15:25:11   1160s] (I)      Routing cost fix for NDR handling                  : true
[11/21 15:25:11   1160s] (I)      Block tracks for preroutes                         : true
[11/21 15:25:11   1160s] (I)      Assign IRoute by net group key                     : true
[11/21 15:25:11   1160s] (I)      Block unroutable channels                          : true
[11/21 15:25:11   1160s] (I)      Block unroutable channels 3D                       : true
[11/21 15:25:11   1160s] (I)      Bound layer relaxed segment wl                     : true
[11/21 15:25:11   1160s] (I)      Blocked pin reach length threshold                 : 2
[11/21 15:25:11   1160s] (I)      Check blockage within NDR space in TA              : true
[11/21 15:25:11   1160s] (I)      Skip must join for term with via pillar            : true
[11/21 15:25:11   1160s] (I)      Model find APA for IO pin                          : true
[11/21 15:25:11   1160s] (I)      On pin location for off pin term                   : true
[11/21 15:25:11   1160s] (I)      Handle EOL spacing                                 : true
[11/21 15:25:11   1160s] (I)      Merge PG vias by gap                               : true
[11/21 15:25:11   1160s] (I)      Maximum routing layer                              : 6
[11/21 15:25:11   1160s] (I)      Route selected nets only                           : true
[11/21 15:25:11   1160s] (I)      Refine MST                                         : true
[11/21 15:25:11   1160s] (I)      Honor PRL                                          : true
[11/21 15:25:11   1160s] (I)      Strong congestion aware                            : true
[11/21 15:25:11   1160s] (I)      Improved initial location for IRoutes              : true
[11/21 15:25:11   1160s] (I)      Multi panel TA                                     : true
[11/21 15:25:11   1160s] (I)      Penalize wire overlap                              : true
[11/21 15:25:11   1160s] (I)      Expand small instance blockage                     : true
[11/21 15:25:11   1160s] (I)      Reduce via in TA                                   : true
[11/21 15:25:11   1160s] (I)      SS-aware routing                                   : true
[11/21 15:25:11   1160s] (I)      Improve tree edge sharing                          : true
[11/21 15:25:11   1160s] (I)      Improve 2D via estimation                          : true
[11/21 15:25:11   1160s] (I)      Refine Steiner tree                                : true
[11/21 15:25:11   1160s] (I)      Build spine tree                                   : true
[11/21 15:25:11   1160s] (I)      Model pass through capacity                        : true
[11/21 15:25:11   1160s] (I)      Extend blockages by a half GCell                   : true
[11/21 15:25:11   1160s] (I)      Consider pin shapes                                : true
[11/21 15:25:11   1160s] (I)      Consider pin shapes for all nodes                  : true
[11/21 15:25:11   1160s] (I)      Consider NR APA                                    : true
[11/21 15:25:11   1160s] (I)      Consider IO pin shape                              : true
[11/21 15:25:11   1160s] (I)      Fix pin connection bug                             : true
[11/21 15:25:11   1160s] (I)      Consider layer RC for local wires                  : true
[11/21 15:25:11   1160s] (I)      Route to clock mesh pin                            : true
[11/21 15:25:11   1160s] (I)      LA-aware pin escape length                         : 2
[11/21 15:25:11   1160s] (I)      Connect multiple ports                             : true
[11/21 15:25:11   1160s] (I)      Split for must join                                : true
[11/21 15:25:11   1160s] (I)      Number of threads                                  : 1
[11/21 15:25:11   1160s] (I)      Routing effort level                               : 10000
[11/21 15:25:11   1160s] (I)      Prefer layer length threshold                      : 8
[11/21 15:25:11   1160s] (I)      Overflow penalty cost                              : 10
[11/21 15:25:11   1160s] (I)      A-star cost                                        : 0.300000
[11/21 15:25:11   1160s] (I)      Misalignment cost                                  : 10.000000
[11/21 15:25:11   1160s] (I)      Threshold for short IRoute                         : 6
[11/21 15:25:11   1160s] (I)      Via cost during post routing                       : 1.000000
[11/21 15:25:11   1160s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/21 15:25:11   1160s] (I)      Source-to-sink ratio                               : 0.300000
[11/21 15:25:11   1160s] (I)      Scenic ratio bound                                 : 3.000000
[11/21 15:25:11   1160s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/21 15:25:11   1160s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/21 15:25:11   1160s] (I)      PG-aware similar topology routing                  : true
[11/21 15:25:11   1160s] (I)      Maze routing via cost fix                          : true
[11/21 15:25:11   1160s] (I)      Apply PRL on PG terms                              : true
[11/21 15:25:11   1160s] (I)      Apply PRL on obs objects                           : true
[11/21 15:25:11   1160s] (I)      Handle range-type spacing rules                    : true
[11/21 15:25:11   1160s] (I)      PG gap threshold multiplier                        : 10.000000
[11/21 15:25:11   1160s] (I)      Parallel spacing query fix                         : true
[11/21 15:25:11   1160s] (I)      Force source to root IR                            : true
[11/21 15:25:11   1160s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/21 15:25:11   1160s] (I)      Do not relax to DPT layer                          : true
[11/21 15:25:11   1160s] (I)      No DPT in post routing                             : true
[11/21 15:25:11   1160s] (I)      Modeling PG via merging fix                        : true
[11/21 15:25:11   1160s] (I)      Shield aware TA                                    : true
[11/21 15:25:11   1160s] (I)      Strong shield aware TA                             : true
[11/21 15:25:11   1160s] (I)      Overflow calculation fix in LA                     : true
[11/21 15:25:11   1160s] (I)      Post routing fix                                   : true
[11/21 15:25:11   1160s] (I)      Strong post routing                                : true
[11/21 15:25:11   1160s] (I)      Access via pillar from top                         : true
[11/21 15:25:11   1160s] (I)      NDR via pillar fix                                 : true
[11/21 15:25:11   1160s] (I)      Violation on path threshold                        : 1
[11/21 15:25:11   1160s] (I)      Pass through capacity modeling                     : true
[11/21 15:25:11   1160s] (I)      Select the non-relaxed segments in post routing stage : true
[11/21 15:25:11   1160s] (I)      Select term pin box for io pin                     : true
[11/21 15:25:11   1160s] (I)      Penalize NDR sharing                               : true
[11/21 15:25:11   1160s] (I)      Enable special modeling                            : false
[11/21 15:25:11   1160s] (I)      Keep fixed segments                                : true
[11/21 15:25:11   1160s] (I)      Reorder net groups by key                          : true
[11/21 15:25:11   1160s] (I)      Increase net scenic ratio                          : true
[11/21 15:25:11   1160s] (I)      Method to set GCell size                           : row
[11/21 15:25:11   1160s] (I)      Connect multiple ports and must join fix           : true
[11/21 15:25:11   1160s] (I)      Avoid high resistance layers                       : true
[11/21 15:25:11   1160s] (I)      Model find APA for IO pin fix                      : true
[11/21 15:25:11   1160s] (I)      Avoid connecting non-metal layers                  : true
[11/21 15:25:11   1160s] (I)      Use track pitch for NDR                            : true
[11/21 15:25:11   1160s] (I)      Enable layer relax to lower layer                  : true
[11/21 15:25:11   1160s] (I)      Enable layer relax to upper layer                  : true
[11/21 15:25:11   1160s] (I)      Top layer relaxation fix                           : true
[11/21 15:25:11   1160s] (I)      Handle non-default track width                     : false
[11/21 15:25:11   1160s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:25:11   1160s] (I)      Use row-based GCell size
[11/21 15:25:11   1160s] (I)      Use row-based GCell align
[11/21 15:25:11   1160s] (I)      layer 0 area = 0
[11/21 15:25:11   1160s] (I)      layer 1 area = 0
[11/21 15:25:11   1160s] (I)      layer 2 area = 0
[11/21 15:25:11   1160s] (I)      layer 3 area = 0
[11/21 15:25:11   1160s] (I)      layer 4 area = 0
[11/21 15:25:11   1160s] (I)      layer 5 area = 0
[11/21 15:25:11   1160s] (I)      GCell unit size   : 10080
[11/21 15:25:11   1160s] (I)      GCell multiplier  : 1
[11/21 15:25:11   1160s] (I)      GCell row height  : 10080
[11/21 15:25:11   1160s] (I)      Actual row height : 10080
[11/21 15:25:11   1160s] (I)      GCell align ref   : 670560 670880
[11/21 15:25:11   1160s] [NR-eGR] Track table information for default rule: 
[11/21 15:25:11   1160s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:25:11   1160s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:25:11   1160s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:25:11   1160s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:25:11   1160s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:25:11   1160s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:25:11   1160s] (I)      ================ Default via ================
[11/21 15:25:11   1160s] (I)      +---+------------------+--------------------+
[11/21 15:25:11   1160s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:25:11   1160s] (I)      +---+------------------+--------------------+
[11/21 15:25:11   1160s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:25:11   1160s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:25:11   1160s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:25:11   1160s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:25:11   1160s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:25:11   1160s] (I)      +---+------------------+--------------------+
[11/21 15:25:11   1160s] [NR-eGR] Read 4796 PG shapes
[11/21 15:25:11   1160s] [NR-eGR] Read 0 clock shapes
[11/21 15:25:11   1160s] [NR-eGR] Read 0 other shapes
[11/21 15:25:11   1160s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:25:11   1160s] [NR-eGR] #Instance Blockages : 3227
[11/21 15:25:11   1160s] [NR-eGR] #PG Blockages       : 4796
[11/21 15:25:11   1160s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:25:11   1160s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:25:11   1160s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:25:11   1160s] [NR-eGR] #Other Blockages    : 0
[11/21 15:25:11   1160s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:25:11   1160s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/21 15:25:11   1160s] [NR-eGR] Read 6015 nets ( ignored 5996 )
[11/21 15:25:11   1160s] [NR-eGR] Connected 0 must-join pins/ports
[11/21 15:25:11   1160s] (I)      early_global_route_priority property id does not exist.
[11/21 15:25:11   1160s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/21 15:25:11   1160s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/21 15:25:11   1160s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/21 15:25:11   1160s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/21 15:25:11   1160s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/21 15:25:11   1160s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/21 15:25:11   1160s] (I)      Moved 3 terms for better access 
[11/21 15:25:11   1160s] (I)      Number of ignored nets                =      0
[11/21 15:25:11   1160s] (I)      Number of connected nets              =      0
[11/21 15:25:11   1160s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/21 15:25:11   1160s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:25:11   1160s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:25:11   1160s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:25:11   1160s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:25:11   1160s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:25:11   1160s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:25:11   1160s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:25:11   1160s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:25:11   1160s] [NR-eGR] There are 19 clock nets ( 19 with NDR ).
[11/21 15:25:11   1160s] (I)      Ndr track 0 does not exist
[11/21 15:25:11   1160s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:25:11   1160s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:25:11   1160s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:25:11   1160s] (I)      Site width          :  1320  (dbu)
[11/21 15:25:11   1160s] (I)      Row height          : 10080  (dbu)
[11/21 15:25:11   1160s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:25:11   1160s] (I)      GCell width         : 10080  (dbu)
[11/21 15:25:11   1160s] (I)      GCell height        : 10080  (dbu)
[11/21 15:25:11   1160s] (I)      Grid                :   300   300     6
[11/21 15:25:11   1160s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/21 15:25:11   1160s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/21 15:25:11   1160s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/21 15:25:11   1160s] (I)      Default wire width  :   460   560   560   560   560   880
[11/21 15:25:11   1160s] (I)      Default wire space  :   460   560   560   560   560   920
[11/21 15:25:11   1160s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/21 15:25:11   1160s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/21 15:25:11   1160s] (I)      First track coord   :   560   660   560   660  1680   660
[11/21 15:25:11   1160s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/21 15:25:11   1160s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/21 15:25:11   1160s] (I)      Num of masks        :     1     1     1     1     1     1
[11/21 15:25:11   1160s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/21 15:25:11   1160s] (I)      --------------------------------------------------------
[11/21 15:25:11   1160s] 
[11/21 15:25:11   1160s] [NR-eGR] ============ Routing rule table ============
[11/21 15:25:11   1160s] [NR-eGR] Rule id: 0  Nets: 19
[11/21 15:25:11   1160s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[11/21 15:25:11   1160s] (I)                    Layer     2     3     4     5     6 
[11/21 15:25:11   1160s] (I)                    Pitch  2640  2240  2640  4480  5280 
[11/21 15:25:11   1160s] (I)             #Used tracks     2     2     2     2     2 
[11/21 15:25:11   1160s] (I)       #Fully used tracks     1     1     1     1     1 
[11/21 15:25:11   1160s] [NR-eGR] ========================================
[11/21 15:25:11   1160s] [NR-eGR] 
[11/21 15:25:11   1160s] (I)      =============== Blocked Tracks ===============
[11/21 15:25:11   1160s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:11   1160s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:25:11   1160s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:11   1160s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:25:11   1160s] (I)      |     2 |  687300 |   378513 |        55.07% |
[11/21 15:25:11   1160s] (I)      |     3 |  810000 |   455558 |        56.24% |
[11/21 15:25:11   1160s] (I)      |     4 |  687300 |   396588 |        57.70% |
[11/21 15:25:11   1160s] (I)      |     5 |  405000 |   198637 |        49.05% |
[11/21 15:25:11   1160s] (I)      |     6 |  343800 |   167870 |        48.83% |
[11/21 15:25:11   1160s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:11   1160s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2299.93 MB )
[11/21 15:25:11   1160s] (I)      Reset routing kernel
[11/21 15:25:11   1160s] (I)      Started Global Routing ( Curr Mem: 2299.93 MB )
[11/21 15:25:11   1160s] (I)      totalPins=578  totalGlobalPin=568 (98.27%)
[11/21 15:25:11   1160s] (I)      total 2D Cap : 674057 = (367515 H, 306542 V)
[11/21 15:25:11   1160s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[11/21 15:25:11   1160s] (I)      
[11/21 15:25:11   1160s] (I)      ============  Phase 1a Route ============
[11/21 15:25:11   1160s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 15:25:11   1160s] (I)      Usage: 1658 = (744 H, 914 V) = (0.20% H, 0.30% V) = (3.750e+03um H, 4.607e+03um V)
[11/21 15:25:11   1160s] (I)      
[11/21 15:25:11   1160s] (I)      ============  Phase 1b Route ============
[11/21 15:25:11   1160s] (I)      Usage: 1657 = (744 H, 913 V) = (0.20% H, 0.30% V) = (3.750e+03um H, 4.602e+03um V)
[11/21 15:25:11   1160s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.351280e+03um
[11/21 15:25:11   1160s] (I)      
[11/21 15:25:11   1160s] (I)      ============  Phase 1c Route ============
[11/21 15:25:11   1160s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:11   1160s] (I)      Usage: 1657 = (744 H, 913 V) = (0.20% H, 0.30% V) = (3.750e+03um H, 4.602e+03um V)
[11/21 15:25:11   1160s] (I)      
[11/21 15:25:11   1160s] (I)      ============  Phase 1d Route ============
[11/21 15:25:11   1160s] (I)      Usage: 1660 = (747 H, 913 V) = (0.20% H, 0.30% V) = (3.765e+03um H, 4.602e+03um V)
[11/21 15:25:11   1160s] (I)      
[11/21 15:25:11   1160s] (I)      ============  Phase 1e Route ============
[11/21 15:25:11   1160s] (I)      Usage: 1660 = (747 H, 913 V) = (0.20% H, 0.30% V) = (3.765e+03um H, 4.602e+03um V)
[11/21 15:25:11   1160s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.366400e+03um
[11/21 15:25:11   1160s] (I)      
[11/21 15:25:11   1160s] (I)      ============  Phase 1f Route ============
[11/21 15:25:11   1160s] (I)      Usage: 1673 = (758 H, 915 V) = (0.21% H, 0.30% V) = (3.820e+03um H, 4.612e+03um V)
[11/21 15:25:11   1160s] (I)      
[11/21 15:25:11   1160s] (I)      ============  Phase 1g Route ============
[11/21 15:25:11   1160s] (I)      Usage: 1568 = (719 H, 849 V) = (0.20% H, 0.28% V) = (3.624e+03um H, 4.279e+03um V)
[11/21 15:25:11   1160s] (I)      #Nets         : 19
[11/21 15:25:11   1160s] (I)      #Relaxed nets : 6
[11/21 15:25:11   1160s] (I)      Wire length   : 433
[11/21 15:25:11   1160s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[11/21 15:25:11   1160s] (I)      
[11/21 15:25:11   1160s] (I)      ============  Phase 1h Route ============
[11/21 15:25:11   1160s] (I)      Usage: 1501 = (704 H, 797 V) = (0.19% H, 0.26% V) = (3.548e+03um H, 4.017e+03um V)
[11/21 15:25:11   1161s] (I)      total 2D Cap : 1070863 = (582540 H, 488323 V)
[11/21 15:25:11   1161s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1a Route ============
[11/21 15:25:11   1161s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 26
[11/21 15:25:11   1161s] (I)      Usage: 2725 = (1252 H, 1473 V) = (0.21% H, 0.30% V) = (6.310e+03um H, 7.424e+03um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1b Route ============
[11/21 15:25:11   1161s] (I)      Usage: 2725 = (1252 H, 1473 V) = (0.21% H, 0.30% V) = (6.310e+03um H, 7.424e+03um V)
[11/21 15:25:11   1161s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.373400e+04um
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1c Route ============
[11/21 15:25:11   1161s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:11   1161s] (I)      Usage: 2725 = (1252 H, 1473 V) = (0.21% H, 0.30% V) = (6.310e+03um H, 7.424e+03um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1d Route ============
[11/21 15:25:11   1161s] (I)      Usage: 2726 = (1253 H, 1473 V) = (0.22% H, 0.30% V) = (6.315e+03um H, 7.424e+03um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1e Route ============
[11/21 15:25:11   1161s] (I)      Usage: 2726 = (1253 H, 1473 V) = (0.22% H, 0.30% V) = (6.315e+03um H, 7.424e+03um V)
[11/21 15:25:11   1161s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.373904e+04um
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1f Route ============
[11/21 15:25:11   1161s] (I)      Usage: 2727 = (1254 H, 1473 V) = (0.22% H, 0.30% V) = (6.320e+03um H, 7.424e+03um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1g Route ============
[11/21 15:25:11   1161s] (I)      Usage: 2626 = (1224 H, 1402 V) = (0.21% H, 0.29% V) = (6.169e+03um H, 7.066e+03um V)
[11/21 15:25:11   1161s] (I)      #Nets         : 6
[11/21 15:25:11   1161s] (I)      #Relaxed nets : 5
[11/21 15:25:11   1161s] (I)      Wire length   : 57
[11/21 15:25:11   1161s] [NR-eGR] Create a new net group with 5 nets and layer range [2, 6]
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1h Route ============
[11/21 15:25:11   1161s] (I)      Usage: 2626 = (1224 H, 1402 V) = (0.21% H, 0.29% V) = (6.169e+03um H, 7.066e+03um V)
[11/21 15:25:11   1161s] (I)      total 2D Cap : 1398979 = (582540 H, 816439 V)
[11/21 15:25:11   1161s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [2, 6]
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1a Route ============
[11/21 15:25:11   1161s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 27
[11/21 15:25:11   1161s] (I)      Usage: 4836 = (2252 H, 2584 V) = (0.39% H, 0.32% V) = (1.135e+04um H, 1.302e+04um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1b Route ============
[11/21 15:25:11   1161s] (I)      Usage: 4836 = (2252 H, 2584 V) = (0.39% H, 0.32% V) = (1.135e+04um H, 1.302e+04um V)
[11/21 15:25:11   1161s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.437344e+04um
[11/21 15:25:11   1161s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/21 15:25:11   1161s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1c Route ============
[11/21 15:25:11   1161s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:11   1161s] (I)      Usage: 4836 = (2252 H, 2584 V) = (0.39% H, 0.32% V) = (1.135e+04um H, 1.302e+04um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1d Route ============
[11/21 15:25:11   1161s] (I)      Usage: 4863 = (2281 H, 2582 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.301e+04um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1e Route ============
[11/21 15:25:11   1161s] (I)      Usage: 4863 = (2281 H, 2582 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.301e+04um V)
[11/21 15:25:11   1161s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.450952e+04um
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1f Route ============
[11/21 15:25:11   1161s] (I)      Usage: 4863 = (2281 H, 2582 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.301e+04um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1g Route ============
[11/21 15:25:11   1161s] (I)      Usage: 4859 = (2282 H, 2577 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.299e+04um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] (I)      ============  Phase 1h Route ============
[11/21 15:25:11   1161s] (I)      Usage: 4859 = (2281 H, 2578 V) = (0.39% H, 0.32% V) = (1.150e+04um H, 1.299e+04um V)
[11/21 15:25:11   1161s] (I)      
[11/21 15:25:11   1161s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:25:11   1161s] [NR-eGR]                        OverCon            
[11/21 15:25:11   1161s] [NR-eGR]                         #Gcell     %Gcell
[11/21 15:25:11   1161s] [NR-eGR]        Layer               (1)    OverCon
[11/21 15:25:11   1161s] [NR-eGR] ----------------------------------------------
[11/21 15:25:11   1161s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:11   1161s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:11   1161s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:11   1161s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)   ( 0.00%) 
[11/21 15:25:11   1161s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:11   1161s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:11   1161s] [NR-eGR] ----------------------------------------------
[11/21 15:25:11   1161s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/21 15:25:11   1161s] [NR-eGR] 
[11/21 15:25:11   1161s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2299.93 MB )
[11/21 15:25:11   1161s] (I)      total 2D Cap : 1413096 = (586615 H, 826481 V)
[11/21 15:25:11   1161s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/21 15:25:11   1161s] (I)      ============= Track Assignment ============
[11/21 15:25:11   1161s] (I)      Started Track Assignment (1T) ( Curr Mem: 2299.93 MB )
[11/21 15:25:11   1161s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:25:11   1161s] (I)      Run Multi-thread track assignment
[11/21 15:25:11   1161s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2299.93 MB )
[11/21 15:25:11   1161s] (I)      Started Export ( Curr Mem: 2299.93 MB )
[11/21 15:25:11   1161s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:25:11   1161s] [NR-eGR] -----------------------------------
[11/21 15:25:11   1161s] [NR-eGR]  Metal1  (1H)             0  22226 
[11/21 15:25:11   1161s] [NR-eGR]  Metal2  (2V)         98352  30852 
[11/21 15:25:11   1161s] [NR-eGR]  Metal3  (3H)        157441   4431 
[11/21 15:25:11   1161s] [NR-eGR]  Metal4  (4V)         62216    110 
[11/21 15:25:11   1161s] [NR-eGR]  Metal5  (5H)           570     61 
[11/21 15:25:11   1161s] [NR-eGR]  Metal6  (6V)           311      0 
[11/21 15:25:11   1161s] [NR-eGR] -----------------------------------
[11/21 15:25:11   1161s] [NR-eGR]          Total       318890  57680 
[11/21 15:25:11   1161s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:11   1161s] [NR-eGR] Total half perimeter of net bounding box: 253979um
[11/21 15:25:11   1161s] [NR-eGR] Total length: 318890um, number of vias: 57680
[11/21 15:25:11   1161s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:11   1161s] [NR-eGR] Total eGR-routed clock nets wire length: 8524um, number of vias: 1648
[11/21 15:25:11   1161s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:11   1161s] [NR-eGR] Report for selected net(s) only.
[11/21 15:25:11   1161s] [NR-eGR]                 Length (um)  Vias 
[11/21 15:25:11   1161s] [NR-eGR] ----------------------------------
[11/21 15:25:11   1161s] [NR-eGR]  Metal1  (1H)             0   575 
[11/21 15:25:11   1161s] [NR-eGR]  Metal2  (2V)          1331   643 
[11/21 15:25:11   1161s] [NR-eGR]  Metal3  (3H)          3321   373 
[11/21 15:25:11   1161s] [NR-eGR]  Metal4  (4V)          2992    53 
[11/21 15:25:11   1161s] [NR-eGR]  Metal5  (5H)           570     4 
[11/21 15:25:11   1161s] [NR-eGR]  Metal6  (6V)           311     0 
[11/21 15:25:11   1161s] [NR-eGR] ----------------------------------
[11/21 15:25:11   1161s] [NR-eGR]          Total         8524  1648 
[11/21 15:25:11   1161s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:11   1161s] [NR-eGR] Total half perimeter of net bounding box: 3908um
[11/21 15:25:11   1161s] [NR-eGR] Total length: 8524um, number of vias: 1648
[11/21 15:25:11   1161s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:11   1161s] [NR-eGR] Total routed clock nets wire length: 8524um, number of vias: 1648
[11/21 15:25:11   1161s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:11   1161s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2299.93 MB )
[11/21 15:25:11   1161s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.20 sec, Curr Mem: 2299.93 MB )
[11/21 15:25:11   1161s] (I)      ======================================== Runtime Summary ========================================
[11/21 15:25:11   1161s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/21 15:25:11   1161s] (I)      -------------------------------------------------------------------------------------------------
[11/21 15:25:11   1161s] (I)       Early Global Route kernel                   100.00%  721.02 sec  721.21 sec  0.20 sec  0.19 sec 
[11/21 15:25:11   1161s] (I)       +-Import and model                           29.30%  721.02 sec  721.07 sec  0.06 sec  0.06 sec 
[11/21 15:25:11   1161s] (I)       | +-Create place DB                           7.01%  721.02 sec  721.03 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | +-Import place data                       6.97%  721.02 sec  721.03 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Read instances and placement          2.05%  721.02 sec  721.02 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Read nets                             4.83%  721.02 sec  721.03 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | +-Create route DB                          19.30%  721.03 sec  721.07 sec  0.04 sec  0.04 sec 
[11/21 15:25:11   1161s] (I)       | | +-Import route data (1T)                 18.88%  721.03 sec  721.07 sec  0.04 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.97%  721.03 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Read routing blockages              0.00%  721.03 sec  721.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Read instance blockages             0.60%  721.03 sec  721.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Read PG blockages                   0.06%  721.03 sec  721.03 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Read clock blockages                0.01%  721.03 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Read other blockages                0.01%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Read halo blockages                 0.02%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Read boundary cut boxes             0.00%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Read blackboxes                       0.01%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Read prerouted                        0.83%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Read unlegalized nets                 0.17%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Read nets                             0.04%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Set up via pillars                    0.00%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Initialize 3D grid graph              1.03%  721.04 sec  721.04 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Model blockage capacity              14.64%  721.04 sec  721.07 sec  0.03 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Initialize 3D capacity             13.45%  721.04 sec  721.07 sec  0.03 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Move terms for access (1T)            0.12%  721.07 sec  721.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Read aux data                             0.00%  721.07 sec  721.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Others data preparation                   0.10%  721.07 sec  721.07 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Create route kernel                       2.41%  721.07 sec  721.07 sec  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       +-Global Routing                             47.04%  721.07 sec  721.17 sec  0.09 sec  0.09 sec 
[11/21 15:25:11   1161s] (I)       | +-Initialization                            0.21%  721.08 sec  721.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Net group 1                              17.38%  721.08 sec  721.11 sec  0.03 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)       | | +-Generate topology                       1.49%  721.08 sec  721.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1a                                1.02%  721.08 sec  721.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Pattern routing (1T)                  0.36%  721.08 sec  721.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.45%  721.08 sec  721.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1b                                0.71%  721.09 sec  721.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Monotonic routing (1T)                0.48%  721.09 sec  721.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1c                                0.88%  721.09 sec  721.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Two level Routing                     0.83%  721.09 sec  721.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Two Level Routing (Regular)         0.24%  721.09 sec  721.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Two Level Routing (Strong)          0.23%  721.09 sec  721.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1d                                5.23%  721.09 sec  721.10 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Detoured routing (1T)                 5.18%  721.09 sec  721.10 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1e                                0.19%  721.10 sec  721.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Route legalization                    0.05%  721.10 sec  721.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Legalize Blockage Violations        0.01%  721.10 sec  721.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1f                                2.13%  721.10 sec  721.10 sec  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Congestion clean                      2.09%  721.10 sec  721.10 sec  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1g                                1.59%  721.10 sec  721.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Post Routing                          1.54%  721.10 sec  721.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1h                                0.71%  721.11 sec  721.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Post Routing                          0.66%  721.11 sec  721.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Layer assignment (1T)                   0.18%  721.11 sec  721.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Net group 2                              14.09%  721.11 sec  721.14 sec  0.03 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)       | | +-Generate topology                       1.26%  721.11 sec  721.11 sec  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1a                                0.92%  721.12 sec  721.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Pattern routing (1T)                  0.34%  721.12 sec  721.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.40%  721.12 sec  721.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1b                                0.53%  721.12 sec  721.12 sec  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Monotonic routing (1T)                0.33%  721.12 sec  721.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1c                                0.74%  721.12 sec  721.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Two level Routing                     0.70%  721.12 sec  721.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Two Level Routing (Regular)         0.17%  721.12 sec  721.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  721.12 sec  721.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1d                                5.00%  721.12 sec  721.13 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Detoured routing (1T)                 4.94%  721.12 sec  721.13 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1e                                0.19%  721.13 sec  721.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Route legalization                    0.04%  721.13 sec  721.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Legalize Blockage Violations        0.01%  721.13 sec  721.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1f                                0.23%  721.13 sec  721.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Congestion clean                      0.19%  721.13 sec  721.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1g                                0.97%  721.13 sec  721.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Post Routing                          0.92%  721.13 sec  721.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1h                                0.20%  721.14 sec  721.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Post Routing                          0.16%  721.14 sec  721.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Layer assignment (1T)                   0.06%  721.14 sec  721.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Net group 3                              12.84%  721.14 sec  721.16 sec  0.03 sec  0.02 sec 
[11/21 15:25:11   1161s] (I)       | | +-Generate topology                       0.00%  721.14 sec  721.14 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1a                                1.14%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Pattern routing (1T)                  0.33%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.38%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Add via demand to 2D                  0.30%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1b                                0.52%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Monotonic routing (1T)                0.32%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1c                                0.74%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Two level Routing                     0.69%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Two Level Routing (Regular)         0.16%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1d                                1.12%  721.15 sec  721.15 sec  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Detoured routing (1T)                 1.07%  721.15 sec  721.15 sec  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1e                                0.18%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Route legalization                    0.04%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | | +-Legalize Blockage Violations        0.00%  721.15 sec  721.15 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1f                                0.20%  721.16 sec  721.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Congestion clean                      0.16%  721.16 sec  721.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1g                                0.47%  721.16 sec  721.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Post Routing                          0.42%  721.16 sec  721.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Phase 1h                                0.44%  721.16 sec  721.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | | +-Post Routing                          0.39%  721.16 sec  721.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Layer assignment (1T)                   0.35%  721.16 sec  721.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       +-Export 3D cong map                          5.13%  721.17 sec  721.18 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | +-Export 2D cong map                        0.67%  721.18 sec  721.18 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       +-Extract Global 3D Wires                     0.01%  721.18 sec  721.18 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       +-Track Assignment (1T)                       7.65%  721.18 sec  721.19 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | +-Initialization                            0.01%  721.18 sec  721.18 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Track Assignment Kernel                   7.50%  721.18 sec  721.19 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | +-Free Memory                               0.00%  721.19 sec  721.19 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       +-Export                                      9.02%  721.19 sec  721.21 sec  0.02 sec  0.02 sec 
[11/21 15:25:11   1161s] (I)       | +-Export DB wires                           0.38%  721.19 sec  721.19 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Export all nets                         0.26%  721.19 sec  721.19 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | | +-Set wire vias                           0.04%  721.19 sec  721.19 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Report wirelength                         4.54%  721.19 sec  721.20 sec  0.01 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       | +-Update net boxes                          3.93%  721.20 sec  721.21 sec  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)       | +-Update timing                             0.00%  721.21 sec  721.21 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)       +-Postprocess design                          0.58%  721.21 sec  721.21 sec  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)      ======================= Summary by functions ========================
[11/21 15:25:11   1161s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:25:11   1161s] (I)      ---------------------------------------------------------------------
[11/21 15:25:11   1161s] (I)        0  Early Global Route kernel           100.00%  0.20 sec  0.19 sec 
[11/21 15:25:11   1161s] (I)        1  Global Routing                       47.04%  0.09 sec  0.09 sec 
[11/21 15:25:11   1161s] (I)        1  Import and model                     29.30%  0.06 sec  0.06 sec 
[11/21 15:25:11   1161s] (I)        1  Export                                9.02%  0.02 sec  0.02 sec 
[11/21 15:25:11   1161s] (I)        1  Track Assignment (1T)                 7.65%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        1  Export 3D cong map                    5.13%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        1  Postprocess design                    0.58%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        2  Create route DB                      19.30%  0.04 sec  0.04 sec 
[11/21 15:25:11   1161s] (I)        2  Net group 1                          17.38%  0.03 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)        2  Net group 2                          14.09%  0.03 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)        2  Net group 3                          12.84%  0.03 sec  0.02 sec 
[11/21 15:25:11   1161s] (I)        2  Track Assignment Kernel               7.50%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        2  Create place DB                       7.01%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        2  Report wirelength                     4.54%  0.01 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        2  Update net boxes                      3.93%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        2  Create route kernel                   2.41%  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        2  Export 2D cong map                    0.67%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        2  Export DB wires                       0.38%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        2  Initialization                        0.22%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        3  Import route data (1T)               18.88%  0.04 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)        3  Phase 1d                             11.34%  0.02 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)        3  Import place data                     6.97%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        3  Phase 1a                              3.08%  0.01 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        3  Phase 1g                              3.03%  0.01 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        3  Generate topology                     2.75%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        3  Phase 1f                              2.57%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        3  Phase 1c                              2.36%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        3  Phase 1b                              1.75%  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        3  Phase 1h                              1.35%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        3  Layer assignment (1T)                 0.59%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        3  Phase 1e                              0.56%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        3  Export all nets                       0.26%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        3  Set wire vias                         0.04%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Model blockage capacity              14.64%  0.03 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)        4  Detoured routing (1T)                11.19%  0.02 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)        4  Read nets                             4.87%  0.01 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        4  Post Routing                          4.10%  0.01 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Congestion clean                      2.44%  0.00 sec  0.01 sec 
[11/21 15:25:11   1161s] (I)        4  Two level Routing                     2.22%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Read instances and placement          2.05%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Pattern Routing Avoiding Blockages    1.22%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Monotonic routing (1T)                1.13%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Pattern routing (1T)                  1.03%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Initialize 3D grid graph              1.03%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Read blockages ( Layer 2-6 )          0.97%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Read prerouted                        0.83%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Add via demand to 2D                  0.30%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Read unlegalized nets                 0.17%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Route legalization                    0.13%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Move terms for access (1T)            0.12%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Initialize 3D capacity               13.45%  0.03 sec  0.03 sec 
[11/21 15:25:11   1161s] (I)        5  Read instance blockages               0.60%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Two Level Routing (Regular)           0.58%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Two Level Routing (Strong)            0.57%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Read PG blockages                     0.06%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Legalize Blockage Violations          0.02%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:25:11   1161s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/21 15:25:11   1161s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/21 15:25:11   1161s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/21 15:25:11   1161s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:11   1161s] UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
[11/21 15:25:11   1161s]     Routing using eGR in eGR->NR Step done.
[11/21 15:25:11   1161s]     Routing using NR in eGR->NR Step...
[11/21 15:25:11   1161s] 
[11/21 15:25:11   1161s] CCOPT: Preparing to route 19 clock nets with NanoRoute.
[11/21 15:25:11   1161s]   All net are default rule.
[11/21 15:25:11   1161s]   Preferred NanoRoute mode settings: Current
[11/21 15:25:11   1161s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/21 15:25:11   1161s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[11/21 15:25:11   1161s] To increase the message display limit, refer to the product command reference manual.
[11/21 15:25:11   1161s]       Clock detailed routing...
[11/21 15:25:11   1161s]         NanoRoute...
[11/21 15:25:11   1161s] % Begin globalDetailRoute (date=11/21 15:25:11, mem=1361.8M)
[11/21 15:25:11   1161s] 
[11/21 15:25:11   1161s] globalDetailRoute
[11/21 15:25:11   1161s] 
[11/21 15:25:11   1161s] #Start globalDetailRoute on Fri Nov 21 15:25:11 2025
[11/21 15:25:11   1161s] #
[11/21 15:25:11   1161s] ### Time Record (globalDetailRoute) is installed.
[11/21 15:25:11   1161s] ### Time Record (Pre Callback) is installed.
[11/21 15:25:11   1161s] ### Time Record (Pre Callback) is uninstalled.
[11/21 15:25:11   1161s] ### Time Record (DB Import) is installed.
[11/21 15:25:11   1161s] ### Time Record (Timing Data Generation) is installed.
[11/21 15:25:11   1161s] ### Time Record (Timing Data Generation) is uninstalled.
[11/21 15:25:11   1161s] ### Net info: total nets: 8393
[11/21 15:25:11   1161s] ### Net info: dirty nets: 0
[11/21 15:25:11   1161s] ### Net info: marked as disconnected nets: 0
[11/21 15:25:11   1161s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=19)
[11/21 15:25:11   1161s] #num needed restored net=0
[11/21 15:25:11   1161s] #need_extraction net=0 (total=8393)
[11/21 15:25:11   1161s] ### Net info: fully routed nets: 19
[11/21 15:25:11   1161s] ### Net info: trivial (< 2 pins) nets: 2377
[11/21 15:25:11   1161s] ### Net info: unrouted nets: 5997
[11/21 15:25:11   1161s] ### Net info: re-extraction nets: 0
[11/21 15:25:11   1161s] ### Net info: selected nets: 19
[11/21 15:25:11   1161s] ### Net info: ignored nets: 0
[11/21 15:25:11   1161s] ### Net info: skip routing nets: 0
[11/21 15:25:11   1161s] ### import design signature (9): route=1512511784 fixed_route=726597048 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1873688686 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=1102459559 pin_access=2116790285 inst_pattern=1
[11/21 15:25:11   1161s] ### Time Record (DB Import) is uninstalled.
[11/21 15:25:11   1161s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/21 15:25:11   1161s] #
[11/21 15:25:11   1161s] #Wire/Via statistics before line assignment ...
[11/21 15:25:11   1161s] #Total number of nets with non-default rule or having extra spacing = 19
[11/21 15:25:11   1161s] #Total wire length = 8524 um.
[11/21 15:25:11   1161s] #Total half perimeter of net bounding box = 3948 um.
[11/21 15:25:11   1161s] #Total wire length on LAYER Metal1 = 0 um.
[11/21 15:25:11   1161s] #Total wire length on LAYER Metal2 = 1331 um.
[11/21 15:25:11   1161s] #Total wire length on LAYER Metal3 = 3321 um.
[11/21 15:25:11   1161s] #Total wire length on LAYER Metal4 = 2992 um.
[11/21 15:25:11   1161s] #Total wire length on LAYER Metal5 = 570 um.
[11/21 15:25:11   1161s] #Total wire length on LAYER Metal6 = 311 um.
[11/21 15:25:11   1161s] #Total number of vias = 1648
[11/21 15:25:11   1161s] #Up-Via Summary (total 1648):
[11/21 15:25:11   1161s] #           
[11/21 15:25:11   1161s] #-----------------------
[11/21 15:25:11   1161s] # Metal1            575
[11/21 15:25:11   1161s] # Metal2            643
[11/21 15:25:11   1161s] # Metal3            373
[11/21 15:25:11   1161s] # Metal4             53
[11/21 15:25:11   1161s] # Metal5              4
[11/21 15:25:11   1161s] #-----------------------
[11/21 15:25:11   1161s] #                  1648 
[11/21 15:25:11   1161s] #
[11/21 15:25:11   1161s] ### Time Record (Data Preparation) is installed.
[11/21 15:25:11   1161s] #Start routing data preparation on Fri Nov 21 15:25:11 2025
[11/21 15:25:11   1161s] #
[11/21 15:25:12   1161s] #Minimum voltage of a net in the design = 0.000.
[11/21 15:25:12   1161s] #Maximum voltage of a net in the design = 1.980.
[11/21 15:25:12   1161s] #Voltage range [0.000 - 1.980] has 8391 nets.
[11/21 15:25:12   1161s] #Voltage range [0.000 - 0.000] has 1 net.
[11/21 15:25:12   1161s] #Voltage range [1.620 - 1.980] has 1 net.
[11/21 15:25:12   1161s] #Build and mark too close pins for the same net.
[11/21 15:25:12   1161s] ### Time Record (Cell Pin Access) is installed.
[11/21 15:25:12   1161s] #Initial pin access analysis.
[11/21 15:25:12   1161s] #Detail pin access analysis.
[11/21 15:25:12   1161s] ### Time Record (Cell Pin Access) is uninstalled.
[11/21 15:25:12   1161s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/21 15:25:12   1161s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/21 15:25:12   1161s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/21 15:25:12   1161s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.56000
[11/21 15:25:12   1161s] # Metal5       H   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.56000
[11/21 15:25:12   1161s] # Metal6       V   Track-Pitch = 1.32000    Line-2-Via Pitch = 0.95000
[11/21 15:25:12   1161s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1370.22 (MB), peak = 1497.85 (MB)
[11/21 15:25:12   1161s] #Regenerating Ggrids automatically.
[11/21 15:25:12   1161s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[11/21 15:25:12   1161s] #Using automatically generated G-grids.
[11/21 15:25:12   1161s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/21 15:25:12   1161s] #Done routing data preparation.
[11/21 15:25:12   1161s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1373.55 (MB), peak = 1497.85 (MB)
[11/21 15:25:12   1161s] ### Time Record (Data Preparation) is uninstalled.
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Connectivity extraction summary:
[11/21 15:25:12   1161s] #19 routed net(s) are imported.
[11/21 15:25:12   1161s] #2434 nets are fixed|skipped|trivial (not extracted).
[11/21 15:25:12   1161s] #Total number of nets = 2453.
[11/21 15:25:12   1161s] ### Total number of dirty nets = 21.
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Data initialization: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/21 15:25:12   1161s] 
[11/21 15:25:12   1161s] Trim Metal Layers:
[11/21 15:25:12   1161s] LayerId::1 widthSet size::4
[11/21 15:25:12   1161s] LayerId::2 widthSet size::4
[11/21 15:25:12   1161s] LayerId::3 widthSet size::4
[11/21 15:25:12   1161s] LayerId::4 widthSet size::4
[11/21 15:25:12   1161s] LayerId::5 widthSet size::4
[11/21 15:25:12   1161s] LayerId::6 widthSet size::3
[11/21 15:25:12   1161s] Updating RC grid for preRoute extraction ...
[11/21 15:25:12   1161s] eee: pegSigSF::1.070000
[11/21 15:25:12   1161s] Initializing multi-corner capacitance tables ... 
[11/21 15:25:12   1161s] Initializing multi-corner resistance tables ...
[11/21 15:25:12   1161s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:25:12   1161s] eee: l::2 avDens::0.006429 usedTrk::11.567460 availTrk::1799.307818 sigTrk::11.567460
[11/21 15:25:12   1161s] eee: l::3 avDens::0.002027 usedTrk::2.380952 availTrk::1174.723606 sigTrk::2.380952
[11/21 15:25:12   1161s] eee: l::4 avDens::0.009405 usedTrk::2.333333 availTrk::248.084067 sigTrk::2.333333
[11/21 15:25:12   1161s] eee: l::5 avDens::0.036959 usedTrk::120.465278 availTrk::3259.390550 sigTrk::120.465278
[11/21 15:25:12   1161s] eee: l::6 avDens::0.044150 usedTrk::244.467461 availTrk::5537.255712 sigTrk::244.467461
[11/21 15:25:12   1161s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:12   1161s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.375993 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.834900 pMod=82 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/21 15:25:12   1161s] #Successfully loaded pre-route RC model
[11/21 15:25:12   1161s] #Enabled timing driven Line Assignment.
[11/21 15:25:12   1161s] ### Time Record (Line Assignment) is installed.
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Begin Line Assignment ...
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Begin build data ...
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Distribution of nets:
[11/21 15:25:12   1161s] #     3357 ( 2         pin),   1092 ( 3         pin),    558 ( 4         pin),
[11/21 15:25:12   1161s] #      248 ( 5         pin),    130 ( 6         pin),     91 ( 7         pin),
[11/21 15:25:12   1161s] #       52 ( 8         pin),     41 ( 9         pin),    323 (10-19      pin),
[11/21 15:25:12   1161s] #       24 (20-29      pin),     24 (30-39      pin),      6 (40-49      pin),
[11/21 15:25:12   1161s] #        2 (50-59      pin),      6 (60-69      pin),      1 (70-79      pin),
[11/21 15:25:12   1161s] #        1 (90-99      pin),      3 (100-199    pin),      0 (>=2000     pin).
[11/21 15:25:12   1161s] #Total: 8393 nets, 5959 non-trivial nets, 19 fully global routed, 19 clocks,
[11/21 15:25:12   1161s] #       1 tie-net, 19 nets have extra space, 19 nets have layer range,
[11/21 15:25:12   1161s] #       19 nets have weight, 19 nets have avoid detour, 19 nets have priority.
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Nets in 1 layer range:
[11/21 15:25:12   1161s] #   (Metal3, Metal4) :       19 ( 0.3%)
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #19 nets selected.
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/21 15:25:12   1161s] ### 
[11/21 15:25:12   1161s] ### Net length summary before Line Assignment:
[11/21 15:25:12   1161s] ### Layer    H-Len   V-Len         Total       #Up-Via
[11/21 15:25:12   1161s] ### --------------------------------------------------
[11/21 15:25:12   1161s] ### Metal1       0       0       0(  0%)     575( 35%)
[11/21 15:25:12   1161s] ### Metal2       0    1331    1331( 16%)     643( 39%)
[11/21 15:25:12   1161s] ### Metal3    3320       0    3320( 39%)     375( 23%)
[11/21 15:25:12   1161s] ### Metal4       0    2991    2991( 35%)      53(  3%)
[11/21 15:25:12   1161s] ### Metal5     569       0     569(  7%)       4(  0%)
[11/21 15:25:12   1161s] ### Metal6       0     310     310(  4%)       0(  0%)
[11/21 15:25:12   1161s] ### --------------------------------------------------
[11/21 15:25:12   1161s] ###           3890    4633    8523          1650      
[11/21 15:25:12   1161s] ### 
[11/21 15:25:12   1161s] ### Top 6 overlap violations ...
[11/21 15:25:12   1161s] ###   Net: DTMF_INST/RAM_128x16_TEST_INST/CTS_1
[11/21 15:25:12   1161s] ###     Metal3: (911.13050, 815.50000, 912.44950, 815.78000), length: 1.31900, total: 1.31900
[11/21 15:25:12   1161s] ###       fixed object
[11/21 15:25:12   1161s] ###   Net: DTMF_INST/RAM_128x16_TEST_INST/CTS_1
[11/21 15:25:12   1161s] ###     Metal4: (912.31000, 815.64050, 912.59000, 816.22950), length: 0.58900, total: 0.58900
[11/21 15:25:12   1161s] ###       fixed object
[11/21 15:25:12   1161s] ###   Net: DTMF_INST/CTS_3
[11/21 15:25:12   1161s] ###     Metal4: (919.57000, 500.36050, 919.85000, 500.91950), length: 0.55900, total: 0.55900
[11/21 15:25:12   1161s] ###       fixed object
[11/21 15:25:12   1161s] ###   Net: DTMF_INST/RAM_256x16_TEST_INST/CTS_1
[11/21 15:25:12   1161s] ###     Metal4: (912.31000, 1005.48050, 912.59000, 1006.03950), length: 0.55900, total: 0.55900
[11/21 15:25:12   1161s] ###       fixed object
[11/21 15:25:12   1161s] ###   Net: DTMF_INST/CTS_3
[11/21 15:25:12   1161s] ###     Metal3: (919.25550, 500.78000, 919.70950, 501.06000), length: 0.45400, total: 0.45400
[11/21 15:25:12   1161s] ###       fixed object
[11/21 15:25:12   1161s] ###   Net: DTMF_INST/RAM_256x16_TEST_INST/CTS_1
[11/21 15:25:12   1161s] ###     Metal3: (912.09050, 1005.90000, 912.44950, 1006.18000), length: 0.35900, total: 0.35900
[11/21 15:25:12   1161s] ###       fixed object
[11/21 15:25:12   1161s] ### 
[11/21 15:25:12   1161s] ### Net length and overlap summary after Line Assignment:
[11/21 15:25:12   1161s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/21 15:25:12   1161s] ### ---------------------------------------------------------------------------
[11/21 15:25:12   1161s] ### Metal1       7       0       7(  0%)     575( 38%)    0(  0%)     0(  0.0%)
[11/21 15:25:12   1161s] ### Metal2       0    1491    1491( 17%)     589( 39%)    0(  0%)     0(  0.0%)
[11/21 15:25:12   1161s] ### Metal3    3302       0    3302( 39%)     312( 20%)    3( 50%)     2( 55.5%)
[11/21 15:25:12   1161s] ### Metal4       0    2909    2909( 34%)      49(  3%)    3( 50%)     1( 44.5%)
[11/21 15:25:12   1161s] ### Metal5     555       0     555(  6%)       4(  0%)    0(  0%)     0(  0.0%)
[11/21 15:25:12   1161s] ### Metal6       0     309     309(  4%)       0(  0%)    0(  0%)     0(  0.0%)
[11/21 15:25:12   1161s] ### ---------------------------------------------------------------------------
[11/21 15:25:12   1161s] ###           3865    4710    8576          1529          6           3        
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Line Assignment statistics:
[11/21 15:25:12   1161s] #Cpu time = 00:00:00
[11/21 15:25:12   1161s] #Elapsed time = 00:00:00
[11/21 15:25:12   1161s] #Increased memory = -0.59 (MB)
[11/21 15:25:12   1161s] #Total memory = 1376.05 (MB)
[11/21 15:25:12   1161s] #Peak memory = 1497.85 (MB)
[11/21 15:25:12   1161s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Begin assignment summary ...
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #  Total number of segments             = 974
[11/21 15:25:12   1161s] #  Total number of overlap segments     =   6 (  0.6%)
[11/21 15:25:12   1161s] #  Total number of assigned segments    = 459 ( 47.1%)
[11/21 15:25:12   1161s] #  Total number of shifted segments     =   7 (  0.7%)
[11/21 15:25:12   1161s] #  Average movement of shifted segments =   3.86 tracks
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #  Total number of overlaps             =   6
[11/21 15:25:12   1161s] #  Total length of overlaps             =   3 um
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #End assignment summary.
[11/21 15:25:12   1161s] ### Time Record (Line Assignment) is uninstalled.
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Wire/Via statistics after line assignment ...
[11/21 15:25:12   1161s] #Total number of nets with non-default rule or having extra spacing = 19
[11/21 15:25:12   1161s] #Total wire length = 8576 um.
[11/21 15:25:12   1161s] #Total half perimeter of net bounding box = 3948 um.
[11/21 15:25:12   1161s] #Total wire length on LAYER Metal1 = 8 um.
[11/21 15:25:12   1161s] #Total wire length on LAYER Metal2 = 1492 um.
[11/21 15:25:12   1161s] #Total wire length on LAYER Metal3 = 3302 um.
[11/21 15:25:12   1161s] #Total wire length on LAYER Metal4 = 2910 um.
[11/21 15:25:12   1161s] #Total wire length on LAYER Metal5 = 555 um.
[11/21 15:25:12   1161s] #Total wire length on LAYER Metal6 = 309 um.
[11/21 15:25:12   1161s] #Total number of vias = 1529
[11/21 15:25:12   1161s] #Up-Via Summary (total 1529):
[11/21 15:25:12   1161s] #           
[11/21 15:25:12   1161s] #-----------------------
[11/21 15:25:12   1161s] # Metal1            575
[11/21 15:25:12   1161s] # Metal2            589
[11/21 15:25:12   1161s] # Metal3            312
[11/21 15:25:12   1161s] # Metal4             49
[11/21 15:25:12   1161s] # Metal5              4
[11/21 15:25:12   1161s] #-----------------------
[11/21 15:25:12   1161s] #                  1529 
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Routing data preparation, pin analysis, line assignment statistics:
[11/21 15:25:12   1161s] #Cpu time = 00:00:01
[11/21 15:25:12   1161s] #Elapsed time = 00:00:01
[11/21 15:25:12   1161s] #Increased memory = 7.79 (MB)
[11/21 15:25:12   1161s] #Total memory = 1371.68 (MB)
[11/21 15:25:12   1161s] #Peak memory = 1497.85 (MB)
[11/21 15:25:12   1161s] #RTESIG:78da9593414f032110853dfb2b26db1ed6c456064a610f5e4cbcaa69d46b835dbad9c882
[11/21 15:25:12   1161s] #       0156d37f2fab2646b3615b6e035f86f7dec06cfe7cbb8182e212f92220922dc2dd865252
[11/21 15:25:12   1161s] #       215d5042565714b7e9e8e9a6389fcdef1f1e2914a042681bbbed5cadaf77c6ed5e21b65d
[11/21 15:25:12   1161s] #       6b9bef1d2ca00cd1a7fa12faa03d041d63aa2e7e1a0888bed750be386746095c31d82b13
[11/21 15:25:12   1161s] #       720c65122881b2b55137da8f3395fcdba73e58d5b53ba8f55ef526fec3195b4f29e332d9
[11/21 15:25:12   1161s] #       8feecd19d71cc0b864f9a3f53a6f58300185eaa34b58d4de2a7f18b74d089df48d48e51f
[11/21 15:25:12   1161s] #       95794f3864790acec949b8c49447e293356dfb6e5cf230aba991f375059c2e391916947b
[11/21 15:25:12   1161s] #       e3541c278560507cc594bd542469c8f30f04254fbdde597e7e2887a987a86cad7c9dbd54
[11/21 15:25:12   1161s] #       cad4cf3a9b954611d9541e1419f97599fb4d2856d39f2585760424d7c740550e3afb0478
[11/21 15:25:12   1161s] #       215653
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Skip comparing routing design signature in db-snapshot flow
[11/21 15:25:12   1161s] ### Time Record (Detail Routing) is installed.
[11/21 15:25:12   1161s] ### drc_pitch = 5120 ( 2.56000 um) drc_range = 3160 ( 1.58000 um) route_pitch = 4840 ( 2.42000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[11/21 15:25:12   1161s] #
[11/21 15:25:12   1161s] #Start Detail Routing..
[11/21 15:25:12   1161s] #start initial detail routing ...
[11/21 15:25:12   1161s] ### Design has 21 dirty nets
[11/21 15:25:15   1164s] ### Routing stats: routing = 9.47% drc-check-only = 1.16%
[11/21 15:25:15   1164s] #   number of violations = 0
[11/21 15:25:15   1164s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1377.24 (MB), peak = 1497.85 (MB)
[11/21 15:25:15   1164s] #Complete Detail Routing.
[11/21 15:25:15   1164s] #Total number of nets with non-default rule or having extra spacing = 19
[11/21 15:25:15   1164s] #Total wire length = 8981 um.
[11/21 15:25:15   1164s] #Total half perimeter of net bounding box = 3948 um.
[11/21 15:25:15   1164s] #Total wire length on LAYER Metal1 = 0 um.
[11/21 15:25:15   1164s] #Total wire length on LAYER Metal2 = 701 um.
[11/21 15:25:15   1164s] #Total wire length on LAYER Metal3 = 3917 um.
[11/21 15:25:15   1164s] #Total wire length on LAYER Metal4 = 3485 um.
[11/21 15:25:15   1164s] #Total wire length on LAYER Metal5 = 569 um.
[11/21 15:25:15   1164s] #Total wire length on LAYER Metal6 = 309 um.
[11/21 15:25:15   1164s] #Total number of vias = 1602
[11/21 15:25:15   1164s] #Up-Via Summary (total 1602):
[11/21 15:25:15   1164s] #           
[11/21 15:25:15   1164s] #-----------------------
[11/21 15:25:15   1164s] # Metal1            575
[11/21 15:25:15   1164s] # Metal2            535
[11/21 15:25:15   1164s] # Metal3            442
[11/21 15:25:15   1164s] # Metal4             46
[11/21 15:25:15   1164s] # Metal5              4
[11/21 15:25:15   1164s] #-----------------------
[11/21 15:25:15   1164s] #                  1602 
[11/21 15:25:15   1164s] #
[11/21 15:25:15   1164s] #Total number of DRC violations = 0
[11/21 15:25:15   1164s] ### Time Record (Detail Routing) is uninstalled.
[11/21 15:25:15   1164s] #Cpu time = 00:00:02
[11/21 15:25:15   1164s] #Elapsed time = 00:00:02
[11/21 15:25:15   1164s] #Increased memory = 5.59 (MB)
[11/21 15:25:15   1164s] #Total memory = 1377.27 (MB)
[11/21 15:25:15   1164s] #Peak memory = 1497.85 (MB)
[11/21 15:25:15   1164s] #Skip updating routing design signature in db-snapshot flow
[11/21 15:25:15   1164s] #detailRoute Statistics:
[11/21 15:25:15   1164s] #Cpu time = 00:00:02
[11/21 15:25:15   1164s] #Elapsed time = 00:00:02
[11/21 15:25:15   1164s] #Increased memory = 5.61 (MB)
[11/21 15:25:15   1164s] #Total memory = 1377.29 (MB)
[11/21 15:25:15   1164s] #Peak memory = 1497.85 (MB)
[11/21 15:25:15   1164s] ### Time Record (DB Export) is installed.
[11/21 15:25:15   1164s] ### export design design signature (14): route=1040938616 fixed_route=726597048 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1710851713 dirty_area=0 del_dirty_area=0 cell=1434623286 placement=1102459559 pin_access=1079776783 inst_pattern=1
[11/21 15:25:15   1164s] #	no debugging net set
[11/21 15:25:15   1164s] ### Time Record (DB Export) is uninstalled.
[11/21 15:25:15   1164s] ### Time Record (Post Callback) is installed.
[11/21 15:25:15   1164s] ### Time Record (Post Callback) is uninstalled.
[11/21 15:25:15   1164s] #
[11/21 15:25:15   1164s] #globalDetailRoute statistics:
[11/21 15:25:15   1164s] #Cpu time = 00:00:03
[11/21 15:25:15   1164s] #Elapsed time = 00:00:04
[11/21 15:25:15   1164s] #Increased memory = 10.71 (MB)
[11/21 15:25:15   1164s] #Total memory = 1372.52 (MB)
[11/21 15:25:15   1164s] #Peak memory = 1497.85 (MB)
[11/21 15:25:15   1164s] #Number of warnings = 0
[11/21 15:25:15   1164s] #Total number of warnings = 0
[11/21 15:25:15   1164s] #Number of fails = 0
[11/21 15:25:15   1164s] #Total number of fails = 0
[11/21 15:25:15   1164s] #Complete globalDetailRoute on Fri Nov 21 15:25:15 2025
[11/21 15:25:15   1164s] #
[11/21 15:25:15   1164s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1079776783 inst_pattern=1
[11/21 15:25:15   1164s] ### Time Record (globalDetailRoute) is uninstalled.
[11/21 15:25:15   1164s] ### 
[11/21 15:25:15   1164s] ###   Scalability Statistics
[11/21 15:25:15   1164s] ### 
[11/21 15:25:15   1164s] ### --------------------------------+----------------+----------------+----------------+
[11/21 15:25:15   1164s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/21 15:25:15   1164s] ### --------------------------------+----------------+----------------+----------------+
[11/21 15:25:15   1164s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/21 15:25:15   1164s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/21 15:25:15   1164s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/21 15:25:15   1164s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/21 15:25:15   1164s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/21 15:25:15   1164s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/21 15:25:15   1164s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/21 15:25:15   1164s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[11/21 15:25:15   1164s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[11/21 15:25:15   1164s] ###   Entire Command                |        00:00:03|        00:00:04|             0.8|
[11/21 15:25:15   1164s] ### --------------------------------+----------------+----------------+----------------+
[11/21 15:25:15   1164s] ### 
[11/21 15:25:15   1164s] % End globalDetailRoute (date=11/21 15:25:15, total cpu=0:00:03.0, real=0:00:04.0, peak res=1372.6M, current mem=1372.6M)
[11/21 15:25:15   1164s]         NanoRoute done. (took cpu=0:00:03.1 real=0:00:03.7)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   NanoRoute
[11/21 15:25:15   1164s]       Clock detailed routing done.
[11/21 15:25:15   1164s] Skipping check of guided vs. routed net lengths.
[11/21 15:25:15   1164s] Set FIXED routing status on 19 net(s)
[11/21 15:25:15   1164s] Set FIXED placed status on 13 instance(s)
[11/21 15:25:15   1164s]       Route Remaining Unrouted Nets...
[11/21 15:25:15   1164s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/21 15:25:15   1164s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2302.1M, EPOCH TIME: 1763718915.194113
[11/21 15:25:15   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:15   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:15   1164s] All LLGs are deleted
[11/21 15:25:15   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:15   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:15   1164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2302.1M, EPOCH TIME: 1763718915.194190
[11/21 15:25:15   1164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2302.1M, EPOCH TIME: 1763718915.194233
[11/21 15:25:15   1164s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2302.1M, EPOCH TIME: 1763718915.194324
[11/21 15:25:15   1164s] ### Creating LA Mngr. totSessionCpu=0:19:24 mem=2302.1M
[11/21 15:25:15   1164s] ### Creating LA Mngr, finished. totSessionCpu=0:19:24 mem=2302.1M
[11/21 15:25:15   1164s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2302.14 MB )
[11/21 15:25:15   1164s] (I)      ==================== Layers =====================
[11/21 15:25:15   1164s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:15   1164s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:25:15   1164s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:15   1164s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:25:15   1164s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:25:15   1164s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:25:15   1164s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:25:15   1164s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:25:15   1164s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:25:15   1164s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:25:15   1164s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:25:15   1164s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:25:15   1164s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:25:15   1164s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:25:15   1164s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:15   1164s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:25:15   1164s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:15   1164s] (I)      Started Import and model ( Curr Mem: 2302.14 MB )
[11/21 15:25:15   1164s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:15   1164s] (I)      == Non-default Options ==
[11/21 15:25:15   1164s] (I)      Maximum routing layer                              : 4
[11/21 15:25:15   1164s] (I)      Number of threads                                  : 1
[11/21 15:25:15   1164s] (I)      Method to set GCell size                           : row
[11/21 15:25:15   1164s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:25:15   1164s] (I)      Use row-based GCell size
[11/21 15:25:15   1164s] (I)      Use row-based GCell align
[11/21 15:25:15   1164s] (I)      layer 0 area = 0
[11/21 15:25:15   1164s] (I)      layer 1 area = 0
[11/21 15:25:15   1164s] (I)      layer 2 area = 0
[11/21 15:25:15   1164s] (I)      layer 3 area = 0
[11/21 15:25:15   1164s] (I)      GCell unit size   : 10080
[11/21 15:25:15   1164s] (I)      GCell multiplier  : 1
[11/21 15:25:15   1164s] (I)      GCell row height  : 10080
[11/21 15:25:15   1164s] (I)      Actual row height : 10080
[11/21 15:25:15   1164s] (I)      GCell align ref   : 670560 670880
[11/21 15:25:15   1164s] [NR-eGR] Track table information for default rule: 
[11/21 15:25:15   1164s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:25:15   1164s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:25:15   1164s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:25:15   1164s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:25:15   1164s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:25:15   1164s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:25:15   1164s] (I)      ================ Default via ================
[11/21 15:25:15   1164s] (I)      +---+------------------+--------------------+
[11/21 15:25:15   1164s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:25:15   1164s] (I)      +---+------------------+--------------------+
[11/21 15:25:15   1164s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:25:15   1164s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:25:15   1164s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:25:15   1164s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:25:15   1164s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:25:15   1164s] (I)      +---+------------------+--------------------+
[11/21 15:25:15   1164s] [NR-eGR] Read 3049 PG shapes
[11/21 15:25:15   1164s] [NR-eGR] Read 0 clock shapes
[11/21 15:25:15   1164s] [NR-eGR] Read 0 other shapes
[11/21 15:25:15   1164s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:25:15   1164s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:25:15   1164s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:25:15   1164s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:25:15   1164s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:25:15   1164s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:25:15   1164s] [NR-eGR] #Other Blockages    : 0
[11/21 15:25:15   1164s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:25:15   1164s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1601
[11/21 15:25:15   1164s] [NR-eGR] Read 6015 nets ( ignored 19 )
[11/21 15:25:15   1164s] (I)      early_global_route_priority property id does not exist.
[11/21 15:25:15   1164s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1601  Num CS=0
[11/21 15:25:15   1164s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 633
[11/21 15:25:15   1164s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 812
[11/21 15:25:15   1164s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 156
[11/21 15:25:15   1164s] (I)      Number of ignored nets                =     19
[11/21 15:25:15   1164s] (I)      Number of connected nets              =      0
[11/21 15:25:15   1164s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/21 15:25:15   1164s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:25:15   1164s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:25:15   1164s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:25:15   1164s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:25:15   1164s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:25:15   1164s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:25:15   1164s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:25:15   1164s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:25:15   1164s] (I)      Ndr track 0 does not exist
[11/21 15:25:15   1164s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:25:15   1164s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:25:15   1164s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:25:15   1164s] (I)      Site width          :  1320  (dbu)
[11/21 15:25:15   1164s] (I)      Row height          : 10080  (dbu)
[11/21 15:25:15   1164s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:25:15   1164s] (I)      GCell width         : 10080  (dbu)
[11/21 15:25:15   1164s] (I)      GCell height        : 10080  (dbu)
[11/21 15:25:15   1164s] (I)      Grid                :   300   300     4
[11/21 15:25:15   1164s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:25:15   1164s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:25:15   1164s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:25:15   1164s] (I)      Default wire width  :   460   560   560   560
[11/21 15:25:15   1164s] (I)      Default wire space  :   460   560   560   560
[11/21 15:25:15   1164s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:25:15   1164s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:25:15   1164s] (I)      First track coord   :   560   660   560   660
[11/21 15:25:15   1164s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:25:15   1164s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:25:15   1164s] (I)      Num of masks        :     1     1     1     1
[11/21 15:25:15   1164s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:25:15   1164s] (I)      --------------------------------------------------------
[11/21 15:25:15   1164s] 
[11/21 15:25:15   1164s] [NR-eGR] ============ Routing rule table ============
[11/21 15:25:15   1164s] [NR-eGR] Rule id: 1  Nets: 5939
[11/21 15:25:15   1164s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:25:15   1164s] (I)                    Layer     2     3     4 
[11/21 15:25:15   1164s] (I)                    Pitch  1320  1120  1320 
[11/21 15:25:15   1164s] (I)             #Used tracks     1     1     1 
[11/21 15:25:15   1164s] (I)       #Fully used tracks     1     1     1 
[11/21 15:25:15   1164s] [NR-eGR] ========================================
[11/21 15:25:15   1164s] [NR-eGR] 
[11/21 15:25:15   1164s] (I)      =============== Blocked Tracks ===============
[11/21 15:25:15   1164s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:15   1164s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:25:15   1164s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:15   1164s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:25:15   1164s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:25:15   1164s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:25:15   1164s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:25:15   1164s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:15   1164s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2307.21 MB )
[11/21 15:25:15   1164s] (I)      Reset routing kernel
[11/21 15:25:15   1164s] (I)      Started Global Routing ( Curr Mem: 2307.21 MB )
[11/21 15:25:15   1164s] (I)      totalPins=21815  totalGlobalPin=20540 (94.16%)
[11/21 15:25:15   1164s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:25:15   1164s] [NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[11/21 15:25:15   1164s] (I)      
[11/21 15:25:15   1164s] (I)      ============  Phase 1a Route ============
[11/21 15:25:15   1164s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 53
[11/21 15:25:15   1164s] (I)      Usage: 57125 = (28014 H, 29111 V) = (7.91% H, 4.72% V) = (1.412e+05um H, 1.467e+05um V)
[11/21 15:25:15   1164s] (I)      
[11/21 15:25:15   1164s] (I)      ============  Phase 1b Route ============
[11/21 15:25:15   1164s] (I)      Usage: 57144 = (28019 H, 29125 V) = (7.91% H, 4.72% V) = (1.412e+05um H, 1.468e+05um V)
[11/21 15:25:15   1164s] (I)      Overflow of layer group 1: 0.15% H + 0.46% V. EstWL: 2.880058e+05um
[11/21 15:25:15   1164s] (I)      Congestion metric : 0.15%H 0.46%V, 0.61%HV
[11/21 15:25:15   1164s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:25:15   1164s] (I)      
[11/21 15:25:15   1164s] (I)      ============  Phase 1c Route ============
[11/21 15:25:15   1164s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:15   1164s] (I)      Usage: 59009 = (29820 H, 29189 V) = (8.42% H, 4.73% V) = (1.503e+05um H, 1.471e+05um V)
[11/21 15:25:15   1164s] (I)      
[11/21 15:25:15   1164s] (I)      ============  Phase 1d Route ============
[11/21 15:25:15   1164s] (I)      Usage: 58995 = (29806 H, 29189 V) = (8.41% H, 4.73% V) = (1.502e+05um H, 1.471e+05um V)
[11/21 15:25:15   1164s] (I)      
[11/21 15:25:15   1164s] (I)      ============  Phase 1e Route ============
[11/21 15:25:15   1164s] (I)      Usage: 58995 = (29806 H, 29189 V) = (8.41% H, 4.73% V) = (1.502e+05um H, 1.471e+05um V)
[11/21 15:25:15   1164s] [NR-eGR] Early Global Route overflow of layer group 1: 0.17% H + 0.17% V. EstWL: 2.973348e+05um
[11/21 15:25:15   1164s] (I)      
[11/21 15:25:15   1164s] (I)      ============  Phase 1l Route ============
[11/21 15:25:15   1164s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:25:15   1164s] (I)      Layer  2:     316851     27743       185      335633      349348    (49.00%) 
[11/21 15:25:15   1164s] (I)      Layer  3:     355620     33453       147      414684      392616    (51.37%) 
[11/21 15:25:15   1164s] (I)      Layer  4:     300731     13429        25      346324      338657    (50.56%) 
[11/21 15:25:15   1164s] (I)      Total:        973202     74625       357     1096641     1080621    (50.37%) 
[11/21 15:25:15   1164s] (I)      
[11/21 15:25:15   1164s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:25:15   1164s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 15:25:15   1164s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:25:15   1164s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/21 15:25:15   1164s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:25:15   1164s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:15   1164s] [NR-eGR]  Metal2 ( 2)       137( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[11/21 15:25:15   1164s] [NR-eGR]  Metal3 ( 3)        45( 0.10%)         2( 0.00%)         7( 0.02%)   ( 0.12%) 
[11/21 15:25:15   1164s] [NR-eGR]  Metal4 ( 4)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 15:25:15   1164s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:25:15   1164s] [NR-eGR]        Total       203( 0.15%)         2( 0.00%)         7( 0.01%)   ( 0.16%) 
[11/21 15:25:15   1164s] [NR-eGR] 
[11/21 15:25:15   1164s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2308.71 MB )
[11/21 15:25:15   1164s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 15:25:15   1164s] [NR-eGR] Overflow after Early Global Route 0.12% H + 0.14% V
[11/21 15:25:15   1164s] (I)      ============= Track Assignment ============
[11/21 15:25:15   1164s] (I)      Started Track Assignment (1T) ( Curr Mem: 2308.71 MB )
[11/21 15:25:15   1164s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:25:15   1164s] (I)      Run Multi-thread track assignment
[11/21 15:25:15   1164s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2308.71 MB )
[11/21 15:25:15   1164s] (I)      Started Export ( Curr Mem: 2308.71 MB )
[11/21 15:25:15   1164s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:25:15   1164s] [NR-eGR] -----------------------------------
[11/21 15:25:15   1164s] [NR-eGR]  Metal1  (1H)             0  22226 
[11/21 15:25:15   1164s] [NR-eGR]  Metal2  (2V)         98933  30876 
[11/21 15:25:15   1164s] [NR-eGR]  Metal3  (3H)        158059   4382 
[11/21 15:25:15   1164s] [NR-eGR]  Metal4  (4V)         61536    103 
[11/21 15:25:15   1164s] [NR-eGR]  Metal5  (5H)           569     61 
[11/21 15:25:15   1164s] [NR-eGR]  Metal6  (6V)           309      0 
[11/21 15:25:15   1164s] [NR-eGR] -----------------------------------
[11/21 15:25:15   1164s] [NR-eGR]          Total       319405  57648 
[11/21 15:25:15   1164s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:15   1164s] [NR-eGR] Total half perimeter of net bounding box: 253979um
[11/21 15:25:15   1164s] [NR-eGR] Total length: 319405um, number of vias: 57648
[11/21 15:25:15   1164s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:15   1164s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/21 15:25:15   1164s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:15   1164s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 2308.71 MB )
[11/21 15:25:15   1164s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2306.71 MB )
[11/21 15:25:15   1164s] (I)      ======================================== Runtime Summary ========================================
[11/21 15:25:15   1164s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/21 15:25:15   1164s] (I)      -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s] (I)       Early Global Route kernel                   100.00%  725.09 sec  725.32 sec  0.22 sec  0.22 sec 
[11/21 15:25:15   1164s] (I)       +-Import and model                           17.15%  725.09 sec  725.13 sec  0.04 sec  0.03 sec 
[11/21 15:25:15   1164s] (I)       | +-Create place DB                           6.55%  725.09 sec  725.11 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | +-Import place data                       6.52%  725.09 sec  725.11 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Read instances and placement          1.79%  725.09 sec  725.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Read nets                             4.65%  725.10 sec  725.11 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | +-Create route DB                           8.07%  725.11 sec  725.13 sec  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)       | | +-Import route data (1T)                  7.95%  725.11 sec  725.13 sec  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.79%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Read routing blockages              0.00%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Read instance blockages             0.49%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Read PG blockages                   0.03%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Read clock blockages                0.01%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Read other blockages                0.01%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Read halo blockages                 0.02%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Read boundary cut boxes             0.00%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Read blackboxes                       0.00%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Read prerouted                        0.21%  725.11 sec  725.11 sec  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Read unlegalized nets                 0.13%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Read nets                             0.58%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Set up via pillars                    0.01%  725.11 sec  725.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Initialize 3D grid graph              0.24%  725.11 sec  725.12 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Model blockage capacity               4.62%  725.12 sec  725.13 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Initialize 3D capacity              4.22%  725.12 sec  725.12 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | +-Read aux data                             0.00%  725.13 sec  725.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | +-Others data preparation                   0.29%  725.13 sec  725.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | +-Create route kernel                       1.78%  725.13 sec  725.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       +-Global Routing                             36.45%  725.13 sec  725.21 sec  0.08 sec  0.08 sec 
[11/21 15:25:15   1164s] (I)       | +-Initialization                            0.67%  725.13 sec  725.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | +-Net group 1                              33.45%  725.13 sec  725.21 sec  0.07 sec  0.07 sec 
[11/21 15:25:15   1164s] (I)       | | +-Generate topology                       2.32%  725.13 sec  725.14 sec  0.01 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | +-Phase 1a                                6.33%  725.15 sec  725.16 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Pattern routing (1T)                  4.31%  725.15 sec  725.16 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.07%  725.16 sec  725.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Add via demand to 2D                  0.79%  725.16 sec  725.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | +-Phase 1b                                2.23%  725.16 sec  725.17 sec  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Monotonic routing (1T)                2.08%  725.16 sec  725.17 sec  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | +-Phase 1c                                6.76%  725.17 sec  725.18 sec  0.02 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Two level Routing                     6.72%  725.17 sec  725.18 sec  0.02 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Two Level Routing (Regular)         3.77%  725.17 sec  725.18 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Two Level Routing (Strong)          2.62%  725.18 sec  725.18 sec  0.01 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | +-Phase 1d                                1.56%  725.18 sec  725.19 sec  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Detoured routing (1T)                 1.51%  725.18 sec  725.18 sec  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | | +-Phase 1e                                0.47%  725.19 sec  725.19 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Route legalization                    0.34%  725.19 sec  725.19 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | | | +-Legalize Blockage Violations        0.31%  725.19 sec  725.19 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | | +-Phase 1l                                9.94%  725.19 sec  725.21 sec  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)       | | | +-Layer assignment (1T)                 8.38%  725.19 sec  725.21 sec  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)       | +-Clean cong LA                             0.00%  725.21 sec  725.21 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       +-Export 3D cong map                          3.43%  725.21 sec  725.22 sec  0.01 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | +-Export 2D cong map                        0.59%  725.22 sec  725.22 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       +-Extract Global 3D Wires                     0.72%  725.22 sec  725.22 sec  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       +-Track Assignment (1T)                      25.25%  725.22 sec  725.28 sec  0.06 sec  0.05 sec 
[11/21 15:25:15   1164s] (I)       | +-Initialization                            0.13%  725.22 sec  725.22 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | +-Track Assignment Kernel                  24.68%  725.22 sec  725.28 sec  0.06 sec  0.05 sec 
[11/21 15:25:15   1164s] (I)       | +-Free Memory                               0.01%  725.28 sec  725.28 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       +-Export                                     15.08%  725.28 sec  725.31 sec  0.03 sec  0.04 sec 
[11/21 15:25:15   1164s] (I)       | +-Export DB wires                           8.61%  725.28 sec  725.30 sec  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)       | | +-Export all nets                         6.55%  725.28 sec  725.30 sec  0.01 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)       | | +-Set wire vias                           1.47%  725.30 sec  725.30 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       | +-Report wirelength                         3.30%  725.30 sec  725.31 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | +-Update net boxes                          3.01%  725.31 sec  725.31 sec  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)       | +-Update timing                             0.00%  725.31 sec  725.31 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)       +-Postprocess design                          0.50%  725.31 sec  725.31 sec  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)      ======================= Summary by functions ========================
[11/21 15:25:15   1164s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:25:15   1164s] (I)      ---------------------------------------------------------------------
[11/21 15:25:15   1164s] (I)        0  Early Global Route kernel           100.00%  0.22 sec  0.22 sec 
[11/21 15:25:15   1164s] (I)        1  Global Routing                       36.45%  0.08 sec  0.08 sec 
[11/21 15:25:15   1164s] (I)        1  Track Assignment (1T)                25.25%  0.06 sec  0.05 sec 
[11/21 15:25:15   1164s] (I)        1  Import and model                     17.15%  0.04 sec  0.03 sec 
[11/21 15:25:15   1164s] (I)        1  Export                               15.08%  0.03 sec  0.04 sec 
[11/21 15:25:15   1164s] (I)        1  Export 3D cong map                    3.43%  0.01 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        1  Extract Global 3D Wires               0.72%  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        1  Postprocess design                    0.50%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        2  Net group 1                          33.45%  0.07 sec  0.07 sec 
[11/21 15:25:15   1164s] (I)        2  Track Assignment Kernel              24.68%  0.06 sec  0.05 sec 
[11/21 15:25:15   1164s] (I)        2  Export DB wires                       8.61%  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)        2  Create route DB                       8.07%  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)        2  Create place DB                       6.55%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        2  Report wirelength                     3.30%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        2  Update net boxes                      3.01%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        2  Create route kernel                   1.78%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        2  Initialization                        0.80%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        2  Export 2D cong map                    0.59%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        2  Others data preparation               0.29%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        3  Phase 1l                              9.94%  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)        3  Import route data (1T)                7.95%  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)        3  Phase 1c                              6.76%  0.02 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        3  Export all nets                       6.55%  0.01 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)        3  Import place data                     6.52%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        3  Phase 1a                              6.33%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        3  Generate topology                     2.32%  0.01 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        3  Phase 1b                              2.23%  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        3  Phase 1d                              1.56%  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        3  Set wire vias                         1.47%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        3  Phase 1e                              0.47%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Layer assignment (1T)                 8.38%  0.02 sec  0.02 sec 
[11/21 15:25:15   1164s] (I)        4  Two level Routing                     6.72%  0.02 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        4  Read nets                             5.23%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        4  Model blockage capacity               4.62%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        4  Pattern routing (1T)                  4.31%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        4  Monotonic routing (1T)                2.08%  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        4  Read instances and placement          1.79%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Detoured routing (1T)                 1.51%  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        4  Pattern Routing Avoiding Blockages    1.07%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Read blockages ( Layer 2-4 )          0.79%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Add via demand to 2D                  0.79%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Route legalization                    0.34%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Initialize 3D grid graph              0.24%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Read prerouted                        0.21%  0.00 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        4  Read unlegalized nets                 0.13%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Initialize 3D capacity                4.22%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        5  Two Level Routing (Regular)           3.77%  0.01 sec  0.01 sec 
[11/21 15:25:15   1164s] (I)        5  Two Level Routing (Strong)            2.62%  0.01 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Read instance blockages               0.49%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Legalize Blockage Violations          0.31%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:25:15   1164s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   Route Remaining Unrouted Nets
[11/21 15:25:15   1164s]     Routing using NR in eGR->NR Step done.
[11/21 15:25:15   1164s] Net route status summary:
[11/21 15:25:15   1164s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:15   1164s]   Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:15   1164s] 
[11/21 15:25:15   1164s] CCOPT: Done with clock implementation routing.
[11/21 15:25:15   1164s] 
[11/21 15:25:15   1164s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.7 real=0:00:04.4)
[11/21 15:25:15   1164s]   Clock implementation routing done.
[11/21 15:25:15   1164s]   Leaving CCOpt scope - extractRC...
[11/21 15:25:15   1164s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/21 15:25:15   1164s] Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=8393 using extraction engine 'preRoute' .
[11/21 15:25:15   1164s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:25:15   1164s] RC Extraction called in multi-corner(1) mode.
[11/21 15:25:15   1164s] RCMode: PreRoute
[11/21 15:25:15   1164s]       RC Corner Indexes            0   
[11/21 15:25:15   1164s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:25:15   1164s] Resistance Scaling Factor    : 1.00000 
[11/21 15:25:15   1164s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:25:15   1164s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:25:15   1164s] Shrink Factor                : 1.00000
[11/21 15:25:15   1164s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:25:15   1164s] Using capacitance table file ...
[11/21 15:25:15   1164s] 
[11/21 15:25:15   1164s] Trim Metal Layers:
[11/21 15:25:15   1164s] LayerId::1 widthSet size::4
[11/21 15:25:15   1164s] LayerId::2 widthSet size::4
[11/21 15:25:15   1164s] LayerId::3 widthSet size::4
[11/21 15:25:15   1164s] LayerId::4 widthSet size::4
[11/21 15:25:15   1164s] LayerId::5 widthSet size::4
[11/21 15:25:15   1164s] LayerId::6 widthSet size::3
[11/21 15:25:15   1164s] Updating RC grid for preRoute extraction ...
[11/21 15:25:15   1164s] eee: pegSigSF::1.070000
[11/21 15:25:15   1164s] Initializing multi-corner capacitance tables ... 
[11/21 15:25:15   1164s] Initializing multi-corner resistance tables ...
[11/21 15:25:15   1164s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:25:15   1164s] eee: l::2 avDens::0.158998 usedTrk::1974.515386 availTrk::12418.487967 sigTrk::1974.515386
[11/21 15:25:15   1164s] eee: l::3 avDens::0.154483 usedTrk::3138.475010 availTrk::20315.975191 sigTrk::3138.475010
[11/21 15:25:15   1164s] eee: l::4 avDens::0.071589 usedTrk::1223.276784 availTrk::17087.449814 sigTrk::1223.276784
[11/21 15:25:15   1164s] eee: l::5 avDens::0.030680 usedTrk::131.752480 availTrk::4294.390550 sigTrk::131.752480
[11/21 15:25:15   1164s] eee: l::6 avDens::0.043173 usedTrk::250.600794 availTrk::5804.528439 sigTrk::250.600794
[11/21 15:25:15   1164s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:15   1164s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257487 uaWl=1.000000 uaWlH=0.187004 aWlH=0.000000 lMod=0 pMax=0.854400 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:25:15   1164s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2302.715M)
[11/21 15:25:15   1164s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/21 15:25:15   1164s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/21 15:25:15   1164s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:25:15   1164s] End AAE Lib Interpolated Model. (MEM=2302.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:15   1164s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]   Clock DAG stats after routing clock trees:
[11/21 15:25:15   1164s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:15   1164s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:15   1164s]     misc counts      : r=6, pp=0
[11/21 15:25:15   1164s]     cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:15   1164s]     cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:15   1164s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:15   1164s]     wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
[11/21 15:25:15   1164s]     wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/21 15:25:15   1164s]     hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:15   1164s]   Clock DAG net violations after routing clock trees: none
[11/21 15:25:15   1164s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/21 15:25:15   1164s]     Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:15   1164s]     Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:15   1164s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/21 15:25:15   1164s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:15   1164s]   Clock DAG hash after routing clock trees: 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]   CTS services accumulated run-time stats after routing clock trees:
[11/21 15:25:15   1164s]     delay calculator: calls=17244, total_wall_time=1.017s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]     legalizer: calls=2902, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]     steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]   Primary reporting skew groups after routing clock trees:
[11/21 15:25:15   1164s]     skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:15   1164s]         min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:15   1164s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:15   1164s]   Skew group summary after routing clock trees:
[11/21 15:25:15   1164s]     skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:15   1164s]     skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
[11/21 15:25:15   1164s]   CCOpt::Phase::Routing done. (took cpu=0:00:03.8 real=0:00:04.5)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   CCOpt::Phase::Routing
[11/21 15:25:15   1164s]   CCOpt::Phase::PostConditioning...
[11/21 15:25:15   1164s]   Leaving CCOpt scope - Initializing placement interface...
[11/21 15:25:15   1164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2350.5M, EPOCH TIME: 1763718915.600798
[11/21 15:25:15   1164s] Processing tracks to init pin-track alignment.
[11/21 15:25:15   1164s] z: 2, totalTracks: 1
[11/21 15:25:15   1164s] z: 4, totalTracks: 1
[11/21 15:25:15   1164s] z: 6, totalTracks: 1
[11/21 15:25:15   1164s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:15   1164s] All LLGs are deleted
[11/21 15:25:15   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:15   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:15   1164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2350.5M, EPOCH TIME: 1763718915.604430
[11/21 15:25:15   1164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2350.5M, EPOCH TIME: 1763718915.604662
[11/21 15:25:15   1164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2350.5M, EPOCH TIME: 1763718915.605988
[11/21 15:25:15   1164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:15   1164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:15   1164s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2350.5M, EPOCH TIME: 1763718915.606233
[11/21 15:25:15   1164s] Max number of tech site patterns supported in site array is 256.
[11/21 15:25:15   1164s] Core basic site is tsm3site
[11/21 15:25:15   1164s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2350.5M, EPOCH TIME: 1763718915.613243
[11/21 15:25:15   1164s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 15:25:15   1164s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 15:25:15   1164s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2350.5M, EPOCH TIME: 1763718915.613797
[11/21 15:25:15   1164s] Fast DP-INIT is on for default
[11/21 15:25:15   1164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 15:25:15   1164s] Atter site array init, number of instance map data is 0.
[11/21 15:25:15   1164s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2350.5M, EPOCH TIME: 1763718915.616568
[11/21 15:25:15   1164s] 
[11/21 15:25:15   1164s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:15   1164s] OPERPROF:     Starting CMU at level 3, MEM:2350.5M, EPOCH TIME: 1763718915.618577
[11/21 15:25:15   1164s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2350.5M, EPOCH TIME: 1763718915.619453
[11/21 15:25:15   1164s] 
[11/21 15:25:15   1164s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:15   1164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2350.5M, EPOCH TIME: 1763718915.620125
[11/21 15:25:15   1164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2350.5M, EPOCH TIME: 1763718915.620164
[11/21 15:25:15   1164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2350.5M, EPOCH TIME: 1763718915.620205
[11/21 15:25:15   1164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2350.5MB).
[11/21 15:25:15   1164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2350.5M, EPOCH TIME: 1763718915.620828
[11/21 15:25:15   1164s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]   Removing CTS place status from clock tree and sinks.
[11/21 15:25:15   1164s]   Removed CTS place status from 13 clock cells (out of 20 ) and 0 clock sinks (out of 0 ).
[11/21 15:25:15   1164s]   Legalizer reserving space for clock trees
[11/21 15:25:15   1164s]   PostConditioning...
[11/21 15:25:15   1164s]     PostConditioning active optimizations:
[11/21 15:25:15   1164s]      - DRV fixing with initial upsizing, sizing and buffering
[11/21 15:25:15   1164s]      - Skew fixing with sizing
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     Currently running CTS, using active skew data
[11/21 15:25:15   1164s]     Reset bufferability constraints...
[11/21 15:25:15   1164s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/21 15:25:15   1164s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]     PostConditioning Upsizing To Fix DRVs...
[11/21 15:25:15   1164s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:25:15   1164s]         delay calculator: calls=17244, total_wall_time=1.017s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]         legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]         steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:15   1164s]       CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Statistics: Fix DRVs (initial upsizing):
[11/21 15:25:15   1164s]       ========================================
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Cell changes by Net Type:
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       top                0            0           0            0                    0                0
[11/21 15:25:15   1164s]       trunk              0            0           0            0                    0                0
[11/21 15:25:15   1164s]       leaf               0            0           0            0                    0                0
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       Total              0            0           0            0                    0                0
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/21 15:25:15   1164s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:25:15   1164s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:15   1164s]         sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:15   1164s]         misc counts      : r=6, pp=0
[11/21 15:25:15   1164s]         cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:15   1164s]         cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:15   1164s]         sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:15   1164s]         wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
[11/21 15:25:15   1164s]         wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/21 15:25:15   1164s]         hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:15   1164s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[11/21 15:25:15   1164s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:25:15   1164s]         Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:15   1164s]         Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:15   1164s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/21 15:25:15   1164s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:15   1164s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:25:15   1164s]         delay calculator: calls=17244, total_wall_time=1.017s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]         legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]         steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:25:15   1164s]         skew_group vclk1/common: insertion delay [min=0.465, max=0.531], skew [0.066 vs 0.171]
[11/21 15:25:15   1164s]             min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:15   1164s]             max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:15   1164s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/21 15:25:15   1164s]         skew_group vclk1/common: insertion delay [min=0.465, max=0.531], skew [0.066 vs 0.171]
[11/21 15:25:15   1164s]         skew_group vclk2/common: insertion delay [min=0.256, max=0.395], skew [0.139 vs 0.171]
[11/21 15:25:15   1164s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:15   1164s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   PostConditioning Upsizing To Fix DRVs
[11/21 15:25:15   1164s]     Recomputing CTS skew targets...
[11/21 15:25:15   1164s]     Resolving skew group constraints...
[11/21 15:25:15   1164s]       Solving LP: 2 skew groups; 13 fragments, 13 fraglets and 14 vertices; 121 variables and 376 constraints; tolerance 1
[11/21 15:25:15   1164s]     Resolving skew group constraints done.
[11/21 15:25:15   1164s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]     PostConditioning Fixing DRVs...
[11/21 15:25:15   1164s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/21 15:25:15   1164s]         delay calculator: calls=17244, total_wall_time=1.017s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]         legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]         steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:15   1164s]       CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Statistics: Fix DRVs (cell sizing):
[11/21 15:25:15   1164s]       ===================================
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Cell changes by Net Type:
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       top                0            0           0            0                    0                0
[11/21 15:25:15   1164s]       trunk              0            0           0            0                    0                0
[11/21 15:25:15   1164s]       leaf               0            0           0            0                    0                0
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       Total              0            0           0            0                    0                0
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/21 15:25:15   1164s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/21 15:25:15   1164s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:15   1164s]         sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:15   1164s]         misc counts      : r=6, pp=0
[11/21 15:25:15   1164s]         cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:15   1164s]         cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:15   1164s]         sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:15   1164s]         wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
[11/21 15:25:15   1164s]         wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/21 15:25:15   1164s]         hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:15   1164s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[11/21 15:25:15   1164s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/21 15:25:15   1164s]         Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:15   1164s]         Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:15   1164s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/21 15:25:15   1164s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:15   1164s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/21 15:25:15   1164s]         delay calculator: calls=17244, total_wall_time=1.017s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]         legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]         steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/21 15:25:15   1164s]         skew_group vclk1/common: insertion delay [min=0.465, max=0.531], skew [0.066 vs 0.171]
[11/21 15:25:15   1164s]             min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:15   1164s]             max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:15   1164s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/21 15:25:15   1164s]         skew_group vclk1/common: insertion delay [min=0.465, max=0.531], skew [0.066 vs 0.171]
[11/21 15:25:15   1164s]         skew_group vclk2/common: insertion delay [min=0.256, max=0.395], skew [0.139 vs 0.171]
[11/21 15:25:15   1164s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:15   1164s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   PostConditioning Fixing DRVs
[11/21 15:25:15   1164s]     Buffering to fix DRVs...
[11/21 15:25:15   1164s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/21 15:25:15   1164s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/21 15:25:15   1164s]     Inserted 0 buffers and inverters.
[11/21 15:25:15   1164s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/21 15:25:15   1164s]     CCOpt-PostConditioning: nets considered: 19, nets tested: 19, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/21 15:25:15   1164s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/21 15:25:15   1164s]       cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:15   1164s]       sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:15   1164s]       misc counts      : r=6, pp=0
[11/21 15:25:15   1164s]       cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:15   1164s]       cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:15   1164s]       sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:15   1164s]       wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
[11/21 15:25:15   1164s]       wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/21 15:25:15   1164s]       hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:15   1164s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[11/21 15:25:15   1164s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/21 15:25:15   1164s]       Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:15   1164s]       Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:15   1164s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/21 15:25:15   1164s]        Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:15   1164s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/21 15:25:15   1164s]       delay calculator: calls=17244, total_wall_time=1.017s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]       legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]       steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/21 15:25:15   1164s]       skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:15   1164s]           min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:15   1164s]           max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:15   1164s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/21 15:25:15   1164s]       skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:15   1164s]       skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
[11/21 15:25:15   1164s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   Buffering to fix DRVs
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     Slew Diagnostics: After DRV fixing
[11/21 15:25:15   1164s]     ==================================
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     Global Causes:
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     -----
[11/21 15:25:15   1164s]     Cause
[11/21 15:25:15   1164s]     -----
[11/21 15:25:15   1164s]       (empty table)
[11/21 15:25:15   1164s]     -----
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     Top 5 overslews:
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     ---------------------------------
[11/21 15:25:15   1164s]     Overslew    Causes    Driving Pin
[11/21 15:25:15   1164s]     ---------------------------------
[11/21 15:25:15   1164s]       (empty table)
[11/21 15:25:15   1164s]     ---------------------------------
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     -------------------
[11/21 15:25:15   1164s]     Cause    Occurences
[11/21 15:25:15   1164s]     -------------------
[11/21 15:25:15   1164s]       (empty table)
[11/21 15:25:15   1164s]     -------------------
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     Violation diagnostics counts from the 0 nodes that have violations:
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     -------------------
[11/21 15:25:15   1164s]     Cause    Occurences
[11/21 15:25:15   1164s]     -------------------
[11/21 15:25:15   1164s]       (empty table)
[11/21 15:25:15   1164s]     -------------------
[11/21 15:25:15   1164s]     
[11/21 15:25:15   1164s]     PostConditioning Fixing Skew by cell sizing...
[11/21 15:25:15   1164s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:25:15   1164s]         delay calculator: calls=17244, total_wall_time=1.017s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]         legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]         steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]       Path optimization required 0 stage delay updates 
[11/21 15:25:15   1164s]       Resized 0 clock insts to decrease delay.
[11/21 15:25:15   1164s]       Fixing short paths with downsize only
[11/21 15:25:15   1164s]       Path optimization required 0 stage delay updates 
[11/21 15:25:15   1164s]       Resized 0 clock insts to increase delay.
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Statistics: Fix Skew (cell sizing):
[11/21 15:25:15   1164s]       ===================================
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Cell changes by Net Type:
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       top                0            0           0            0                    0                0
[11/21 15:25:15   1164s]       trunk              0            0           0            0                    0                0
[11/21 15:25:15   1164s]       leaf               0            0           0            0                    0                0
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       Total              0            0           0            0                    0                0
[11/21 15:25:15   1164s]       -------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/21 15:25:15   1164s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/21 15:25:15   1164s]       
[11/21 15:25:15   1164s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:25:15   1164s]         cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:15   1164s]         sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:15   1164s]         misc counts      : r=6, pp=0
[11/21 15:25:15   1164s]         cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:15   1164s]         cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:15   1164s]         sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:15   1164s]         wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
[11/21 15:25:15   1164s]         wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/21 15:25:15   1164s]         hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:15   1164s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[11/21 15:25:15   1164s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:25:15   1164s]         Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:15   1164s]         Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:15   1164s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/21 15:25:15   1164s]          Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:15   1164s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:25:15   1164s]         delay calculator: calls=17244, total_wall_time=1.017s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]         legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]         steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:25:15   1164s]         skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:15   1164s]             min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:15   1164s]             max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:15   1164s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/21 15:25:15   1164s]         skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:15   1164s]         skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
[11/21 15:25:15   1164s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/21 15:25:15   1164s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   PostConditioning Fixing Skew by cell sizing
[11/21 15:25:15   1164s]     Reconnecting optimized routes...
[11/21 15:25:15   1164s]     Reset timing graph...
[11/21 15:25:15   1164s] Ignoring AAE DB Resetting ...
[11/21 15:25:15   1164s]     Reset timing graph done.
[11/21 15:25:15   1164s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/21 15:25:15   1164s]     Set dirty flag on 0 instances, 0 nets
[11/21 15:25:15   1164s]   PostConditioning done.
[11/21 15:25:15   1164s] Net route status summary:
[11/21 15:25:15   1164s]   Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:15   1164s]   Non-clock:  8374 (unrouted=2435, trialRouted=5939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2377, (crossesIlmBoundary AND tooFewTerms=0)])
[11/21 15:25:15   1164s]   Update timing and DAG stats after post-conditioning...
[11/21 15:25:15   1164s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:25:15   1164s] End AAE Lib Interpolated Model. (MEM=2340.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:15   1164s]   Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]   Clock DAG stats after post-conditioning:
[11/21 15:25:15   1164s]     cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:15   1164s]     sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:15   1164s]     misc counts      : r=6, pp=0
[11/21 15:25:15   1164s]     cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:15   1164s]     cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:15   1164s]     sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:15   1164s]     wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
[11/21 15:25:15   1164s]     wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/21 15:25:15   1164s]     hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:15   1164s]   Clock DAG net violations after post-conditioning: none
[11/21 15:25:15   1164s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/21 15:25:15   1164s]     Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:15   1164s]     Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:15   1164s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/21 15:25:15   1164s]      Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:15   1164s]   Clock DAG hash after post-conditioning: 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]   CTS services accumulated run-time stats after post-conditioning:
[11/21 15:25:15   1164s]     delay calculator: calls=17281, total_wall_time=1.018s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]     legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]     steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]   Primary reporting skew groups after post-conditioning:
[11/21 15:25:15   1164s]     skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:15   1164s]         min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:15   1164s]         max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:15   1164s]   Skew group summary after post-conditioning:
[11/21 15:25:15   1164s]     skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:15   1164s]     skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
[11/21 15:25:15   1164s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   CCOpt::Phase::PostConditioning
[11/21 15:25:15   1164s]   Setting CTS place status to fixed for clock tree and sinks.
[11/21 15:25:15   1164s]   numClockCells = 20, numClockCellsFixed = 20, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/21 15:25:15   1164s]   Post-balance tidy up or trial balance steps...
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG stats at end of CTS:
[11/21 15:25:15   1164s]   ==============================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   ---------------------------------------------------------
[11/21 15:25:15   1164s]   Cell type                 Count    Area       Capacitance
[11/21 15:25:15   1164s]   ---------------------------------------------------------
[11/21 15:25:15   1164s]   Buffers                    13      572.141       0.195
[11/21 15:25:15   1164s]   Inverters                   0        0.000       0.000
[11/21 15:25:15   1164s]   Integrated Clock Gates      0        0.000       0.000
[11/21 15:25:15   1164s]   Discrete Clock Gates        0        0.000       0.000
[11/21 15:25:15   1164s]   Clock Logic                 0        0.000       0.000
[11/21 15:25:15   1164s]   All                        13      572.141       0.195
[11/21 15:25:15   1164s]   ---------------------------------------------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG sink counts at end of CTS:
[11/21 15:25:15   1164s]   ====================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   -------------------------
[11/21 15:25:15   1164s]   Sink type           Count
[11/21 15:25:15   1164s]   -------------------------
[11/21 15:25:15   1164s]   Regular              546
[11/21 15:25:15   1164s]   Enable Latch           0
[11/21 15:25:15   1164s]   Load Capacitance       0
[11/21 15:25:15   1164s]   Antenna Diode          0
[11/21 15:25:15   1164s]   Node Sink              0
[11/21 15:25:15   1164s]   Total                546
[11/21 15:25:15   1164s]   -------------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG wire lengths at end of CTS:
[11/21 15:25:15   1164s]   =====================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   --------------------
[11/21 15:25:15   1164s]   Type     Wire Length
[11/21 15:25:15   1164s]   --------------------
[11/21 15:25:15   1164s]   Top          0.000
[11/21 15:25:15   1164s]   Trunk      577.140
[11/21 15:25:15   1164s]   Leaf      8403.775
[11/21 15:25:15   1164s]   Total     8980.915
[11/21 15:25:15   1164s]   --------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG hp wire lengths at end of CTS:
[11/21 15:25:15   1164s]   ========================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   -----------------------
[11/21 15:25:15   1164s]   Type     hp Wire Length
[11/21 15:25:15   1164s]   -----------------------
[11/21 15:25:15   1164s]   Top            0.000
[11/21 15:25:15   1164s]   Trunk        432.000
[11/21 15:25:15   1164s]   Leaf        3390.735
[11/21 15:25:15   1164s]   Total       3822.735
[11/21 15:25:15   1164s]   -----------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG capacitances at end of CTS:
[11/21 15:25:15   1164s]   =====================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   --------------------------------
[11/21 15:25:15   1164s]   Type     Gate     Wire     Total
[11/21 15:25:15   1164s]   --------------------------------
[11/21 15:25:15   1164s]   Top      0.000    0.000    0.000
[11/21 15:25:15   1164s]   Trunk    0.195    0.077    0.272
[11/21 15:25:15   1164s]   Leaf     2.182    1.122    3.304
[11/21 15:25:15   1164s]   Total    2.377    1.199    3.575
[11/21 15:25:15   1164s]   --------------------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG sink capacitances at end of CTS:
[11/21 15:25:15   1164s]   ==========================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   -----------------------------------------------
[11/21 15:25:15   1164s]   Total    Average    Std. Dev.    Min      Max
[11/21 15:25:15   1164s]   -----------------------------------------------
[11/21 15:25:15   1164s]   2.182     0.004       0.016      0.002    0.229
[11/21 15:25:15   1164s]   -----------------------------------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG net violations at end of CTS:
[11/21 15:25:15   1164s]   =======================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   None
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/21 15:25:15   1164s]   ====================================================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/21 15:25:15   1164s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   Trunk       0.398       8       0.196       0.110      0.072    0.368    {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}         -
[11/21 15:25:15   1164s]   Leaf        0.398      11       0.270       0.066      0.195    0.390    {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}         -
[11/21 15:25:15   1164s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG library cell distribution at end of CTS:
[11/21 15:25:15   1164s]   ==================================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   ------------------------------------------
[11/21 15:25:15   1164s]   Name         Type      Inst     Inst Area 
[11/21 15:25:15   1164s]                          Count    (um^2)
[11/21 15:25:15   1164s]   ------------------------------------------
[11/21 15:25:15   1164s]   CLKBUFX16    buffer      3       189.605
[11/21 15:25:15   1164s]   CLKBUFX12    buffer      6       319.334
[11/21 15:25:15   1164s]   CLKBUFX8     buffer      1        23.285
[11/21 15:25:15   1164s]   CLKBUFX3     buffer      3        39.917
[11/21 15:25:15   1164s]   ------------------------------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Clock DAG hash at end of CTS: 1729941020787556036 9164986322598935821
[11/21 15:25:15   1164s]   CTS services accumulated run-time stats at end of CTS:
[11/21 15:25:15   1164s]     delay calculator: calls=17281, total_wall_time=1.018s, mean_wall_time=0.059ms
[11/21 15:25:15   1164s]     legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:15   1164s]     steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Primary reporting skew groups summary at end of CTS:
[11/21 15:25:15   1164s]   ====================================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   Half-corner                   Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/21 15:25:15   1164s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   dtmf_corner_max:setup.late    vclk1/common    0.465     0.531     0.066       0.171         0.044           0.039           0.500        0.013     100% {0.465, 0.531}
[11/21 15:25:15   1164s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Skew group summary at end of CTS:
[11/21 15:25:15   1164s]   =================================
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   Half-corner                   Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/21 15:25:15   1164s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   dtmf_corner_max:setup.late    vclk1/common    0.465     0.531     0.066       0.171         0.044           0.039           0.500        0.013     100% {0.465, 0.531}
[11/21 15:25:15   1164s]   dtmf_corner_max:setup.late    vclk2/common    0.256     0.395     0.139       0.171         0.024           0.007           0.369        0.046     100% {0.256, 0.395}
[11/21 15:25:15   1164s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Found a total of 0 clock tree pins with a slew violation.
[11/21 15:25:15   1164s]   
[11/21 15:25:15   1164s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:15   1164s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:15   1164s] UM:*                                                                   Post-balance tidy up or trial balance steps
[11/21 15:25:15   1164s] Synthesizing clock trees done.
[11/21 15:25:15   1164s] Tidy Up And Update Timing...
[11/21 15:25:15   1165s] External - Set all clocks to propagated mode...
[11/21 15:25:16   1165s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[11/21 15:25:16   1165s]  * The following are in propagated mode:
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_150/Y of SDC clock vclk1 in view dtmf_view_setup
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_156/Y of SDC clock vclk2 in view dtmf_view_setup
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_154/Y of SDC clock vclk2 in view dtmf_view_setup
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_152/Y of SDC clock vclk2 in view dtmf_view_setup
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_160/Y of SDC clock vclk2 in view dtmf_view_setup
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_158/Y of SDC clock vclk2 in view dtmf_view_setup
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_150/Y of SDC clock vclk1 in view dtmf_view_hold
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_156/Y of SDC clock vclk2 in view dtmf_view_hold
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_154/Y of SDC clock vclk2 in view dtmf_view_hold
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_152/Y of SDC clock vclk2 in view dtmf_view_hold
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_160/Y of SDC clock vclk2 in view dtmf_view_hold
[11/21 15:25:16   1165s]    - Root pin DTMF_INST/TEST_CONTROL_INST/i_158/Y of SDC clock vclk2 in view dtmf_view_hold
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] Setting all clocks to propagated mode.
[11/21 15:25:16   1165s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.7)
[11/21 15:25:16   1165s] Clock DAG stats after update timingGraph:
[11/21 15:25:16   1165s]   cell counts      : b=13, i=0, icg=0, dcg=0, l=0, total=13
[11/21 15:25:16   1165s]   sink counts      : regular=546, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=546
[11/21 15:25:16   1165s]   misc counts      : r=6, pp=0
[11/21 15:25:16   1165s]   cell areas       : b=572.141um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=572.141um^2
[11/21 15:25:16   1165s]   cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
[11/21 15:25:16   1165s]   sink capacitance : total=2.182pF, avg=0.004pF, sd=0.016pF, min=0.002pF, max=0.229pF
[11/21 15:25:16   1165s]   wire capacitance : top=0.000pF, trunk=0.077pF, leaf=1.122pF, total=1.199pF
[11/21 15:25:16   1165s]   wire lengths     : top=0.000um, trunk=577.140um, leaf=8403.775um, total=8980.915um
[11/21 15:25:16   1165s]   hp wire lengths  : top=0.000um, trunk=432.000um, leaf=3390.735um, total=3822.735um
[11/21 15:25:16   1165s] Clock DAG net violations after update timingGraph: none
[11/21 15:25:16   1165s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/21 15:25:16   1165s]   Trunk : target=0.398ns count=8 avg=0.196ns sd=0.110ns min=0.072ns max=0.368ns {5 <= 0.239ns, 2 <= 0.318ns, 0 <= 0.358ns, 1 <= 0.378ns, 0 <= 0.398ns}
[11/21 15:25:16   1165s]   Leaf  : target=0.398ns count=11 avg=0.270ns sd=0.066ns min=0.195ns max=0.390ns {5 <= 0.239ns, 3 <= 0.318ns, 2 <= 0.358ns, 0 <= 0.378ns, 1 <= 0.398ns}
[11/21 15:25:16   1165s] Clock DAG library cell distribution after update timingGraph {count}:
[11/21 15:25:16   1165s]    Bufs: CLKBUFX16: 3 CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 3 
[11/21 15:25:16   1165s] Clock DAG hash after update timingGraph: 1729941020787556036 9164986322598935821
[11/21 15:25:16   1165s] CTS services accumulated run-time stats after update timingGraph:
[11/21 15:25:16   1165s]   delay calculator: calls=17281, total_wall_time=1.018s, mean_wall_time=0.059ms
[11/21 15:25:16   1165s]   legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:16   1165s]   steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:16   1165s] Primary reporting skew groups after update timingGraph:
[11/21 15:25:16   1165s]   skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:16   1165s]       min path sink: DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2/CK
[11/21 15:25:16   1165s]       max path sink: DTMF_INST/ARB_INST/ROM_512x16_0_INST/CLK
[11/21 15:25:16   1165s] Skew group summary after update timingGraph:
[11/21 15:25:16   1165s]   skew_group vclk1/common: insertion delay [min=0.465, max=0.531, avg=0.500, sd=0.013], skew [0.066 vs 0.171], 100% {0.465, 0.531} (wid=0.057 ws=0.044) (gid=0.474 gs=0.027)
[11/21 15:25:16   1165s]   skew_group vclk2/common: insertion delay [min=0.256, max=0.395, avg=0.369, sd=0.046], skew [0.139 vs 0.171], 100% {0.256, 0.395} (wid=0.024 ws=0.024) (gid=0.382 gs=0.144)
[11/21 15:25:16   1165s] Logging CTS constraint violations...
[11/21 15:25:16   1165s]   No violations found.
[11/21 15:25:16   1165s] Logging CTS constraint violations done.
[11/21 15:25:16   1165s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.8)
[11/21 15:25:16   1165s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:16   1165s] UM:*                                                                   Tidy Up And Update Timing
[11/21 15:25:16   1165s] Runtime done. (took cpu=0:00:12.8 real=0:00:25.7)
[11/21 15:25:16   1165s] Runtime Report Coverage % = 95.5
[11/21 15:25:16   1165s] Runtime Summary
[11/21 15:25:16   1165s] ===============
[11/21 15:25:16   1165s] Clock Runtime:  (55%) Core CTS          13.54 (Init 6.75, Construction 2.60, Implementation 2.89, eGRPC 0.46, PostConditioning 0.24, Other 0.60)
[11/21 15:25:16   1165s] Clock Runtime:  (24%) CTS services       6.04 (RefinePlace 0.68, EarlyGlobalClock 1.45, NanoRoute 3.68, ExtractRC 0.22, TimingAnalysis 0.00)
[11/21 15:25:16   1165s] Clock Runtime:  (20%) Other CTS          4.99 (Init 3.60, CongRepair/EGR-DP 0.71, TimingUpdate 0.69, Other 0.00)
[11/21 15:25:16   1165s] Clock Runtime: (100%) Total             24.57
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] Runtime Summary:
[11/21 15:25:16   1165s] ================
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] --------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:16   1165s] wall   % time  children  called  name
[11/21 15:25:16   1165s] --------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:16   1165s] 25.71  100.00   25.71      0       
[11/21 15:25:16   1165s] 25.71  100.00   24.57      1     Runtime
[11/21 15:25:16   1165s]  2.22    8.65    2.04      1     CCOpt::Phase::Initialization
[11/21 15:25:16   1165s]  2.04    7.94    1.28      1       Check Prerequisites
[11/21 15:25:16   1165s]  1.28    4.99    0.00      1         Leaving CCOpt scope - CheckPlace
[11/21 15:25:16   1165s]  7.53   29.28    6.66      1     CCOpt::Phase::PreparingToBalance
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/21 15:25:16   1165s]  2.31    8.99    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/21 15:25:16   1165s]  0.50    1.94    0.20      1       Legalization setup
[11/21 15:25:16   1165s]  0.20    0.77    0.00      1         Leaving CCOpt scope - Initializing placement interface
[11/21 15:25:16   1165s]  3.85   14.99    0.00      1       Validating CTS configuration
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1         Checking module port directions
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/21 15:25:16   1165s]  0.59    2.31    0.03      1     Preparing To Balance
[11/21 15:25:16   1165s]  0.02    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:25:16   1165s]  0.02    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/21 15:25:16   1165s]  4.72   18.36    4.64      1     CCOpt::Phase::Construction
[11/21 15:25:16   1165s]  3.17   12.32    3.10      1       Stage::Clustering
[11/21 15:25:16   1165s]  1.41    5.48    1.25      1         Clustering
[11/21 15:25:16   1165s]  0.05    0.21    0.00      1           Initialize for clustering
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[11/21 15:25:16   1165s]  0.55    2.15    0.00      1           Bottom-up phase
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1             Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:25:16   1165s]  0.65    2.51    0.56      1           Legalizing clock trees
[11/21 15:25:16   1165s]  0.47    1.83    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:25:16   1165s]  0.02    0.07    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/21 15:25:16   1165s]  0.06    0.24    0.00      1             Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:25:16   1165s]  1.69    6.58    1.67      1         CongRepair After Initial Clustering
[11/21 15:25:16   1165s]  1.56    6.07    1.41      1           Leaving CCOpt scope - Early Global Route
[11/21 15:25:16   1165s]  0.94    3.66    0.00      1             Early Global Route - eGR only step
[11/21 15:25:16   1165s]  0.47    1.82    0.00      1             Congestion Repair
[11/21 15:25:16   1165s]  0.09    0.36    0.00      1           Leaving CCOpt scope - extractRC
[11/21 15:25:16   1165s]  0.02    0.07    0.00      1           Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:25:16   1165s]  0.14    0.55    0.08      1       Stage::DRV Fixing
[11/21 15:25:16   1165s]  0.07    0.28    0.00      1         Fixing clock tree slew time and max cap violations
[11/21 15:25:16   1165s]  0.01    0.05    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/21 15:25:16   1165s]  1.33    5.17    1.16      1       Stage::Insertion Delay Reduction
[11/21 15:25:16   1165s]  0.20    0.78    0.00      1         Removing unnecessary root buffering
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1         Removing unconstrained drivers
[11/21 15:25:16   1165s]  0.03    0.13    0.00      1         Reducing insertion delay 1
[11/21 15:25:16   1165s]  0.32    1.26    0.00      1         Removing longest path buffering
[11/21 15:25:16   1165s]  0.59    2.31    0.00      1         Reducing insertion delay 2
[11/21 15:25:16   1165s]  2.94   11.42    2.82      1     CCOpt::Phase::Implementation
[11/21 15:25:16   1165s]  0.45    1.75    0.37      1       Stage::Reducing Power
[11/21 15:25:16   1165s]  0.03    0.12    0.00      1         Improving clock tree routing
[11/21 15:25:16   1165s]  0.33    1.26    0.00      1         Reducing clock tree power 1
[11/21 15:25:16   1165s]  0.00    0.01    0.00      3           Legalizing clock trees
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1         Reducing clock tree power 2
[11/21 15:25:16   1165s]  0.66    2.57    0.50      1       Stage::Balancing
[11/21 15:25:16   1165s]  0.38    1.49    0.24      1         Approximately balancing fragments step
[11/21 15:25:16   1165s]  0.16    0.61    0.00      1           Resolve constraints - Approximately balancing fragments
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1           Moving gates to improve sub-tree skew
[11/21 15:25:16   1165s]  0.05    0.20    0.00      1           Approximately balancing fragments bottom up
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1           Approximately balancing fragments, wire and cell delays
[11/21 15:25:16   1165s]  0.01    0.05    0.00      1         Improving fragments clock skew
[11/21 15:25:16   1165s]  0.09    0.35    0.03      1         Approximately balancing step
[11/21 15:25:16   1165s]  0.02    0.07    0.00      1           Resolve constraints - Approximately balancing
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1           Approximately balancing, wire and cell delays
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1         Fixing clock tree overload
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1         Approximately balancing paths
[11/21 15:25:16   1165s]  1.65    6.43    1.46      1       Stage::Polishing
[11/21 15:25:16   1165s]  0.01    0.06    0.00      1         Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1         Merging balancing drivers for power
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1         Improving clock skew
[11/21 15:25:16   1165s]  0.72    2.81    0.71      1         Moving gates to reduce wire capacitance
[11/21 15:25:16   1165s]  0.01    0.04    0.00      2           Artificially removing short and long paths
[11/21 15:25:16   1165s]  0.09    0.37    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1             Legalizing clock trees
[11/21 15:25:16   1165s]  0.27    1.04    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1             Legalizing clock trees
[11/21 15:25:16   1165s]  0.11    0.44    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/21 15:25:16   1165s]  0.01    0.05    0.00      1             Legalizing clock trees
[11/21 15:25:16   1165s]  0.22    0.86    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1             Legalizing clock trees
[11/21 15:25:16   1165s]  0.11    0.43    0.00      1         Reducing clock tree power 3
[11/21 15:25:16   1165s]  0.00    0.01    0.00      1           Artificially removing short and long paths
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1           Legalizing clock trees
[11/21 15:25:16   1165s]  0.16    0.62    0.00      1         Improving insertion delay
[11/21 15:25:16   1165s]  0.44    1.70    0.35      1         Wire Opt OverFix
[11/21 15:25:16   1165s]  0.28    1.10    0.27      1           Wire Reduction extra effort
[11/21 15:25:16   1165s]  0.00    0.01    0.00      1             Artificially removing short and long paths
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1             Global shorten wires A0
[11/21 15:25:16   1165s]  0.21    0.81    0.00      2             Move For Wirelength - core
[11/21 15:25:16   1165s]  0.00    0.01    0.00      1             Global shorten wires A1
[11/21 15:25:16   1165s]  0.03    0.13    0.00      1             Global shorten wires B
[11/21 15:25:16   1165s]  0.01    0.06    0.00      1             Move For Wirelength - branch
[11/21 15:25:16   1165s]  0.06    0.25    0.03      1           Optimizing orientation
[11/21 15:25:16   1165s]  0.03    0.13    0.00      1             FlipOpt
[11/21 15:25:16   1165s]  0.06    0.24    0.06      1       Stage::Updating netlist
[11/21 15:25:16   1165s]  0.01    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:25:16   1165s]  0.04    0.17    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/21 15:25:16   1165s]  1.05    4.09    0.89      1     CCOpt::Phase::eGRPC
[11/21 15:25:16   1165s]  0.42    1.65    0.36      1       Leaving CCOpt scope - Routing Tools
[11/21 15:25:16   1165s]  0.36    1.39    0.00      1         Early Global Route - eGR only step
[11/21 15:25:16   1165s]  0.06    0.24    0.00      1       Leaving CCOpt scope - extractRC
[11/21 15:25:16   1165s]  0.02    0.07    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/21 15:25:16   1165s]  0.02    0.08    0.02      1       Reset bufferability constraints
[11/21 15:25:16   1165s]  0.02    0.08    0.00      1         Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:25:16   1165s]  0.04    0.15    0.00      1       eGRPC Moving buffers
[11/21 15:25:16   1165s]  0.00    0.01    0.00      1         Violation analysis
[11/21 15:25:16   1165s]  0.13    0.50    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/21 15:25:16   1165s]  0.00    0.01    0.00      1         Artificially removing long paths
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1       eGRPC Fixing DRVs
[11/21 15:25:16   1165s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1       Violation analysis
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/21 15:25:16   1165s]  0.17    0.65    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/21 15:25:16   1165s]  4.50   17.49    4.48      1     CCOpt::Phase::Routing
[11/21 15:25:16   1165s]  4.39   17.09    4.18      1       Leaving CCOpt scope - Routing Tools
[11/21 15:25:16   1165s]  0.25    0.99    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/21 15:25:16   1165s]  3.68   14.32    0.00      1         NanoRoute
[11/21 15:25:16   1165s]  0.24    0.94    0.00      1         Route Remaining Unrouted Nets
[11/21 15:25:16   1165s]  0.07    0.26    0.00      1       Leaving CCOpt scope - extractRC
[11/21 15:25:16   1165s]  0.02    0.07    0.00      1       Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:25:16   1165s]  0.24    0.92    0.11      1     CCOpt::Phase::PostConditioning
[11/21 15:25:16   1165s]  0.02    0.08    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1       Reset bufferability constraints
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/21 15:25:16   1165s]  0.03    0.11    0.00      1       Recomputing CTS skew targets
[11/21 15:25:16   1165s]  0.01    0.03    0.00      1       PostConditioning Fixing DRVs
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1       Buffering to fix DRVs
[11/21 15:25:16   1165s]  0.01    0.04    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/21 15:25:16   1165s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[11/21 15:25:16   1165s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/21 15:25:16   1165s]  0.02    0.06    0.00      1       Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late
[11/21 15:25:16   1165s]  0.02    0.06    0.00      1     Post-balance tidy up or trial balance steps
[11/21 15:25:16   1165s]  0.77    2.98    0.69      1     Tidy Up And Update Timing
[11/21 15:25:16   1165s]  0.69    2.68    0.00      1       External - Set all clocks to propagated mode
[11/21 15:25:16   1165s] --------------------------------------------------------------------------------------------------------------------------
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/21 15:25:16   1165s] Leaving CCOpt scope - Cleaning up placement interface...
[11/21 15:25:16   1165s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2352.0M, EPOCH TIME: 1763718916.712474
[11/21 15:25:16   1165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:717).
[11/21 15:25:16   1165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:16   1165s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:16   1165s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:16   1165s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2311.0M, EPOCH TIME: 1763718916.722963
[11/21 15:25:16   1165s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:16   1165s] *** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:12.7/0:00:22.7 (0.6), totSession cpu/real = 0:19:25.2/2:31:20.2 (0.1), mem = 2311.0M
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] =============================================================================================
[11/21 15:25:16   1165s]  Step TAT Report : CTS #1 / ccopt_design #2                                     21.15-s110_1
[11/21 15:25:16   1165s] =============================================================================================
[11/21 15:25:16   1165s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:16   1165s] ---------------------------------------------------------------------------------------------
[11/21 15:25:16   1165s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:16   1165s] [ IncrReplace            ]      1   0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.3    0.6
[11/21 15:25:16   1165s] [ EarlyGlobalRoute       ]      5   0:00:02.1  (   9.4 % )     0:00:02.1 /  0:00:01.2    0.5
[11/21 15:25:16   1165s] [ DetailRoute            ]      1   0:00:02.4  (  10.5 % )     0:00:02.4 /  0:00:02.3    1.0
[11/21 15:25:16   1165s] [ ExtractRC              ]      3   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.9
[11/21 15:25:16   1165s] [ MISC                   ]          0:00:17.6  (  77.4 % )     0:00:17.6 /  0:00:08.8    0.5
[11/21 15:25:16   1165s] ---------------------------------------------------------------------------------------------
[11/21 15:25:16   1165s]  CTS #1 TOTAL                       0:00:22.7  ( 100.0 % )     0:00:22.7 /  0:00:12.7    0.6
[11/21 15:25:16   1165s] ---------------------------------------------------------------------------------------------
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] Synthesizing clock trees with CCOpt done.
[11/21 15:25:16   1165s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:16   1165s] UM:*                                                                   cts
[11/21 15:25:16   1165s] INFO: Running scanReorder auto flow in postCTS
[11/21 15:25:16   1165s] DBG: sciUnitLenDelay = 0.123450
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:25:16   1165s] 
[11/21 15:25:16   1165s] TimeStamp Deleting Cell Server End ...
[11/21 15:25:16   1165s] Set analysis mode to hold.
[11/21 15:25:17   1165s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:25:17   1165s] #################################################################################
[11/21 15:25:17   1165s] # Design Stage: PreRoute
[11/21 15:25:17   1165s] # Design Name: DTMF_CHIP
[11/21 15:25:17   1165s] # Design Mode: 180nm
[11/21 15:25:17   1165s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:25:17   1165s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:25:17   1165s] # Signoff Settings: SI Off 
[11/21 15:25:17   1165s] #################################################################################
[11/21 15:25:17   1165s] Calculate delays in BcWc mode...
[11/21 15:25:17   1165s] Topological Sorting (REAL = 0:00:00.0, MEM = 2309.0M, InitMEM = 2309.0M)
[11/21 15:25:17   1165s] Start delay calculation (fullDC) (1 T). (MEM=2309)
[11/21 15:25:17   1165s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/21 15:25:17   1165s] End AAE Lib Interpolated Model. (MEM=2320.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 15:25:17   1165s] Type 'man IMPMSMV-1810' for more detail.
[11/21 15:25:17   1165s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 15:25:17   1165s] To increase the message display limit, refer to the product command reference manual.
[11/21 15:25:18   1166s] Total number of fetched objects 6260
[11/21 15:25:18   1166s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:18   1166s] End delay calculation. (MEM=2328.93 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 15:25:18   1166s] End delay calculation (fullDC). (MEM=2328.93 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:25:18   1166s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2328.9M) ***
[11/21 15:25:18   1166s] DBG: scgNrActiveHoldView = 1
[11/21 15:25:18   1166s] 
[11/21 15:25:18   1166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:25:18   1166s] Summary for sequential cells identification: 
[11/21 15:25:18   1166s]   Identified SBFF number: 116
[11/21 15:25:18   1166s]   Identified MBFF number: 0
[11/21 15:25:18   1166s]   Identified SB Latch number: 0
[11/21 15:25:18   1166s]   Identified MB Latch number: 0
[11/21 15:25:18   1166s]   Not identified SBFF number: 24
[11/21 15:25:18   1166s]   Not identified MBFF number: 0
[11/21 15:25:18   1166s]   Not identified SB Latch number: 0
[11/21 15:25:18   1166s]   Not identified MB Latch number: 0
[11/21 15:25:18   1166s]   Number of sequential cells which are not FFs: 38
[11/21 15:25:18   1166s]  Visiting view : dtmf_view_setup
[11/21 15:25:18   1166s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:25:18   1166s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:25:18   1166s]  Visiting view : dtmf_view_hold
[11/21 15:25:18   1166s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:25:18   1166s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:25:18   1166s] TLC MultiMap info (StdDelay):
[11/21 15:25:18   1166s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:25:18   1166s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:25:18   1166s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:25:18   1166s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:25:18   1166s]  Setting StdDelay to: 52.5ps
[11/21 15:25:18   1166s] 
[11/21 15:25:18   1166s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:25:18   1166s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/21 15:25:18   1166s] Successfully traced 2 scan chains (total 540 scan bits).
[11/21 15:25:18   1166s] Start applying DEF ordered sections ...
[11/21 15:25:18   1166s] **WARN: (IMPSC-1138):	In scan chain "scan2" DEF ordered section, buffers or logics following scan instance "DTMF_INST/RESULTS_CONV_INST/go_reg" are corrected to match the netlist.
[11/21 15:25:18   1166s] Type 'man IMPSC-1138' for more detail.
[11/21 15:25:18   1166s] Successfully applied all DEF ordered sections.
[11/21 15:25:18   1166s] *** Scan Sanity Check Summary:
[11/21 15:25:18   1166s] *** 2 scan chains passed sanity check.
[11/21 15:25:18   1166s] INFO: Auto effort scan reorder.
[11/21 15:25:18   1166s] chain scan2 has no hold violation, so skip this chain.
[11/21 15:25:18   1166s] chain scan1 has no hold violation, so skip this chain.
[11/21 15:25:18   1166s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:25:18   1166s] #################################################################################
[11/21 15:25:18   1166s] # Design Stage: PreRoute
[11/21 15:25:18   1166s] # Design Name: DTMF_CHIP
[11/21 15:25:18   1166s] # Design Mode: 180nm
[11/21 15:25:18   1166s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:25:18   1166s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:25:18   1166s] # Signoff Settings: SI Off 
[11/21 15:25:18   1166s] #################################################################################
[11/21 15:25:18   1166s] Calculate delays in BcWc mode...
[11/21 15:25:18   1166s] Topological Sorting (REAL = 0:00:00.0, MEM = 2509.4M, InitMEM = 2509.4M)
[11/21 15:25:18   1166s] Start delay calculation (fullDC) (1 T). (MEM=2509.42)
[11/21 15:25:19   1166s] End AAE Lib Interpolated Model. (MEM=2520.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:19   1167s] Total number of fetched objects 6260
[11/21 15:25:19   1167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:19   1167s] End delay calculation. (MEM=2520.93 CPU=0:00:00.8 REAL=0:00:00.0)
[11/21 15:25:19   1167s] End delay calculation (fullDC). (MEM=2520.93 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:25:19   1167s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2520.9M) ***
[11/21 15:25:20   1167s] *** Summary: Scan Reorder within scan chain
[11/21 15:25:20   1167s]         Total scan reorder time: cpu: 0:00:01.2 , real: 0:00:02.0
[11/21 15:25:20   1167s] Successfully reordered 2 scan chains.
[11/21 15:25:20   1167s] Initial total scan wire length:    11308.030 (floating:     9854.665)
[11/21 15:25:20   1167s] Final   total scan wire length:    11308.030 (floating:     9854.665)
[11/21 15:25:20   1167s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[11/21 15:25:20   1167s] Current max long connection 533.910
[11/21 15:25:20   1167s] Restore timing analysis mode.
[11/21 15:25:20   1167s] 
[11/21 15:25:20   1167s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:25:20   1167s] 
[11/21 15:25:20   1167s] TimeStamp Deleting Cell Server End ...
[11/21 15:25:20   1167s] *** End of ScanReorder (cpu=0:00:02.7, real=0:00:04.0, mem=2511.4M) ***
[11/21 15:25:20   1167s] *** Summary: Scan Reorder within scan chain
[11/21 15:25:20   1167s] Initial total scan wire length:    11308.030 (floating:     9854.665)
[11/21 15:25:20   1167s] Final   total scan wire length:    11308.030 (floating:     9854.665)
[11/21 15:25:20   1167s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[11/21 15:25:20   1167s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[11/21 15:25:20   1167s] Final   scan reorder max long connection:      533.910
[11/21 15:25:20   1167s] Total net length = 2.679e+05 (1.321e+05 1.358e+05) (ext = 0.000e+00)
[11/21 15:25:20   1167s] *** End of ScanReorder (cpu=0:00:02.7, real=0:00:04.0, mem=2511.4M) ***
[11/21 15:25:20   1167s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1386.9M, totSessionCpu=0:19:28 **
[11/21 15:25:20   1167s] GigaOpt running with 1 threads.
[11/21 15:25:20   1167s] *** InitOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:28.0/2:31:23.7 (0.1), mem = 2266.4M
[11/21 15:25:20   1167s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/21 15:25:20   1168s] 
[11/21 15:25:20   1168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:25:20   1168s] Summary for sequential cells identification: 
[11/21 15:25:20   1168s]   Identified SBFF number: 116
[11/21 15:25:20   1168s]   Identified MBFF number: 0
[11/21 15:25:20   1168s]   Identified SB Latch number: 0
[11/21 15:25:20   1168s]   Identified MB Latch number: 0
[11/21 15:25:20   1168s]   Not identified SBFF number: 24
[11/21 15:25:20   1168s]   Not identified MBFF number: 0
[11/21 15:25:20   1168s]   Not identified SB Latch number: 0
[11/21 15:25:20   1168s]   Not identified MB Latch number: 0
[11/21 15:25:20   1168s]   Number of sequential cells which are not FFs: 38
[11/21 15:25:20   1168s]  Visiting view : dtmf_view_setup
[11/21 15:25:20   1168s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:25:20   1168s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:25:20   1168s]  Visiting view : dtmf_view_hold
[11/21 15:25:20   1168s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:25:20   1168s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:25:20   1168s] TLC MultiMap info (StdDelay):
[11/21 15:25:20   1168s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:25:20   1168s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:25:20   1168s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:25:20   1168s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:25:20   1168s]  Setting StdDelay to: 52.5ps
[11/21 15:25:20   1168s] 
[11/21 15:25:20   1168s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:25:20   1168s] Need call spDPlaceInit before registerPrioInstLoc.
[11/21 15:25:20   1168s] OPERPROF: Starting DPlace-Init at level 1, MEM:2278.2M, EPOCH TIME: 1763718920.462472
[11/21 15:25:20   1168s] Processing tracks to init pin-track alignment.
[11/21 15:25:20   1168s] z: 2, totalTracks: 1
[11/21 15:25:20   1168s] z: 4, totalTracks: 1
[11/21 15:25:20   1168s] z: 6, totalTracks: 1
[11/21 15:25:20   1168s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:20   1168s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2278.2M, EPOCH TIME: 1763718920.484742
[11/21 15:25:20   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:20   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:20   1168s] 
[11/21 15:25:20   1168s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:20   1168s] OPERPROF:     Starting CMU at level 3, MEM:2278.2M, EPOCH TIME: 1763718920.503776
[11/21 15:25:20   1168s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2278.2M, EPOCH TIME: 1763718920.504688
[11/21 15:25:20   1168s] 
[11/21 15:25:20   1168s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 15:25:20   1168s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.021, MEM:2278.2M, EPOCH TIME: 1763718920.505364
[11/21 15:25:20   1168s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2278.2M, EPOCH TIME: 1763718920.505407
[11/21 15:25:20   1168s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2278.2M, EPOCH TIME: 1763718920.505445
[11/21 15:25:20   1168s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2278.2MB).
[11/21 15:25:20   1168s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.044, MEM:2278.2M, EPOCH TIME: 1763718920.506087
[11/21 15:25:20   1168s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2278.2M, EPOCH TIME: 1763718920.506184
[11/21 15:25:20   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:20   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:20   1168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:20   1168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:20   1168s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2274.2M, EPOCH TIME: 1763718920.515692
[11/21 15:25:20   1168s] 
[11/21 15:25:20   1168s] Creating Lib Analyzer ...
[11/21 15:25:20   1168s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 15:25:20   1168s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 15:25:20   1168s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 15:25:20   1168s] 
[11/21 15:25:20   1168s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:21   1169s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:29 mem=2296.2M
[11/21 15:25:21   1169s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:29 mem=2296.2M
[11/21 15:25:21   1169s] Creating Lib Analyzer, finished. 
[11/21 15:25:22   1169s] Effort level <high> specified for reg2reg path_group
[11/21 15:25:22   1169s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1413.6M, totSessionCpu=0:19:29 **
[11/21 15:25:22   1169s] *** optDesign -postCTS ***
[11/21 15:25:22   1169s] DRC Margin: user margin 0.0; extra margin 0.2
[11/21 15:25:22   1169s] Hold Target Slack: user slack 0
[11/21 15:25:22   1169s] Setup Target Slack: user slack 0; extra slack 0.0
[11/21 15:25:22   1169s] setUsefulSkewMode -ecoRoute false
[11/21 15:25:22   1169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2298.2M, EPOCH TIME: 1763718922.280150
[11/21 15:25:22   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:22   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:22   1169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2298.2M, EPOCH TIME: 1763718922.290879
[11/21 15:25:22   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:22   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:25:22   1169s] Deleting Lib Analyzer.
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] TimeStamp Deleting Cell Server End ...
[11/21 15:25:22   1169s] Multi-VT timing optimization disabled based on library information.
[11/21 15:25:22   1169s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:25:22   1169s] Summary for sequential cells identification: 
[11/21 15:25:22   1169s]   Identified SBFF number: 116
[11/21 15:25:22   1169s]   Identified MBFF number: 0
[11/21 15:25:22   1169s]   Identified SB Latch number: 0
[11/21 15:25:22   1169s]   Identified MB Latch number: 0
[11/21 15:25:22   1169s]   Not identified SBFF number: 24
[11/21 15:25:22   1169s]   Not identified MBFF number: 0
[11/21 15:25:22   1169s]   Not identified SB Latch number: 0
[11/21 15:25:22   1169s]   Not identified MB Latch number: 0
[11/21 15:25:22   1169s]   Number of sequential cells which are not FFs: 38
[11/21 15:25:22   1169s]  Visiting view : dtmf_view_setup
[11/21 15:25:22   1169s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:25:22   1169s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:25:22   1169s]  Visiting view : dtmf_view_hold
[11/21 15:25:22   1169s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:25:22   1169s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:25:22   1169s] TLC MultiMap info (StdDelay):
[11/21 15:25:22   1169s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:25:22   1169s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:25:22   1169s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:25:22   1169s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:25:22   1169s]  Setting StdDelay to: 52.5ps
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] TimeStamp Deleting Cell Server End ...
[11/21 15:25:22   1169s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2298.2M, EPOCH TIME: 1763718922.409333
[11/21 15:25:22   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:22   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:22   1169s] All LLGs are deleted
[11/21 15:25:22   1169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:22   1169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:22   1169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2298.2M, EPOCH TIME: 1763718922.409430
[11/21 15:25:22   1169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2298.2M, EPOCH TIME: 1763718922.409475
[11/21 15:25:22   1169s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2292.2M, EPOCH TIME: 1763718922.409874
[11/21 15:25:22   1169s] Start to check current routing status for nets...
[11/21 15:25:22   1169s] All nets are already routed correctly.
[11/21 15:25:22   1169s] End to check current routing status for nets (mem=2292.2M)
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] Creating Lib Analyzer ...
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:25:22   1169s] Summary for sequential cells identification: 
[11/21 15:25:22   1169s]   Identified SBFF number: 116
[11/21 15:25:22   1169s]   Identified MBFF number: 0
[11/21 15:25:22   1169s]   Identified SB Latch number: 0
[11/21 15:25:22   1169s]   Identified MB Latch number: 0
[11/21 15:25:22   1169s]   Not identified SBFF number: 24
[11/21 15:25:22   1169s]   Not identified MBFF number: 0
[11/21 15:25:22   1169s]   Not identified SB Latch number: 0
[11/21 15:25:22   1169s]   Not identified MB Latch number: 0
[11/21 15:25:22   1169s]   Number of sequential cells which are not FFs: 38
[11/21 15:25:22   1169s]  Visiting view : dtmf_view_setup
[11/21 15:25:22   1169s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:25:22   1169s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:25:22   1169s]  Visiting view : dtmf_view_hold
[11/21 15:25:22   1169s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:25:22   1169s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:25:22   1169s] TLC MultiMap info (StdDelay):
[11/21 15:25:22   1169s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:25:22   1169s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:25:22   1169s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:25:22   1169s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:25:22   1169s]  Setting StdDelay to: 52.5ps
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:25:22   1169s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 15:25:22   1169s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 15:25:22   1169s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 15:25:22   1169s] 
[11/21 15:25:22   1169s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:23   1170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:30 mem=2300.2M
[11/21 15:25:23   1170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:30 mem=2300.2M
[11/21 15:25:23   1170s] Creating Lib Analyzer, finished. 
[11/21 15:25:23   1170s] #optDebug: Start CG creation (mem=2328.9M)
[11/21 15:25:23   1170s]  ...initializing CG  maxDriveDist 2396.159000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 239.615500 
[11/21 15:25:23   1170s] (cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s]  ...processing cgPrt (cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s]  ...processing cgEgp (cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s]  ...processing cgPbk (cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s]  ...processing cgNrb(cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s]  ...processing cgObs (cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s]  ...processing cgCon (cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s]  ...processing cgPdm (cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2410.1M)
[11/21 15:25:23   1170s] Compute RC Scale Done ...
[11/21 15:25:23   1170s] All LLGs are deleted
[11/21 15:25:23   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:23   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:23   1170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2400.6M, EPOCH TIME: 1763718923.828556
[11/21 15:25:23   1170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2400.6M, EPOCH TIME: 1763718923.828805
[11/21 15:25:23   1170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2400.6M, EPOCH TIME: 1763718923.829819
[11/21 15:25:23   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:23   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:23   1170s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2400.6M, EPOCH TIME: 1763718923.830070
[11/21 15:25:23   1170s] Max number of tech site patterns supported in site array is 256.
[11/21 15:25:23   1170s] Core basic site is tsm3site
[11/21 15:25:23   1170s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2400.6M, EPOCH TIME: 1763718923.837551
[11/21 15:25:23   1170s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 15:25:23   1170s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 15:25:23   1170s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2400.6M, EPOCH TIME: 1763718923.838114
[11/21 15:25:23   1170s] Fast DP-INIT is on for default
[11/21 15:25:23   1170s] Atter site array init, number of instance map data is 0.
[11/21 15:25:23   1170s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2400.6M, EPOCH TIME: 1763718923.840984
[11/21 15:25:23   1170s] 
[11/21 15:25:23   1170s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:23   1170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:2400.6M, EPOCH TIME: 1763718923.843035
[11/21 15:25:23   1170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:23   1170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:23   1170s] Starting delay calculation for Setup views
[11/21 15:25:23   1170s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:25:23   1170s] #################################################################################
[11/21 15:25:23   1170s] # Design Stage: PreRoute
[11/21 15:25:23   1170s] # Design Name: DTMF_CHIP
[11/21 15:25:23   1170s] # Design Mode: 180nm
[11/21 15:25:23   1170s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:25:23   1170s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:25:23   1170s] # Signoff Settings: SI Off 
[11/21 15:25:23   1170s] #################################################################################
[11/21 15:25:24   1171s] Calculate delays in BcWc mode...
[11/21 15:25:24   1171s] Topological Sorting (REAL = 0:00:00.0, MEM = 2398.6M, InitMEM = 2398.6M)
[11/21 15:25:24   1171s] Start delay calculation (fullDC) (1 T). (MEM=2398.56)
[11/21 15:25:24   1171s] *** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
[11/21 15:25:24   1171s] End AAE Lib Interpolated Model. (MEM=2410.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:24   1171s] Total number of fetched objects 6260
[11/21 15:25:24   1171s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:24   1171s] End delay calculation. (MEM=2394.07 CPU=0:00:00.7 REAL=0:00:00.0)
[11/21 15:25:24   1171s] End delay calculation (fullDC). (MEM=2394.07 CPU=0:00:00.9 REAL=0:00:00.0)
[11/21 15:25:24   1171s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2394.1M) ***
[11/21 15:25:25   1172s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:19:32 mem=2394.1M)
[11/21 15:25:25   1172s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.094  |  2.710  |  0.094  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2409.3M, EPOCH TIME: 1763718925.484441
[11/21 15:25:25   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:25   1172s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2409.3M, EPOCH TIME: 1763718925.495851
[11/21 15:25:25   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:25   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] Density: 48.809%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1475.3M, totSessionCpu=0:19:32 **
[11/21 15:25:25   1172s] *** InitOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:04.2/0:00:05.4 (0.8), totSession cpu/real = 0:19:32.2/2:31:29.0 (0.1), mem = 2352.3M
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s] =============================================================================================
[11/21 15:25:25   1172s]  Step TAT Report : InitOpt #1 / ccopt_design #2                                 21.15-s110_1
[11/21 15:25:25   1172s] =============================================================================================
[11/21 15:25:25   1172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:25   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:25   1172s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:25   1172s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.0 % )     0:00:01.7 /  0:00:01.4    0.8
[11/21 15:25:25   1172s] [ DrvReport              ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.4
[11/21 15:25:25   1172s] [ CellServerInit         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.4
[11/21 15:25:25   1172s] [ LibAnalyzerInit        ]      2   0:00:02.2  (  41.4 % )     0:00:02.2 /  0:00:02.0    0.9
[11/21 15:25:25   1172s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:25   1172s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.1    0.8
[11/21 15:25:25   1172s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:25   1172s] [ TimingUpdate           ]      1   0:00:00.2  (   2.8 % )     0:00:01.3 /  0:00:01.2    1.0
[11/21 15:25:25   1172s] [ FullDelayCalc          ]      1   0:00:01.1  (  20.7 % )     0:00:01.1 /  0:00:01.1    1.0
[11/21 15:25:25   1172s] [ TimingReport           ]      1   0:00:00.2  (   4.4 % )     0:00:00.2 /  0:00:00.0    0.2
[11/21 15:25:25   1172s] [ MISC                   ]          0:00:01.3  (  23.5 % )     0:00:01.3 /  0:00:00.7    0.6
[11/21 15:25:25   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:25   1172s]  InitOpt #1 TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:04.2    0.8
[11/21 15:25:25   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s] ** INFO : this run is activating low effort ccoptDesign flow
[11/21 15:25:25   1172s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:25:25   1172s] ### Creating PhyDesignMc. totSessionCpu=0:19:32 mem=2352.3M
[11/21 15:25:25   1172s] OPERPROF: Starting DPlace-Init at level 1, MEM:2352.3M, EPOCH TIME: 1763718925.520258
[11/21 15:25:25   1172s] Processing tracks to init pin-track alignment.
[11/21 15:25:25   1172s] z: 2, totalTracks: 1
[11/21 15:25:25   1172s] z: 4, totalTracks: 1
[11/21 15:25:25   1172s] z: 6, totalTracks: 1
[11/21 15:25:25   1172s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:25   1172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2352.3M, EPOCH TIME: 1763718925.524975
[11/21 15:25:25   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:25:25   1172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2352.3M, EPOCH TIME: 1763718925.535179
[11/21 15:25:25   1172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2352.3M, EPOCH TIME: 1763718925.535225
[11/21 15:25:25   1172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2352.3M, EPOCH TIME: 1763718925.535263
[11/21 15:25:25   1172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2352.3MB).
[11/21 15:25:25   1172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2352.3M, EPOCH TIME: 1763718925.535966
[11/21 15:25:25   1172s] TotalInstCnt at PhyDesignMc Initialization: 5647
[11/21 15:25:25   1172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:32 mem=2352.3M
[11/21 15:25:25   1172s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2352.3M, EPOCH TIME: 1763718925.555645
[11/21 15:25:25   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:355).
[11/21 15:25:25   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2352.3M, EPOCH TIME: 1763718925.565756
[11/21 15:25:25   1172s] TotalInstCnt at PhyDesignMc Destruction: 5647
[11/21 15:25:25   1172s] OPTC: m1 20.0 20.0
[11/21 15:25:25   1172s] #optDebug: fT-E <X 2 0 0 1>
[11/21 15:25:25   1172s] -congRepairInPostCTS false                 # bool, default=false, private
[11/21 15:25:25   1172s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 105.0
[11/21 15:25:25   1172s] Begin: GigaOpt Route Type Constraints Refinement
[11/21 15:25:25   1172s] *** CongRefineRouteType #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:32.3/2:31:29.2 (0.1), mem = 2352.3M
[11/21 15:25:25   1172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.7
[11/21 15:25:25   1172s] ### Creating RouteCongInterface, started
[11/21 15:25:25   1172s] {MMLU 19 19 6033}
[11/21 15:25:25   1172s] ### Creating LA Mngr. totSessionCpu=0:19:32 mem=2352.3M
[11/21 15:25:25   1172s] ### Creating LA Mngr, finished. totSessionCpu=0:19:32 mem=2352.3M
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s] #optDebug: {0, 1.000}
[11/21 15:25:25   1172s] ### Creating RouteCongInterface, finished
[11/21 15:25:25   1172s] Updated routing constraints on 0 nets.
[11/21 15:25:25   1172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.7
[11/21 15:25:25   1172s] Bottom Preferred Layer:
[11/21 15:25:25   1172s] +---------------+------------+------------+----------+
[11/21 15:25:25   1172s] |     Layer     |     DB     |    CLK     |   Rule   |
[11/21 15:25:25   1172s] +---------------+------------+------------+----------+
[11/21 15:25:25   1172s] | Metal3 (z=3)  |          1 |         18 | default  |
[11/21 15:25:25   1172s] +---------------+------------+------------+----------+
[11/21 15:25:25   1172s] Via Pillar Rule:
[11/21 15:25:25   1172s]     None
[11/21 15:25:25   1172s] Finished writing unified metrics of routing constraints.
[11/21 15:25:25   1172s] *** CongRefineRouteType #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.0/0:00:00.1 (0.4), totSession cpu/real = 0:19:32.4/2:31:29.3 (0.1), mem = 2352.3M
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s] =============================================================================================
[11/21 15:25:25   1172s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #2                     21.15-s110_1
[11/21 15:25:25   1172s] =============================================================================================
[11/21 15:25:25   1172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:25   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:25   1172s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  41.9 % )     0:00:00.0 /  0:00:00.0    0.7
[11/21 15:25:25   1172s] [ MISC                   ]          0:00:00.0  (  58.1 % )     0:00:00.0 /  0:00:00.0    0.2
[11/21 15:25:25   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:25   1172s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.0    0.4
[11/21 15:25:25   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s] End: GigaOpt Route Type Constraints Refinement
[11/21 15:25:25   1172s] *** Starting optimizing excluded clock nets MEM= 2352.3M) ***
[11/21 15:25:25   1172s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2352.3M) ***
[11/21 15:25:25   1172s] *** Starting optimizing excluded clock nets MEM= 2352.3M) ***
[11/21 15:25:25   1172s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2352.3M) ***
[11/21 15:25:25   1172s] Info: Done creating the CCOpt slew target map.
[11/21 15:25:25   1172s] Begin: GigaOpt high fanout net optimization
[11/21 15:25:25   1172s] GigaOpt HFN: use maxLocalDensity 1.2
[11/21 15:25:25   1172s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/21 15:25:25   1172s] *** DrvOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:32.4/2:31:29.4 (0.1), mem = 2352.3M
[11/21 15:25:25   1172s] Info: 57 io nets excluded
[11/21 15:25:25   1172s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:25:25   1172s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:25:25   1172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.8
[11/21 15:25:25   1172s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:25:25   1172s] ### Creating PhyDesignMc. totSessionCpu=0:19:32 mem=2352.3M
[11/21 15:25:25   1172s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/21 15:25:25   1172s] OPERPROF: Starting DPlace-Init at level 1, MEM:2352.3M, EPOCH TIME: 1763718925.890597
[11/21 15:25:25   1172s] Processing tracks to init pin-track alignment.
[11/21 15:25:25   1172s] z: 2, totalTracks: 1
[11/21 15:25:25   1172s] z: 4, totalTracks: 1
[11/21 15:25:25   1172s] z: 6, totalTracks: 1
[11/21 15:25:25   1172s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:25   1172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2352.3M, EPOCH TIME: 1763718925.895731
[11/21 15:25:25   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:25:25   1172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2352.3M, EPOCH TIME: 1763718925.906093
[11/21 15:25:25   1172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2352.3M, EPOCH TIME: 1763718925.906142
[11/21 15:25:25   1172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2352.3M, EPOCH TIME: 1763718925.906184
[11/21 15:25:25   1172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2352.3MB).
[11/21 15:25:25   1172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2352.3M, EPOCH TIME: 1763718925.906825
[11/21 15:25:25   1172s] TotalInstCnt at PhyDesignMc Initialization: 5647
[11/21 15:25:25   1172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:32 mem=2352.3M
[11/21 15:25:25   1172s] ### Creating RouteCongInterface, started
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[11/21 15:25:25   1172s] 
[11/21 15:25:25   1172s] #optDebug: {0, 1.000}
[11/21 15:25:25   1172s] ### Creating RouteCongInterface, finished
[11/21 15:25:25   1172s] ### Creating LA Mngr. totSessionCpu=0:19:32 mem=2352.3M
[11/21 15:25:25   1172s] ### Creating LA Mngr, finished. totSessionCpu=0:19:32 mem=2352.3M
[11/21 15:25:26   1172s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/21 15:25:26   1172s] Total-nets :: 6015, Stn-nets :: 57, ratio :: 0.947631 %, Total-len 319405, Stn-len 0
[11/21 15:25:26   1172s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2390.5M, EPOCH TIME: 1763718926.327457
[11/21 15:25:26   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:355).
[11/21 15:25:26   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:26   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:26   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:26   1172s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:2352.5M, EPOCH TIME: 1763718926.342246
[11/21 15:25:26   1172s] TotalInstCnt at PhyDesignMc Destruction: 5647
[11/21 15:25:26   1172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.8
[11/21 15:25:26   1172s] *** DrvOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.4/0:00:00.5 (0.8), totSession cpu/real = 0:19:32.8/2:31:29.9 (0.1), mem = 2352.5M
[11/21 15:25:26   1172s] 
[11/21 15:25:26   1172s] =============================================================================================
[11/21 15:25:26   1172s]  Step TAT Report : DrvOpt #1 / ccopt_design #2                                  21.15-s110_1
[11/21 15:25:26   1172s] =============================================================================================
[11/21 15:25:26   1172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:26   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:26   1172s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:26   1172s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/21 15:25:26   1172s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/21 15:25:26   1172s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:26   1172s] [ DrvFindVioNets         ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:26   1172s] [ MISC                   ]          0:00:00.4  (  86.5 % )     0:00:00.4 /  0:00:00.3    0.7
[11/21 15:25:26   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:26   1172s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    0.8
[11/21 15:25:26   1172s] ---------------------------------------------------------------------------------------------
[11/21 15:25:26   1172s] 
[11/21 15:25:26   1172s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/21 15:25:26   1172s] End: GigaOpt high fanout net optimization
[11/21 15:25:26   1172s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/21 15:25:26   1172s] Deleting Lib Analyzer.
[11/21 15:25:26   1172s] Begin: GigaOpt Global Optimization
[11/21 15:25:26   1172s] *info: use new DP (enabled)
[11/21 15:25:26   1172s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/21 15:25:26   1172s] Info: 57 io nets excluded
[11/21 15:25:26   1172s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:25:26   1172s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:25:26   1172s] *** GlobalOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:32.9/2:31:30.0 (0.1), mem = 2368.5M
[11/21 15:25:26   1172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.9
[11/21 15:25:26   1172s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:25:26   1172s] ### Creating PhyDesignMc. totSessionCpu=0:19:33 mem=2368.5M
[11/21 15:25:26   1172s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/21 15:25:26   1172s] OPERPROF: Starting DPlace-Init at level 1, MEM:2368.5M, EPOCH TIME: 1763718926.470495
[11/21 15:25:26   1172s] Processing tracks to init pin-track alignment.
[11/21 15:25:26   1172s] z: 2, totalTracks: 1
[11/21 15:25:26   1172s] z: 4, totalTracks: 1
[11/21 15:25:26   1172s] z: 6, totalTracks: 1
[11/21 15:25:26   1172s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:26   1172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2368.5M, EPOCH TIME: 1763718926.475540
[11/21 15:25:26   1172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:26   1172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:26   1172s] 
[11/21 15:25:26   1172s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:26   1172s] 
[11/21 15:25:26   1172s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:25:26   1172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2368.5M, EPOCH TIME: 1763718926.486232
[11/21 15:25:26   1172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2368.5M, EPOCH TIME: 1763718926.486289
[11/21 15:25:26   1172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2368.5M, EPOCH TIME: 1763718926.486340
[11/21 15:25:26   1172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2368.5MB).
[11/21 15:25:26   1172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2368.5M, EPOCH TIME: 1763718926.487001
[11/21 15:25:26   1172s] TotalInstCnt at PhyDesignMc Initialization: 5647
[11/21 15:25:26   1172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:33 mem=2368.5M
[11/21 15:25:26   1172s] ### Creating RouteCongInterface, started
[11/21 15:25:26   1172s] 
[11/21 15:25:26   1172s] Creating Lib Analyzer ...
[11/21 15:25:26   1172s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 15:25:26   1172s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 15:25:26   1172s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 15:25:26   1172s] 
[11/21 15:25:26   1172s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:27   1173s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:34 mem=2368.5M
[11/21 15:25:27   1173s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:34 mem=2368.5M
[11/21 15:25:27   1173s] Creating Lib Analyzer, finished. 
[11/21 15:25:27   1173s] 
[11/21 15:25:27   1173s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 15:25:27   1173s] 
[11/21 15:25:27   1173s] #optDebug: {0, 1.000}
[11/21 15:25:27   1173s] ### Creating RouteCongInterface, finished
[11/21 15:25:27   1173s] ### Creating LA Mngr. totSessionCpu=0:19:34 mem=2368.5M
[11/21 15:25:27   1173s] ### Creating LA Mngr, finished. totSessionCpu=0:19:34 mem=2368.5M
[11/21 15:25:27   1174s] *info: 57 io nets excluded
[11/21 15:25:27   1174s] *info: 18 clock nets excluded
[11/21 15:25:27   1174s] *info: 375 no-driver nets excluded.
[11/21 15:25:27   1174s] *info: 19 nets with fixed/cover wires excluded.
[11/21 15:25:27   1174s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2425.7M, EPOCH TIME: 1763718927.841710
[11/21 15:25:27   1174s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2425.7M, EPOCH TIME: 1763718927.841881
[11/21 15:25:28   1174s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/21 15:25:28   1174s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/21 15:25:28   1174s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/21 15:25:28   1174s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/21 15:25:28   1174s] |   0.000|   0.000|   48.81%|   0:00:00.0| 2425.7M|dtmf_view_setup|       NA| NA                                                 |
[11/21 15:25:28   1174s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2425.7M) ***
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2425.7M) ***
[11/21 15:25:28   1174s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/21 15:25:28   1174s] Total-nets :: 6015, Stn-nets :: 57, ratio :: 0.947631 %, Total-len 319405, Stn-len 0
[11/21 15:25:28   1174s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2406.7M, EPOCH TIME: 1763718928.035878
[11/21 15:25:28   1174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5983).
[11/21 15:25:28   1174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:28   1174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:28   1174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:28   1174s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2366.7M, EPOCH TIME: 1763718928.046757
[11/21 15:25:28   1174s] TotalInstCnt at PhyDesignMc Destruction: 5647
[11/21 15:25:28   1174s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.9
[11/21 15:25:28   1174s] *** GlobalOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:19:34.4/2:31:31.6 (0.1), mem = 2366.7M
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s] =============================================================================================
[11/21 15:25:28   1174s]  Step TAT Report : GlobalOpt #1 / ccopt_design #2                               21.15-s110_1
[11/21 15:25:28   1174s] =============================================================================================
[11/21 15:25:28   1174s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:28   1174s] ---------------------------------------------------------------------------------------------
[11/21 15:25:28   1174s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:25:28   1174s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  63.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/21 15:25:28   1174s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:28   1174s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/21 15:25:28   1174s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/21 15:25:28   1174s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:01.0 /  0:00:01.0    1.0
[11/21 15:25:28   1174s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:28   1174s] [ TransformInit          ]      1   0:00:00.3  (  17.5 % )     0:00:00.3 /  0:00:00.3    0.9
[11/21 15:25:28   1174s] [ MISC                   ]          0:00:00.2  (  13.4 % )     0:00:00.2 /  0:00:00.2    0.8
[11/21 15:25:28   1174s] ---------------------------------------------------------------------------------------------
[11/21 15:25:28   1174s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    1.0
[11/21 15:25:28   1174s] ---------------------------------------------------------------------------------------------
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s] End: GigaOpt Global Optimization
[11/21 15:25:28   1174s] *** Timing Is met
[11/21 15:25:28   1174s] *** Check timing (0:00:00.0)
[11/21 15:25:28   1174s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/21 15:25:28   1174s] Deleting Lib Analyzer.
[11/21 15:25:28   1174s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/21 15:25:28   1174s] Info: 57 io nets excluded
[11/21 15:25:28   1174s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:25:28   1174s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:25:28   1174s] ### Creating LA Mngr. totSessionCpu=0:19:34 mem=2366.7M
[11/21 15:25:28   1174s] ### Creating LA Mngr, finished. totSessionCpu=0:19:34 mem=2366.7M
[11/21 15:25:28   1174s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/21 15:25:28   1174s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2366.7M, EPOCH TIME: 1763718928.077960
[11/21 15:25:28   1174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:28   1174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:28   1174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2366.7M, EPOCH TIME: 1763718928.088566
[11/21 15:25:28   1174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:28   1174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:28   1174s] **INFO: Flow update: Design timing is met.
[11/21 15:25:28   1174s] **INFO: Flow update: Design timing is met.
[11/21 15:25:28   1174s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/21 15:25:28   1174s] Info: 57 io nets excluded
[11/21 15:25:28   1174s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:25:28   1174s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:25:28   1174s] ### Creating LA Mngr. totSessionCpu=0:19:35 mem=2364.7M
[11/21 15:25:28   1174s] ### Creating LA Mngr, finished. totSessionCpu=0:19:35 mem=2364.7M
[11/21 15:25:28   1174s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:25:28   1174s] ### Creating PhyDesignMc. totSessionCpu=0:19:35 mem=2421.9M
[11/21 15:25:28   1174s] OPERPROF: Starting DPlace-Init at level 1, MEM:2421.9M, EPOCH TIME: 1763718928.231131
[11/21 15:25:28   1174s] Processing tracks to init pin-track alignment.
[11/21 15:25:28   1174s] z: 2, totalTracks: 1
[11/21 15:25:28   1174s] z: 4, totalTracks: 1
[11/21 15:25:28   1174s] z: 6, totalTracks: 1
[11/21 15:25:28   1174s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:28   1174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2421.9M, EPOCH TIME: 1763718928.236177
[11/21 15:25:28   1174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:28   1174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:25:28   1174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2421.9M, EPOCH TIME: 1763718928.247060
[11/21 15:25:28   1174s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2421.9M, EPOCH TIME: 1763718928.247117
[11/21 15:25:28   1174s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2421.9M, EPOCH TIME: 1763718928.247164
[11/21 15:25:28   1174s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2421.9MB).
[11/21 15:25:28   1174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2421.9M, EPOCH TIME: 1763718928.247863
[11/21 15:25:28   1174s] TotalInstCnt at PhyDesignMc Initialization: 5647
[11/21 15:25:28   1174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:35 mem=2421.9M
[11/21 15:25:28   1174s] Begin: Area Reclaim Optimization
[11/21 15:25:28   1174s] *** AreaOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:34.6/2:31:31.8 (0.1), mem = 2421.9M
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s] Creating Lib Analyzer ...
[11/21 15:25:28   1174s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 15:25:28   1174s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 15:25:28   1174s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 15:25:28   1174s] 
[11/21 15:25:28   1174s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:29   1175s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:19:36 mem=2425.9M
[11/21 15:25:29   1175s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:19:36 mem=2425.9M
[11/21 15:25:29   1175s] Creating Lib Analyzer, finished. 
[11/21 15:25:29   1175s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.10
[11/21 15:25:29   1175s] ### Creating RouteCongInterface, started
[11/21 15:25:29   1175s] 
[11/21 15:25:29   1175s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 15:25:29   1175s] 
[11/21 15:25:29   1175s] #optDebug: {0, 1.000}
[11/21 15:25:29   1175s] ### Creating RouteCongInterface, finished
[11/21 15:25:29   1175s] ### Creating LA Mngr. totSessionCpu=0:19:36 mem=2425.9M
[11/21 15:25:29   1175s] ### Creating LA Mngr, finished. totSessionCpu=0:19:36 mem=2425.9M
[11/21 15:25:29   1175s] Usable buffer cells for single buffer setup transform:
[11/21 15:25:29   1175s] CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
[11/21 15:25:29   1175s] Number of usable buffer cells above: 17
[11/21 15:25:29   1175s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2425.9M, EPOCH TIME: 1763718929.489249
[11/21 15:25:29   1175s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2425.9M, EPOCH TIME: 1763718929.489390
[11/21 15:25:29   1175s] Reclaim Optimization WNS Slack 0.094  TNS Slack 0.000 Density 48.81
[11/21 15:25:29   1175s] +---------+---------+--------+--------+------------+--------+
[11/21 15:25:29   1175s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/21 15:25:29   1175s] +---------+---------+--------+--------+------------+--------+
[11/21 15:25:29   1175s] |   48.81%|        -|   0.094|   0.000|   0:00:00.0| 2425.9M|
[11/21 15:25:29   1176s] |   48.81%|        0|   0.094|   0.000|   0:00:00.0| 2425.9M|
[11/21 15:25:29   1176s] #optDebug: <stH: 5.0400 MiSeL: 180.0390>
[11/21 15:25:29   1176s] |   48.81%|        0|   0.094|   0.000|   0:00:00.0| 2425.9M|
[11/21 15:25:30   1176s] |   48.81%|        0|   0.094|   0.000|   0:00:01.0| 2425.9M|
[11/21 15:25:30   1176s] |   48.81%|        5|   0.094|   0.000|   0:00:00.0| 2451.5M|
[11/21 15:25:30   1176s] |   48.81%|        0|   0.094|   0.000|   0:00:00.0| 2451.5M|
[11/21 15:25:30   1176s] #optDebug: <stH: 5.0400 MiSeL: 180.0390>
[11/21 15:25:30   1176s] #optDebug: RTR_SNLTF <10.0000 5.0400> <50.4000> 
[11/21 15:25:30   1176s] |   48.81%|        0|   0.094|   0.000|   0:00:00.0| 2451.5M|
[11/21 15:25:30   1176s] +---------+---------+--------+--------+------------+--------+
[11/21 15:25:30   1176s] Reclaim Optimization End WNS Slack 0.094  TNS Slack 0.000 Density 48.81
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/21 15:25:30   1176s] --------------------------------------------------------------
[11/21 15:25:30   1176s] |                                   | Total     | Sequential |
[11/21 15:25:30   1176s] --------------------------------------------------------------
[11/21 15:25:30   1176s] | Num insts resized                 |       0  |       0    |
[11/21 15:25:30   1176s] | Num insts undone                  |       5  |       3    |
[11/21 15:25:30   1176s] | Num insts Downsized               |       0  |       0    |
[11/21 15:25:30   1176s] | Num insts Samesized               |       0  |       0    |
[11/21 15:25:30   1176s] | Num insts Upsized                 |       0  |       0    |
[11/21 15:25:30   1176s] | Num multiple commits+uncommits    |       0  |       -    |
[11/21 15:25:30   1176s] --------------------------------------------------------------
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s] Number of times islegalLocAvaiable called = 9 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
[11/21 15:25:30   1176s] End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
[11/21 15:25:30   1176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2451.5M, EPOCH TIME: 1763718930.310108
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5983).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2451.5M, EPOCH TIME: 1763718930.320048
[11/21 15:25:30   1176s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2451.5M, EPOCH TIME: 1763718930.321176
[11/21 15:25:30   1176s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2451.5M, EPOCH TIME: 1763718930.321256
[11/21 15:25:30   1176s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2451.5M, EPOCH TIME: 1763718930.326026
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:30   1176s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.017, MEM:2451.5M, EPOCH TIME: 1763718930.342952
[11/21 15:25:30   1176s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2451.5M, EPOCH TIME: 1763718930.343005
[11/21 15:25:30   1176s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2451.5M, EPOCH TIME: 1763718930.343044
[11/21 15:25:30   1176s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2451.5M, EPOCH TIME: 1763718930.343672
[11/21 15:25:30   1176s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2451.5M, EPOCH TIME: 1763718930.343785
[11/21 15:25:30   1176s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:2451.5M, EPOCH TIME: 1763718930.343850
[11/21 15:25:30   1176s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.023, MEM:2451.5M, EPOCH TIME: 1763718930.343880
[11/21 15:25:30   1176s] TDRefine: refinePlace mode is spiral
[11/21 15:25:30   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.10
[11/21 15:25:30   1176s] OPERPROF: Starting RefinePlace at level 1, MEM:2451.5M, EPOCH TIME: 1763718930.343930
[11/21 15:25:30   1176s] *** Starting refinePlace (0:19:37 mem=2451.5M) ***
[11/21 15:25:30   1176s] Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:30   1176s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:30   1176s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2451.5M, EPOCH TIME: 1763718930.350159
[11/21 15:25:30   1176s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2451.5M, EPOCH TIME: 1763718930.350611
[11/21 15:25:30   1176s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:30   1176s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:30   1176s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2451.5M, EPOCH TIME: 1763718930.351759
[11/21 15:25:30   1176s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2451.5M, EPOCH TIME: 1763718930.352216
[11/21 15:25:30   1176s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2451.5M, EPOCH TIME: 1763718930.352257
[11/21 15:25:30   1176s] Starting refinePlace ...
[11/21 15:25:30   1176s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:30   1176s] One DDP V2 for no tweak run.
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:25:30   1176s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/21 15:25:30   1176s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:25:30   1176s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:25:30   1176s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2451.5MB) @(0:19:37 - 0:19:37).
[11/21 15:25:30   1176s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 15:25:30   1176s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2451.5MB
[11/21 15:25:30   1176s] Statistics of distance of Instance movement in refine placement:
[11/21 15:25:30   1176s]   maximum (X+Y) =         0.00 um
[11/21 15:25:30   1176s]   mean    (X+Y) =         0.00 um
[11/21 15:25:30   1176s] Summary Report:
[11/21 15:25:30   1176s] Instances move: 0 (out of 5628 movable)
[11/21 15:25:30   1176s] Instances flipped: 0
[11/21 15:25:30   1176s] Mean displacement: 0.00 um
[11/21 15:25:30   1176s] Max displacement: 0.00 um 
[11/21 15:25:30   1176s] Total instances moved : 0
[11/21 15:25:30   1176s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.110, REAL:0.109, MEM:2451.5M, EPOCH TIME: 1763718930.461466
[11/21 15:25:30   1176s] Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
[11/21 15:25:30   1176s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2451.5MB
[11/21 15:25:30   1176s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2451.5MB) @(0:19:37 - 0:19:37).
[11/21 15:25:30   1176s] *** Finished refinePlace (0:19:37 mem=2451.5M) ***
[11/21 15:25:30   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.10
[11/21 15:25:30   1176s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.119, MEM:2451.5M, EPOCH TIME: 1763718930.463020
[11/21 15:25:30   1176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2451.5M, EPOCH TIME: 1763718930.478930
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5815).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2451.5M, EPOCH TIME: 1763718930.488528
[11/21 15:25:30   1176s] *** maximum move = 0.00 um ***
[11/21 15:25:30   1176s] *** Finished re-routing un-routed nets (2451.5M) ***
[11/21 15:25:30   1176s] OPERPROF: Starting DPlace-Init at level 1, MEM:2451.5M, EPOCH TIME: 1763718930.501812
[11/21 15:25:30   1176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2451.5M, EPOCH TIME: 1763718930.506819
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:30   1176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2451.5M, EPOCH TIME: 1763718930.517262
[11/21 15:25:30   1176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2451.5M, EPOCH TIME: 1763718930.517315
[11/21 15:25:30   1176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2451.5M, EPOCH TIME: 1763718930.517354
[11/21 15:25:30   1176s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2451.5M, EPOCH TIME: 1763718930.517985
[11/21 15:25:30   1176s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2451.5M, EPOCH TIME: 1763718930.518096
[11/21 15:25:30   1176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2451.5M, EPOCH TIME: 1763718930.518160
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2451.5M) ***
[11/21 15:25:30   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.10
[11/21 15:25:30   1176s] *** AreaOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:02.1/0:00:02.3 (0.9), totSession cpu/real = 0:19:36.7/2:31:34.1 (0.1), mem = 2451.5M
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s] =============================================================================================
[11/21 15:25:30   1176s]  Step TAT Report : AreaOpt #1 / ccopt_design #2                                 21.15-s110_1
[11/21 15:25:30   1176s] =============================================================================================
[11/21 15:25:30   1176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:30   1176s] ---------------------------------------------------------------------------------------------
[11/21 15:25:30   1176s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:25:30   1176s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  43.9 % )     0:00:01.0 /  0:00:01.0    1.0
[11/21 15:25:30   1176s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:30   1176s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/21 15:25:30   1176s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.5
[11/21 15:25:30   1176s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:30   1176s] [ OptimizationStep       ]      1   0:00:00.1  (   4.2 % )     0:00:00.8 /  0:00:00.6    0.8
[11/21 15:25:30   1176s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.3 % )     0:00:00.7 /  0:00:00.6    0.8
[11/21 15:25:30   1176s] [ OptGetWeight           ]    164   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:30   1176s] [ OptEval                ]    164   0:00:00.6  (  24.9 % )     0:00:00.6 /  0:00:00.5    0.8
[11/21 15:25:30   1176s] [ OptCommit              ]    164   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:30   1176s] [ PostCommitDelayUpdate  ]    166   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.7
[11/21 15:25:30   1176s] [ IncrDelayCalc          ]     12   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.6
[11/21 15:25:30   1176s] [ RefinePlace            ]      1   0:00:00.2  (  10.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/21 15:25:30   1176s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:30   1176s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:30   1176s] [ MISC                   ]          0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    0.9
[11/21 15:25:30   1176s] ---------------------------------------------------------------------------------------------
[11/21 15:25:30   1176s]  AreaOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.1    0.9
[11/21 15:25:30   1176s] ---------------------------------------------------------------------------------------------
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2432.4M, EPOCH TIME: 1763718930.546437
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:355).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2371.4M, EPOCH TIME: 1763718930.556408
[11/21 15:25:30   1176s] TotalInstCnt at PhyDesignMc Destruction: 5647
[11/21 15:25:30   1176s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2371.43M, totSessionCpu=0:19:37).
[11/21 15:25:30   1176s] postCtsLateCongRepair #1 0
[11/21 15:25:30   1176s] postCtsLateCongRepair #1 0
[11/21 15:25:30   1176s] postCtsLateCongRepair #1 0
[11/21 15:25:30   1176s] postCtsLateCongRepair #1 0
[11/21 15:25:30   1176s] Starting local wire reclaim
[11/21 15:25:30   1176s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2371.4M, EPOCH TIME: 1763718930.617969
[11/21 15:25:30   1176s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2371.4M, EPOCH TIME: 1763718930.618041
[11/21 15:25:30   1176s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2371.4M, EPOCH TIME: 1763718930.618101
[11/21 15:25:30   1176s] Processing tracks to init pin-track alignment.
[11/21 15:25:30   1176s] z: 2, totalTracks: 1
[11/21 15:25:30   1176s] z: 4, totalTracks: 1
[11/21 15:25:30   1176s] z: 6, totalTracks: 1
[11/21 15:25:30   1176s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:30   1176s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2371.4M, EPOCH TIME: 1763718930.623076
[11/21 15:25:30   1176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:30   1176s] # Found 3 fixed insts to be non-legal.
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:25:30   1176s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.012, MEM:2371.4M, EPOCH TIME: 1763718930.635352
[11/21 15:25:30   1176s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2371.4M, EPOCH TIME: 1763718930.635412
[11/21 15:25:30   1176s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1763718930.635450
[11/21 15:25:30   1176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2371.4MB).
[11/21 15:25:30   1176s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.018, MEM:2371.4M, EPOCH TIME: 1763718930.636128
[11/21 15:25:30   1176s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.018, MEM:2371.4M, EPOCH TIME: 1763718930.636159
[11/21 15:25:30   1176s] TDRefine: refinePlace mode is spiral
[11/21 15:25:30   1176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.11
[11/21 15:25:30   1176s] OPERPROF:   Starting RefinePlace at level 2, MEM:2371.4M, EPOCH TIME: 1763718930.636211
[11/21 15:25:30   1176s] *** Starting refinePlace (0:19:37 mem=2371.4M) ***
[11/21 15:25:30   1176s] Total net bbox length = 2.540e+05 (1.218e+05 1.322e+05) (ext = 2.831e+04)
[11/21 15:25:30   1176s] 
[11/21 15:25:30   1176s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:30   1176s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2371.4M, EPOCH TIME: 1763718930.649927
[11/21 15:25:30   1176s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1763718930.650421
[11/21 15:25:30   1176s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:30   1176s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:30   1176s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2371.4M, EPOCH TIME: 1763718930.651596
[11/21 15:25:30   1176s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1763718930.652055
[11/21 15:25:30   1176s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2371.4M, EPOCH TIME: 1763718930.652095
[11/21 15:25:30   1176s] Starting refinePlace ...
[11/21 15:25:30   1176s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:30   1176s] One DDP V2 for no tweak run.
[11/21 15:25:30   1176s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2371.4M, EPOCH TIME: 1763718930.659044
[11/21 15:25:30   1176s] OPERPROF:         Starting spMPad at level 5, MEM:2373.6M, EPOCH TIME: 1763718930.703245
[11/21 15:25:30   1176s] OPERPROF:           Starting spContextMPad at level 6, MEM:2373.6M, EPOCH TIME: 1763718930.703586
[11/21 15:25:30   1176s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2373.6M, EPOCH TIME: 1763718930.703624
[11/21 15:25:30   1176s] MP Top (5628): mp=1.050. U=0.487.
[11/21 15:25:30   1176s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.002, MEM:2373.6M, EPOCH TIME: 1763718930.705259
[11/21 15:25:30   1176s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2373.6M, EPOCH TIME: 1763718930.706081
[11/21 15:25:30   1176s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2373.6M, EPOCH TIME: 1763718930.706117
[11/21 15:25:30   1176s] OPERPROF:             Starting InitSKP at level 7, MEM:2373.6M, EPOCH TIME: 1763718930.728069
[11/21 15:25:30   1176s] no activity file in design. spp won't run.
[11/21 15:25:30   1176s] no activity file in design. spp won't run.
[11/21 15:25:31   1176s] *** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
[11/21 15:25:31   1176s] OPERPROF:             Finished InitSKP at level 7, CPU:0.190, REAL:0.276, MEM:2375.9M, EPOCH TIME: 1763718931.004405
[11/21 15:25:31   1176s] Timing cost in AAE based: 46.0813200056363712
[11/21 15:25:31   1177s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.220, REAL:0.369, MEM:2378.6M, EPOCH TIME: 1763718931.075571
[11/21 15:25:31   1177s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.220, REAL:0.371, MEM:2378.6M, EPOCH TIME: 1763718931.077122
[11/21 15:25:31   1177s] SKP cleared!
[11/21 15:25:31   1177s] AAE Timing clean up.
[11/21 15:25:31   1177s] Tweakage: fix icg 1, fix clk 0.
[11/21 15:25:31   1177s] Tweakage: density cost 1, scale 0.4.
[11/21 15:25:31   1177s] Tweakage: activity cost 0, scale 1.0.
[11/21 15:25:31   1177s] Tweakage: timing cost on, scale 1.0.
[11/21 15:25:31   1177s] OPERPROF:         Starting CoreOperation at level 5, MEM:2378.6M, EPOCH TIME: 1763718931.107521
[11/21 15:25:31   1177s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2378.6M, EPOCH TIME: 1763718931.110383
[11/21 15:25:31   1177s] Tweakage swap 117 pairs.
[11/21 15:25:31   1177s] Tweakage swap 70 pairs.
[11/21 15:25:31   1177s] Tweakage swap 186 pairs.
[11/21 15:25:31   1177s] Tweakage swap 74 pairs.
[11/21 15:25:31   1177s] Tweakage swap 0 pairs.
[11/21 15:25:32   1177s] Tweakage swap 16 pairs.
[11/21 15:25:32   1178s] Tweakage swap 17 pairs.
[11/21 15:25:32   1178s] Tweakage swap 10 pairs.
[11/21 15:25:32   1178s] Tweakage swap 0 pairs.
[11/21 15:25:32   1178s] Tweakage swap 2 pairs.
[11/21 15:25:33   1178s] Tweakage swap 3 pairs.
[11/21 15:25:33   1179s] Tweakage swap 7 pairs.
[11/21 15:25:33   1179s] Tweakage swap 53 pairs.
[11/21 15:25:33   1179s] Tweakage swap 25 pairs.
[11/21 15:25:33   1179s] Tweakage swap 68 pairs.
[11/21 15:25:33   1179s] Tweakage swap 22 pairs.
[11/21 15:25:33   1179s] Tweakage swap 5 pairs.
[11/21 15:25:33   1179s] Tweakage swap 6 pairs.
[11/21 15:25:34   1179s] Tweakage swap 6 pairs.
[11/21 15:25:34   1180s] Tweakage swap 2 pairs.
[11/21 15:25:34   1180s] Tweakage swap 0 pairs.
[11/21 15:25:34   1180s] Tweakage swap 3 pairs.
[11/21 15:25:34   1180s] Tweakage swap 1 pairs.
[11/21 15:25:34   1180s] Tweakage swap 1 pairs.
[11/21 15:25:34   1180s] Tweakage move 219 insts.
[11/21 15:25:34   1180s] Tweakage move 75 insts.
[11/21 15:25:34   1180s] Tweakage move 28 insts.
[11/21 15:25:34   1180s] Tweakage move 16 insts.
[11/21 15:25:34   1180s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:3.540, REAL:3.538, MEM:2378.6M, EPOCH TIME: 1763718934.648212
[11/21 15:25:34   1180s] OPERPROF:         Finished CoreOperation at level 5, CPU:3.550, REAL:3.541, MEM:2378.6M, EPOCH TIME: 1763718934.648549
[11/21 15:25:34   1180s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:3.780, REAL:3.990, MEM:2378.6M, EPOCH TIME: 1763718934.649280
[11/21 15:25:34   1180s] Move report: Congestion aware Tweak moves 919 insts, mean move: 6.90 um, max move: 34.08 um 
[11/21 15:25:34   1180s] 	Max move on inst (DTMF_INST/TDSP_DS_CS_INST/i_13): (731.94, 521.92) --> (702.90, 526.96)
[11/21 15:25:34   1180s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:03.8, real=0:00:04.0, mem=2378.6mb) @(0:19:37 - 0:19:41).
[11/21 15:25:34   1180s] 
[11/21 15:25:34   1180s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 15:25:34   1180s] Move report: legalization moves 8 insts, mean move: 5.35 um, max move: 10.08 um spiral
[11/21 15:25:34   1180s] 	Max move on inst (DTMF_INST/RAM_128x16_TEST_INST/i_4): (1007.16, 773.92) --> (1007.16, 763.84)
[11/21 15:25:34   1180s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:25:34   1180s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 15:25:34   1180s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2378.6MB) @(0:19:41 - 0:19:41).
[11/21 15:25:34   1180s] Move report: Detail placement moves 920 insts, mean move: 6.88 um, max move: 34.08 um 
[11/21 15:25:34   1180s] 	Max move on inst (DTMF_INST/TDSP_DS_CS_INST/i_13): (731.94, 521.92) --> (702.90, 526.96)
[11/21 15:25:34   1180s] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2378.6MB
[11/21 15:25:34   1180s] Statistics of distance of Instance movement in refine placement:
[11/21 15:25:34   1180s]   maximum (X+Y) =        34.08 um
[11/21 15:25:34   1180s]   inst (DTMF_INST/TDSP_DS_CS_INST/i_13) with max move: (731.94, 521.92) -> (702.9, 526.96)
[11/21 15:25:34   1180s]   mean    (X+Y) =         6.88 um
[11/21 15:25:34   1180s] Summary Report:
[11/21 15:25:34   1180s] Instances move: 920 (out of 5628 movable)
[11/21 15:25:34   1180s] Instances flipped: 0
[11/21 15:25:34   1180s] Mean displacement: 6.88 um
[11/21 15:25:34   1180s] Max displacement: 34.08 um (Instance: DTMF_INST/TDSP_DS_CS_INST/i_13) (731.94, 521.92) -> (702.9, 526.96)
[11/21 15:25:34   1180s] 	Length: 6 sites, height: 1 rows, site name: tsm3site, cell type: NOR3BX1
[11/21 15:25:34   1180s] Total instances moved : 920
[11/21 15:25:34   1180s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.890, REAL:4.111, MEM:2378.6M, EPOCH TIME: 1763718934.763142
[11/21 15:25:34   1180s] Total net bbox length = 2.530e+05 (1.213e+05 1.316e+05) (ext = 2.836e+04)
[11/21 15:25:34   1180s] Runtime: CPU: 0:00:03.9 REAL: 0:00:04.0 MEM: 2378.6MB
[11/21 15:25:34   1180s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:04.0, mem=2378.6MB) @(0:19:37 - 0:19:41).
[11/21 15:25:34   1180s] *** Finished refinePlace (0:19:41 mem=2378.6M) ***
[11/21 15:25:34   1180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.11
[11/21 15:25:34   1180s] OPERPROF:   Finished RefinePlace at level 2, CPU:3.910, REAL:4.129, MEM:2378.6M, EPOCH TIME: 1763718934.764745
[11/21 15:25:34   1180s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2378.6M, EPOCH TIME: 1763718934.764784
[11/21 15:25:34   1180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5815).
[11/21 15:25:34   1180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:34   1180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:34   1180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:34   1180s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.012, MEM:2373.6M, EPOCH TIME: 1763718934.776671
[11/21 15:25:34   1180s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.940, REAL:4.159, MEM:2373.6M, EPOCH TIME: 1763718934.776741
[11/21 15:25:34   1180s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:25:34   1180s] #################################################################################
[11/21 15:25:34   1180s] # Design Stage: PreRoute
[11/21 15:25:34   1180s] # Design Name: DTMF_CHIP
[11/21 15:25:34   1180s] # Design Mode: 180nm
[11/21 15:25:34   1180s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:25:34   1180s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:25:34   1180s] # Signoff Settings: SI Off 
[11/21 15:25:34   1180s] #################################################################################
[11/21 15:25:35   1180s] Calculate delays in BcWc mode...
[11/21 15:25:35   1180s] Topological Sorting (REAL = 0:00:00.0, MEM = 2362.1M, InitMEM = 2362.1M)
[11/21 15:25:35   1180s] Start delay calculation (fullDC) (1 T). (MEM=2362.09)
[11/21 15:25:35   1181s] End AAE Lib Interpolated Model. (MEM=2373.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:35   1181s] Total number of fetched objects 6260
[11/21 15:25:35   1181s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:35   1181s] End delay calculation. (MEM=2390.03 CPU=0:00:00.8 REAL=0:00:00.0)
[11/21 15:25:35   1181s] End delay calculation (fullDC). (MEM=2390.03 CPU=0:00:00.9 REAL=0:00:00.0)
[11/21 15:25:35   1181s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2390.0M) ***
[11/21 15:25:36   1182s] eGR doReRoute: optGuide
[11/21 15:25:36   1182s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2390.0M, EPOCH TIME: 1763718936.173988
[11/21 15:25:36   1182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:36   1182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:36   1182s] All LLGs are deleted
[11/21 15:25:36   1182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:36   1182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:36   1182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2390.0M, EPOCH TIME: 1763718936.174053
[11/21 15:25:36   1182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2390.0M, EPOCH TIME: 1763718936.174123
[11/21 15:25:36   1182s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2341.0M, EPOCH TIME: 1763718936.174534
[11/21 15:25:36   1182s] {MMLU 0 19 6033}
[11/21 15:25:36   1182s] ### Creating LA Mngr. totSessionCpu=0:19:42 mem=2341.0M
[11/21 15:25:36   1182s] ### Creating LA Mngr, finished. totSessionCpu=0:19:42 mem=2341.0M
[11/21 15:25:36   1182s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2341.03 MB )
[11/21 15:25:36   1182s] (I)      ==================== Layers =====================
[11/21 15:25:36   1182s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:36   1182s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 15:25:36   1182s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:36   1182s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 15:25:36   1182s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 15:25:36   1182s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 15:25:36   1182s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 15:25:36   1182s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 15:25:36   1182s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 15:25:36   1182s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 15:25:36   1182s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 15:25:36   1182s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 15:25:36   1182s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 15:25:36   1182s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 15:25:36   1182s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:36   1182s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 15:25:36   1182s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 15:25:36   1182s] (I)      Started Import and model ( Curr Mem: 2341.03 MB )
[11/21 15:25:36   1182s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 15:25:36   1182s] (I)      == Non-default Options ==
[11/21 15:25:36   1182s] (I)      Maximum routing layer                              : 4
[11/21 15:25:36   1182s] (I)      Number of threads                                  : 1
[11/21 15:25:36   1182s] (I)      Method to set GCell size                           : row
[11/21 15:25:36   1182s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 15:25:36   1182s] (I)      Use row-based GCell size
[11/21 15:25:36   1182s] (I)      Use row-based GCell align
[11/21 15:25:36   1182s] (I)      layer 0 area = 0
[11/21 15:25:36   1182s] (I)      layer 1 area = 0
[11/21 15:25:36   1182s] (I)      layer 2 area = 0
[11/21 15:25:36   1182s] (I)      layer 3 area = 0
[11/21 15:25:36   1182s] (I)      GCell unit size   : 10080
[11/21 15:25:36   1182s] (I)      GCell multiplier  : 1
[11/21 15:25:36   1182s] (I)      GCell row height  : 10080
[11/21 15:25:36   1182s] (I)      Actual row height : 10080
[11/21 15:25:36   1182s] (I)      GCell align ref   : 670560 670880
[11/21 15:25:36   1182s] [NR-eGR] Track table information for default rule: 
[11/21 15:25:36   1182s] [NR-eGR] Metal1 has single uniform track structure
[11/21 15:25:36   1182s] [NR-eGR] Metal2 has single uniform track structure
[11/21 15:25:36   1182s] [NR-eGR] Metal3 has single uniform track structure
[11/21 15:25:36   1182s] [NR-eGR] Metal4 has single uniform track structure
[11/21 15:25:36   1182s] [NR-eGR] Metal5 has single uniform track structure
[11/21 15:25:36   1182s] [NR-eGR] Metal6 has single uniform track structure
[11/21 15:25:36   1182s] (I)      ================ Default via ================
[11/21 15:25:36   1182s] (I)      +---+------------------+--------------------+
[11/21 15:25:36   1182s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 15:25:36   1182s] (I)      +---+------------------+--------------------+
[11/21 15:25:36   1182s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 15:25:36   1182s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 15:25:36   1182s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 15:25:36   1182s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 15:25:36   1182s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 15:25:36   1182s] (I)      +---+------------------+--------------------+
[11/21 15:25:36   1182s] [NR-eGR] Read 3049 PG shapes
[11/21 15:25:36   1182s] [NR-eGR] Read 0 clock shapes
[11/21 15:25:36   1182s] [NR-eGR] Read 0 other shapes
[11/21 15:25:36   1182s] [NR-eGR] #Routing Blockages  : 0
[11/21 15:25:36   1182s] [NR-eGR] #Instance Blockages : 2667
[11/21 15:25:36   1182s] [NR-eGR] #PG Blockages       : 3049
[11/21 15:25:36   1182s] [NR-eGR] #Halo Blockages     : 0
[11/21 15:25:36   1182s] [NR-eGR] #Boundary Blockages : 0
[11/21 15:25:36   1182s] [NR-eGR] #Clock Blockages    : 0
[11/21 15:25:36   1182s] [NR-eGR] #Other Blockages    : 0
[11/21 15:25:36   1182s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 15:25:36   1182s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1601
[11/21 15:25:36   1182s] [NR-eGR] Read 6015 nets ( ignored 19 )
[11/21 15:25:36   1182s] (I)      early_global_route_priority property id does not exist.
[11/21 15:25:36   1182s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1601  Num CS=0
[11/21 15:25:36   1182s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 633
[11/21 15:25:36   1182s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 812
[11/21 15:25:36   1182s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 156
[11/21 15:25:36   1182s] (I)      Number of ignored nets                =     19
[11/21 15:25:36   1182s] (I)      Number of connected nets              =      0
[11/21 15:25:36   1182s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/21 15:25:36   1182s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 15:25:36   1182s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 15:25:36   1182s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 15:25:36   1182s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 15:25:36   1182s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 15:25:36   1182s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 15:25:36   1182s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 15:25:36   1182s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 15:25:36   1182s] (I)      Ndr track 0 does not exist
[11/21 15:25:36   1182s] (I)      ---------------------Grid Graph Info--------------------
[11/21 15:25:36   1182s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 15:25:36   1182s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 15:25:36   1182s] (I)      Site width          :  1320  (dbu)
[11/21 15:25:36   1182s] (I)      Row height          : 10080  (dbu)
[11/21 15:25:36   1182s] (I)      GCell row height    : 10080  (dbu)
[11/21 15:25:36   1182s] (I)      GCell width         : 10080  (dbu)
[11/21 15:25:36   1182s] (I)      GCell height        : 10080  (dbu)
[11/21 15:25:36   1182s] (I)      Grid                :   300   300     4
[11/21 15:25:36   1182s] (I)      Layer numbers       :     1     2     3     4
[11/21 15:25:36   1182s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 15:25:36   1182s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 15:25:36   1182s] (I)      Default wire width  :   460   560   560   560
[11/21 15:25:36   1182s] (I)      Default wire space  :   460   560   560   560
[11/21 15:25:36   1182s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 15:25:36   1182s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 15:25:36   1182s] (I)      First track coord   :   560   660   560   660
[11/21 15:25:36   1182s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 15:25:36   1182s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 15:25:36   1182s] (I)      Num of masks        :     1     1     1     1
[11/21 15:25:36   1182s] (I)      Num of trim masks   :     0     0     0     0
[11/21 15:25:36   1182s] (I)      --------------------------------------------------------
[11/21 15:25:36   1182s] 
[11/21 15:25:36   1182s] [NR-eGR] ============ Routing rule table ============
[11/21 15:25:36   1182s] [NR-eGR] Rule id: 1  Nets: 5939
[11/21 15:25:36   1182s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 15:25:36   1182s] (I)                    Layer     2     3     4 
[11/21 15:25:36   1182s] (I)                    Pitch  1320  1120  1320 
[11/21 15:25:36   1182s] (I)             #Used tracks     1     1     1 
[11/21 15:25:36   1182s] (I)       #Fully used tracks     1     1     1 
[11/21 15:25:36   1182s] [NR-eGR] ========================================
[11/21 15:25:36   1182s] [NR-eGR] 
[11/21 15:25:36   1182s] (I)      =============== Blocked Tracks ===============
[11/21 15:25:36   1182s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:36   1182s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 15:25:36   1182s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:36   1182s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 15:25:36   1182s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 15:25:36   1182s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 15:25:36   1182s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 15:25:36   1182s] (I)      +-------+---------+----------+---------------+
[11/21 15:25:36   1182s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 2344.64 MB )
[11/21 15:25:36   1182s] (I)      Reset routing kernel
[11/21 15:25:36   1182s] (I)      Started Global Routing ( Curr Mem: 2344.64 MB )
[11/21 15:25:36   1182s] (I)      totalPins=21815  totalGlobalPin=20513 (94.03%)
[11/21 15:25:36   1182s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 15:25:36   1182s] [NR-eGR] Layer group 1: route 5939 net(s) in layer range [2, 4]
[11/21 15:25:36   1182s] (I)      
[11/21 15:25:36   1182s] (I)      ============  Phase 1a Route ============
[11/21 15:25:36   1182s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[11/21 15:25:36   1182s] (I)      Usage: 56919 = (27894 H, 29025 V) = (7.87% H, 4.71% V) = (1.406e+05um H, 1.463e+05um V)
[11/21 15:25:36   1182s] (I)      
[11/21 15:25:36   1182s] (I)      ============  Phase 1b Route ============
[11/21 15:25:36   1182s] (I)      Usage: 56932 = (27897 H, 29035 V) = (7.87% H, 4.71% V) = (1.406e+05um H, 1.463e+05um V)
[11/21 15:25:36   1182s] (I)      Overflow of layer group 1: 0.18% H + 0.46% V. EstWL: 2.869373e+05um
[11/21 15:25:36   1182s] (I)      Congestion metric : 0.18%H 0.46%V, 0.63%HV
[11/21 15:25:36   1182s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 15:25:36   1182s] (I)      
[11/21 15:25:36   1182s] (I)      ============  Phase 1c Route ============
[11/21 15:25:36   1182s] (I)      Level2 Grid: 60 x 60
[11/21 15:25:36   1182s] (I)      Usage: 58809 = (29708 H, 29101 V) = (8.38% H, 4.72% V) = (1.497e+05um H, 1.467e+05um V)
[11/21 15:25:36   1182s] (I)      
[11/21 15:25:36   1182s] (I)      ============  Phase 1d Route ============
[11/21 15:25:36   1182s] (I)      Usage: 58797 = (29696 H, 29101 V) = (8.38% H, 4.72% V) = (1.497e+05um H, 1.467e+05um V)
[11/21 15:25:36   1182s] (I)      
[11/21 15:25:36   1182s] (I)      ============  Phase 1e Route ============
[11/21 15:25:36   1182s] (I)      Usage: 58797 = (29696 H, 29101 V) = (8.38% H, 4.72% V) = (1.497e+05um H, 1.467e+05um V)
[11/21 15:25:36   1182s] [NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.16% V. EstWL: 2.963369e+05um
[11/21 15:25:36   1182s] (I)      
[11/21 15:25:36   1182s] (I)      ============  Phase 1l Route ============
[11/21 15:25:36   1182s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 15:25:36   1182s] (I)      Layer  2:     316851     27805       179      335633      349348    (49.00%) 
[11/21 15:25:36   1182s] (I)      Layer  3:     355620     33328       168      414684      392616    (51.37%) 
[11/21 15:25:36   1182s] (I)      Layer  4:     300731     13257        27      346324      338657    (50.56%) 
[11/21 15:25:36   1182s] (I)      Total:        973202     74390       374     1096641     1080621    (50.37%) 
[11/21 15:25:36   1182s] (I)      
[11/21 15:25:36   1182s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 15:25:36   1182s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 15:25:36   1182s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 15:25:36   1182s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/21 15:25:36   1182s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:25:36   1182s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 15:25:36   1182s] [NR-eGR]  Metal2 ( 2)       134( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[11/21 15:25:36   1182s] [NR-eGR]  Metal3 ( 3)        54( 0.12%)         2( 0.00%)         7( 0.02%)   ( 0.14%) 
[11/21 15:25:36   1182s] [NR-eGR]  Metal4 ( 4)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 15:25:36   1182s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 15:25:36   1182s] [NR-eGR]        Total       211( 0.16%)         2( 0.00%)         7( 0.01%)   ( 0.16%) 
[11/21 15:25:36   1182s] [NR-eGR] 
[11/21 15:25:36   1182s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2354.14 MB )
[11/21 15:25:36   1182s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 15:25:36   1182s] [NR-eGR] Overflow after Early Global Route 0.14% H + 0.13% V
[11/21 15:25:36   1182s] (I)      ============= Track Assignment ============
[11/21 15:25:36   1182s] (I)      Started Track Assignment (1T) ( Curr Mem: 2354.14 MB )
[11/21 15:25:36   1182s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/21 15:25:36   1182s] (I)      Run Multi-thread track assignment
[11/21 15:25:36   1182s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2354.14 MB )
[11/21 15:25:36   1182s] (I)      Started Export ( Curr Mem: 2354.14 MB )
[11/21 15:25:36   1182s] [NR-eGR]                 Length (um)   Vias 
[11/21 15:25:36   1182s] [NR-eGR] -----------------------------------
[11/21 15:25:36   1182s] [NR-eGR]  Metal1  (1H)             0  22226 
[11/21 15:25:36   1182s] [NR-eGR]  Metal2  (2V)         99452  30697 
[11/21 15:25:36   1182s] [NR-eGR]  Metal3  (3H)        157540   4359 
[11/21 15:25:36   1182s] [NR-eGR]  Metal4  (4V)         60675    103 
[11/21 15:25:36   1182s] [NR-eGR]  Metal5  (5H)           569     61 
[11/21 15:25:36   1182s] [NR-eGR]  Metal6  (6V)           309      0 
[11/21 15:25:36   1182s] [NR-eGR] -----------------------------------
[11/21 15:25:36   1182s] [NR-eGR]          Total       318545  57446 
[11/21 15:25:36   1182s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:36   1182s] [NR-eGR] Total half perimeter of net bounding box: 252961um
[11/21 15:25:36   1182s] [NR-eGR] Total length: 318545um, number of vias: 57446
[11/21 15:25:36   1182s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:36   1182s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/21 15:25:36   1182s] [NR-eGR] --------------------------------------------------------------------------
[11/21 15:25:36   1182s] (I)      Finished Export ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2344.62 MB )
[11/21 15:25:36   1182s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.29 sec, Curr Mem: 2337.62 MB )
[11/21 15:25:36   1182s] (I)      ======================================== Runtime Summary ========================================
[11/21 15:25:36   1182s] (I)       Step                                              %       Start      Finish      Real       CPU 
[11/21 15:25:36   1182s] (I)      -------------------------------------------------------------------------------------------------
[11/21 15:25:36   1182s] (I)       Early Global Route kernel                   100.00%  746.07 sec  746.36 sec  0.29 sec  0.27 sec 
[11/21 15:25:36   1182s] (I)       +-Import and model                           19.95%  746.07 sec  746.13 sec  0.06 sec  0.04 sec 
[11/21 15:25:36   1182s] (I)       | +-Create place DB                           4.92%  746.07 sec  746.09 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | | +-Import place data                       4.89%  746.07 sec  746.09 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Read instances and placement          1.48%  746.07 sec  746.08 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Read nets                             3.36%  746.08 sec  746.09 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | +-Create route DB                           6.78%  746.09 sec  746.11 sec  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | | +-Import route data (1T)                  6.70%  746.09 sec  746.11 sec  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Read blockages ( Layer 2-4 )          0.62%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Read routing blockages              0.00%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Read instance blockages             0.38%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Read PG blockages                   0.03%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Read clock blockages                0.00%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Read other blockages                0.00%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Read halo blockages                 0.01%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Read boundary cut boxes             0.00%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Read blackboxes                       0.00%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Read prerouted                        0.70%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Read unlegalized nets                 0.14%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Read nets                             0.45%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Set up via pillars                    0.01%  746.09 sec  746.09 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Initialize 3D grid graph              0.19%  746.09 sec  746.10 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Model blockage capacity               3.61%  746.10 sec  746.11 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Initialize 3D capacity              3.30%  746.10 sec  746.11 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | +-Read aux data                             0.00%  746.11 sec  746.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | +-Others data preparation                   0.16%  746.11 sec  746.11 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | +-Create route kernel                       7.79%  746.11 sec  746.13 sec  0.02 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       +-Global Routing                             27.68%  746.13 sec  746.21 sec  0.08 sec  0.08 sec 
[11/21 15:25:36   1182s] (I)       | +-Initialization                            0.53%  746.13 sec  746.13 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | +-Net group 1                              25.35%  746.13 sec  746.20 sec  0.07 sec  0.07 sec 
[11/21 15:25:36   1182s] (I)       | | +-Generate topology                       1.62%  746.13 sec  746.14 sec  0.00 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | | +-Phase 1a                                4.89%  746.14 sec  746.16 sec  0.01 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Pattern routing (1T)                  3.30%  746.14 sec  746.15 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.86%  746.15 sec  746.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Add via demand to 2D                  0.61%  746.16 sec  746.16 sec  0.00 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | | +-Phase 1b                                1.60%  746.16 sec  746.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Monotonic routing (1T)                1.49%  746.16 sec  746.16 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | +-Phase 1c                                5.21%  746.16 sec  746.18 sec  0.01 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Two level Routing                     5.18%  746.16 sec  746.18 sec  0.01 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Two Level Routing (Regular)         2.90%  746.16 sec  746.17 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Two Level Routing (Strong)          2.01%  746.17 sec  746.18 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | | +-Phase 1d                                1.28%  746.18 sec  746.18 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Detoured routing (1T)                 1.23%  746.18 sec  746.18 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | +-Phase 1e                                0.37%  746.18 sec  746.18 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Route legalization                    0.27%  746.18 sec  746.18 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | | | +-Legalize Blockage Violations        0.24%  746.18 sec  746.18 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | | +-Phase 1l                                7.85%  746.18 sec  746.20 sec  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | | | +-Layer assignment (1T)                 6.58%  746.19 sec  746.20 sec  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | +-Clean cong LA                             0.00%  746.20 sec  746.20 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       +-Export 3D cong map                          2.71%  746.21 sec  746.22 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | +-Export 2D cong map                        0.56%  746.22 sec  746.22 sec  0.00 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       +-Extract Global 3D Wires                     0.38%  746.22 sec  746.22 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       +-Track Assignment (1T)                      19.91%  746.22 sec  746.28 sec  0.06 sec  0.06 sec 
[11/21 15:25:36   1182s] (I)       | +-Initialization                            0.09%  746.22 sec  746.22 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | +-Track Assignment Kernel                  19.50%  746.22 sec  746.28 sec  0.06 sec  0.06 sec 
[11/21 15:25:36   1182s] (I)       | +-Free Memory                               0.00%  746.28 sec  746.28 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       +-Export                                     25.55%  746.28 sec  746.35 sec  0.07 sec  0.07 sec 
[11/21 15:25:36   1182s] (I)       | +-Export DB wires                           6.96%  746.28 sec  746.30 sec  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | | +-Export all nets                         5.44%  746.28 sec  746.30 sec  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)       | | +-Set wire vias                           1.13%  746.30 sec  746.30 sec  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | +-Report wirelength                         2.34%  746.30 sec  746.31 sec  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)       | +-Update net boxes                          2.40%  746.31 sec  746.31 sec  0.01 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)       | +-Update timing                            13.72%  746.31 sec  746.35 sec  0.04 sec  0.04 sec 
[11/21 15:25:36   1182s] (I)       +-Postprocess design                          0.88%  746.35 sec  746.36 sec  0.00 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)      ======================= Summary by functions ========================
[11/21 15:25:36   1182s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 15:25:36   1182s] (I)      ---------------------------------------------------------------------
[11/21 15:25:36   1182s] (I)        0  Early Global Route kernel           100.00%  0.29 sec  0.27 sec 
[11/21 15:25:36   1182s] (I)        1  Global Routing                       27.68%  0.08 sec  0.08 sec 
[11/21 15:25:36   1182s] (I)        1  Export                               25.55%  0.07 sec  0.07 sec 
[11/21 15:25:36   1182s] (I)        1  Import and model                     19.95%  0.06 sec  0.04 sec 
[11/21 15:25:36   1182s] (I)        1  Track Assignment (1T)                19.91%  0.06 sec  0.06 sec 
[11/21 15:25:36   1182s] (I)        1  Export 3D cong map                    2.71%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        1  Postprocess design                    0.88%  0.00 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        1  Extract Global 3D Wires               0.38%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        2  Net group 1                          25.35%  0.07 sec  0.07 sec 
[11/21 15:25:36   1182s] (I)        2  Track Assignment Kernel              19.50%  0.06 sec  0.06 sec 
[11/21 15:25:36   1182s] (I)        2  Update timing                        13.72%  0.04 sec  0.04 sec 
[11/21 15:25:36   1182s] (I)        2  Create route kernel                   7.79%  0.02 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        2  Export DB wires                       6.96%  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        2  Create route DB                       6.78%  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        2  Create place DB                       4.92%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        2  Update net boxes                      2.40%  0.01 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        2  Report wirelength                     2.34%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        2  Initialization                        0.61%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        2  Export 2D cong map                    0.56%  0.00 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        3  Phase 1l                              7.85%  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        3  Import route data (1T)                6.70%  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        3  Export all nets                       5.44%  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        3  Phase 1c                              5.21%  0.01 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        3  Phase 1a                              4.89%  0.01 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        3  Import place data                     4.89%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        3  Generate topology                     1.62%  0.00 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        3  Phase 1b                              1.60%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        3  Phase 1d                              1.28%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        3  Set wire vias                         1.13%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        3  Phase 1e                              0.37%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Layer assignment (1T)                 6.58%  0.02 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        4  Two level Routing                     5.18%  0.01 sec  0.02 sec 
[11/21 15:25:36   1182s] (I)        4  Read nets                             3.81%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        4  Model blockage capacity               3.61%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        4  Pattern routing (1T)                  3.30%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        4  Monotonic routing (1T)                1.49%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Read instances and placement          1.48%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Detoured routing (1T)                 1.23%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Pattern Routing Avoiding Blockages    0.86%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Read prerouted                        0.70%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Read blockages ( Layer 2-4 )          0.62%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Add via demand to 2D                  0.61%  0.00 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        4  Route legalization                    0.27%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Initialize 3D grid graph              0.19%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Read unlegalized nets                 0.14%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        5  Initialize 3D capacity                3.30%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        5  Two Level Routing (Regular)           2.90%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        5  Two Level Routing (Strong)            2.01%  0.01 sec  0.01 sec 
[11/21 15:25:36   1182s] (I)        5  Read instance blockages               0.38%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        5  Legalize Blockage Violations          0.24%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 15:25:36   1182s] Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=6392 using extraction engine 'preRoute' .
[11/21 15:25:36   1182s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:25:36   1182s] RC Extraction called in multi-corner(1) mode.
[11/21 15:25:36   1182s] RCMode: PreRoute
[11/21 15:25:36   1182s]       RC Corner Indexes            0   
[11/21 15:25:36   1182s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:25:36   1182s] Resistance Scaling Factor    : 1.00000 
[11/21 15:25:36   1182s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:25:36   1182s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:25:36   1182s] Shrink Factor                : 1.00000
[11/21 15:25:36   1182s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:25:36   1182s] Using capacitance table file ...
[11/21 15:25:36   1182s] 
[11/21 15:25:36   1182s] Trim Metal Layers:
[11/21 15:25:36   1182s] LayerId::1 widthSet size::4
[11/21 15:25:36   1182s] LayerId::2 widthSet size::4
[11/21 15:25:36   1182s] LayerId::3 widthSet size::4
[11/21 15:25:36   1182s] LayerId::4 widthSet size::4
[11/21 15:25:36   1182s] LayerId::5 widthSet size::4
[11/21 15:25:36   1182s] LayerId::6 widthSet size::3
[11/21 15:25:36   1182s] Updating RC grid for preRoute extraction ...
[11/21 15:25:36   1182s] eee: pegSigSF::1.070000
[11/21 15:25:36   1182s] Initializing multi-corner capacitance tables ... 
[11/21 15:25:36   1182s] Initializing multi-corner resistance tables ...
[11/21 15:25:36   1182s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:25:36   1182s] eee: l::2 avDens::0.160760 usedTrk::1984.825993 availTrk::12346.540939 sigTrk::1984.825993
[11/21 15:25:36   1182s] eee: l::3 avDens::0.159622 usedTrk::3128.182154 availTrk::19597.421781 sigTrk::3128.182154
[11/21 15:25:36   1182s] eee: l::4 avDens::0.070398 usedTrk::1206.193155 availTrk::17133.874083 sigTrk::1206.193155
[11/21 15:25:36   1182s] eee: l::5 avDens::0.030680 usedTrk::131.752480 availTrk::4294.390550 sigTrk::131.752480
[11/21 15:25:36   1182s] eee: l::6 avDens::0.043173 usedTrk::250.600794 availTrk::5804.528439 sigTrk::250.600794
[11/21 15:25:36   1182s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:36   1182s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257723 uaWl=1.000000 uaWlH=0.184742 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:25:36   1182s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2335.625M)
[11/21 15:25:36   1182s] Compute RC Scale Done ...
[11/21 15:25:36   1182s] OPERPROF: Starting HotSpotCal at level 1, MEM:2354.7M, EPOCH TIME: 1763718936.716875
[11/21 15:25:36   1182s] [hotspot] +------------+---------------+---------------+
[11/21 15:25:36   1182s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 15:25:36   1182s] [hotspot] +------------+---------------+---------------+
[11/21 15:25:36   1182s] [hotspot] | normalized |          0.00 |          0.00 |
[11/21 15:25:36   1182s] [hotspot] +------------+---------------+---------------+
[11/21 15:25:36   1182s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/21 15:25:36   1182s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/21 15:25:36   1182s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2354.7M, EPOCH TIME: 1763718936.719546
[11/21 15:25:36   1182s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/21 15:25:36   1182s] Begin: GigaOpt Route Type Constraints Refinement
[11/21 15:25:36   1182s] *** CongRefineRouteType #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:42.6/2:31:40.2 (0.1), mem = 2354.7M
[11/21 15:25:36   1182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.11
[11/21 15:25:36   1182s] ### Creating RouteCongInterface, started
[11/21 15:25:36   1182s] 
[11/21 15:25:36   1182s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 15:25:36   1182s] 
[11/21 15:25:36   1182s] #optDebug: {0, 1.000}
[11/21 15:25:36   1182s] ### Creating RouteCongInterface, finished
[11/21 15:25:36   1182s] Updated routing constraints on 0 nets.
[11/21 15:25:36   1182s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.11
[11/21 15:25:36   1182s] Bottom Preferred Layer:
[11/21 15:25:36   1182s] +---------------+------------+------------+----------+
[11/21 15:25:36   1182s] |     Layer     |     DB     |    CLK     |   Rule   |
[11/21 15:25:36   1182s] +---------------+------------+------------+----------+
[11/21 15:25:36   1182s] | Metal3 (z=3)  |          1 |         18 | default  |
[11/21 15:25:36   1182s] +---------------+------------+------------+----------+
[11/21 15:25:36   1182s] Via Pillar Rule:
[11/21 15:25:36   1182s]     None
[11/21 15:25:36   1182s] Finished writing unified metrics of routing constraints.
[11/21 15:25:36   1182s] *** CongRefineRouteType #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:19:42.6/2:31:40.3 (0.1), mem = 2354.7M
[11/21 15:25:36   1182s] 
[11/21 15:25:36   1182s] =============================================================================================
[11/21 15:25:36   1182s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #2                     21.15-s110_1
[11/21 15:25:36   1182s] =============================================================================================
[11/21 15:25:36   1182s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:36   1182s] ---------------------------------------------------------------------------------------------
[11/21 15:25:36   1182s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  60.7 % )     0:00:00.0 /  0:00:00.0    0.6
[11/21 15:25:36   1182s] [ MISC                   ]          0:00:00.0  (  39.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/21 15:25:36   1182s] ---------------------------------------------------------------------------------------------
[11/21 15:25:36   1182s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/21 15:25:36   1182s] ---------------------------------------------------------------------------------------------
[11/21 15:25:36   1182s] 
[11/21 15:25:36   1182s] End: GigaOpt Route Type Constraints Refinement
[11/21 15:25:36   1182s] skip EGR on cluster skew clock nets.
[11/21 15:25:36   1182s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:25:36   1182s] #################################################################################
[11/21 15:25:36   1182s] # Design Stage: PreRoute
[11/21 15:25:36   1182s] # Design Name: DTMF_CHIP
[11/21 15:25:36   1182s] # Design Mode: 180nm
[11/21 15:25:36   1182s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:25:36   1182s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:25:36   1182s] # Signoff Settings: SI Off 
[11/21 15:25:36   1182s] #################################################################################
[11/21 15:25:36   1182s] Calculate delays in BcWc mode...
[11/21 15:25:36   1182s] Topological Sorting (REAL = 0:00:00.0, MEM = 2352.7M, InitMEM = 2352.7M)
[11/21 15:25:36   1182s] Start delay calculation (fullDC) (1 T). (MEM=2352.7)
[11/21 15:25:37   1182s] End AAE Lib Interpolated Model. (MEM=2364.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:37   1183s] Total number of fetched objects 6260
[11/21 15:25:37   1183s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:37   1183s] End delay calculation. (MEM=2392.37 CPU=0:00:00.7 REAL=0:00:00.0)
[11/21 15:25:37   1183s] End delay calculation (fullDC). (MEM=2392.37 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:25:37   1183s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2392.4M) ***
[11/21 15:25:38   1183s] Begin: GigaOpt postEco DRV Optimization
[11/21 15:25:38   1183s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[11/21 15:25:38   1183s] *** DrvOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:19:43.9/2:31:41.5 (0.1), mem = 2392.4M
[11/21 15:25:38   1183s] Info: 57 io nets excluded
[11/21 15:25:38   1183s] Info: 19 nets with fixed/cover wires excluded.
[11/21 15:25:38   1183s] Info: 18 clock nets excluded from IPO operation.
[11/21 15:25:38   1183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.12
[11/21 15:25:38   1183s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 15:25:38   1183s] ### Creating PhyDesignMc. totSessionCpu=0:19:44 mem=2392.4M
[11/21 15:25:38   1183s] OPERPROF: Starting DPlace-Init at level 1, MEM:2392.4M, EPOCH TIME: 1763718938.027242
[11/21 15:25:38   1183s] Processing tracks to init pin-track alignment.
[11/21 15:25:38   1183s] z: 2, totalTracks: 1
[11/21 15:25:38   1183s] z: 4, totalTracks: 1
[11/21 15:25:38   1183s] z: 6, totalTracks: 1
[11/21 15:25:38   1183s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 15:25:38   1183s] All LLGs are deleted
[11/21 15:25:38   1183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:38   1183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:38   1183s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2392.4M, EPOCH TIME: 1763718938.031039
[11/21 15:25:38   1183s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2392.4M, EPOCH TIME: 1763718938.031269
[11/21 15:25:38   1183s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2392.4M, EPOCH TIME: 1763718938.032570
[11/21 15:25:38   1183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:38   1183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:38   1183s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2392.4M, EPOCH TIME: 1763718938.032809
[11/21 15:25:38   1183s] Max number of tech site patterns supported in site array is 256.
[11/21 15:25:38   1183s] Core basic site is tsm3site
[11/21 15:25:38   1183s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2392.4M, EPOCH TIME: 1763718938.039891
[11/21 15:25:38   1183s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 15:25:38   1183s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 15:25:38   1183s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2392.4M, EPOCH TIME: 1763718938.040386
[11/21 15:25:38   1183s] Fast DP-INIT is on for default
[11/21 15:25:38   1183s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 15:25:38   1183s] Atter site array init, number of instance map data is 0.
[11/21 15:25:38   1183s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2392.4M, EPOCH TIME: 1763718938.043074
[11/21 15:25:38   1183s] 
[11/21 15:25:38   1183s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:38   1183s] 
[11/21 15:25:38   1183s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 15:25:38   1183s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2392.4M, EPOCH TIME: 1763718938.045028
[11/21 15:25:38   1183s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2392.4M, EPOCH TIME: 1763718938.045073
[11/21 15:25:38   1183s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2392.4M, EPOCH TIME: 1763718938.045111
[11/21 15:25:38   1183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2392.4MB).
[11/21 15:25:38   1183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2392.4M, EPOCH TIME: 1763718938.045755
[11/21 15:25:38   1183s] TotalInstCnt at PhyDesignMc Initialization: 5647
[11/21 15:25:38   1183s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:44 mem=2392.4M
[11/21 15:25:38   1183s] ### Creating RouteCongInterface, started
[11/21 15:25:38   1183s] 
[11/21 15:25:38   1183s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[11/21 15:25:38   1183s] 
[11/21 15:25:38   1183s] #optDebug: {0, 1.000}
[11/21 15:25:38   1183s] ### Creating RouteCongInterface, finished
[11/21 15:25:38   1183s] ### Creating LA Mngr. totSessionCpu=0:19:44 mem=2392.4M
[11/21 15:25:38   1183s] ### Creating LA Mngr, finished. totSessionCpu=0:19:44 mem=2392.4M
[11/21 15:25:38   1184s] [GPS-DRV] Optimizer parameters ============================= 
[11/21 15:25:38   1184s] [GPS-DRV] maxDensity (design): 0.95
[11/21 15:25:38   1184s] [GPS-DRV] maxLocalDensity: 0.98
[11/21 15:25:38   1184s] [GPS-DRV] All active and enabled setup views
[11/21 15:25:38   1184s] [GPS-DRV]     dtmf_view_setup
[11/21 15:25:38   1184s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/21 15:25:38   1184s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/21 15:25:38   1184s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/21 15:25:38   1184s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/21 15:25:38   1184s] [GPS-DRV] timing-driven DRV settings
[11/21 15:25:38   1184s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/21 15:25:38   1184s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2426.7M, EPOCH TIME: 1763718938.333050
[11/21 15:25:38   1184s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2426.7M, EPOCH TIME: 1763718938.333166
[11/21 15:25:38   1184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/21 15:25:38   1184s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/21 15:25:38   1184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/21 15:25:38   1184s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/21 15:25:38   1184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/21 15:25:38   1184s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/21 15:25:38   1184s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.09|     0.00|       0|       0|       0| 48.81%|          |         |
[11/21 15:25:38   1184s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/21 15:25:38   1184s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.09|     0.00|       0|       0|       0| 48.81%| 0:00:00.0|  2442.7M|
[11/21 15:25:38   1184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/21 15:25:38   1184s] 
[11/21 15:25:38   1184s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2442.7M) ***
[11/21 15:25:38   1184s] 
[11/21 15:25:38   1184s] Total-nets :: 6015, Stn-nets :: 57, ratio :: 0.947631 %, Total-len 318545, Stn-len 0
[11/21 15:25:38   1184s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2423.6M, EPOCH TIME: 1763718938.421853
[11/21 15:25:38   1184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5983).
[11/21 15:25:38   1184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:38   1184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:38   1184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:38   1184s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2374.6M, EPOCH TIME: 1763718938.431601
[11/21 15:25:38   1184s] TotalInstCnt at PhyDesignMc Destruction: 5647
[11/21 15:25:38   1184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.12
[11/21 15:25:38   1184s] *** DrvOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:19:44.3/2:31:42.0 (0.1), mem = 2374.6M
[11/21 15:25:38   1184s] 
[11/21 15:25:38   1184s] =============================================================================================
[11/21 15:25:38   1184s]  Step TAT Report : DrvOpt #2 / ccopt_design #2                                  21.15-s110_1
[11/21 15:25:38   1184s] =============================================================================================
[11/21 15:25:38   1184s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:38   1184s] ---------------------------------------------------------------------------------------------
[11/21 15:25:38   1184s] [ SlackTraversorInit     ]      1   0:00:00.0  (  10.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/21 15:25:38   1184s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:38   1184s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/21 15:25:38   1184s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:38   1184s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/21 15:25:38   1184s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:38   1184s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/21 15:25:38   1184s] [ DrvFindVioNets         ]      2   0:00:00.0  (   6.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/21 15:25:38   1184s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:38   1184s] [ MISC                   ]          0:00:00.3  (  64.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/21 15:25:38   1184s] ---------------------------------------------------------------------------------------------
[11/21 15:25:38   1184s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/21 15:25:38   1184s] ---------------------------------------------------------------------------------------------
[11/21 15:25:38   1184s] 
[11/21 15:25:38   1184s] End: GigaOpt postEco DRV Optimization
[11/21 15:25:38   1184s] **INFO: Flow update: Design timing is met.
[11/21 15:25:38   1184s] **INFO: Skipping refine place as no non-legal commits were detected
[11/21 15:25:38   1184s] **INFO: Flow update: Design timing is met.
[11/21 15:25:38   1184s] **INFO: Flow update: Design timing is met.
[11/21 15:25:38   1184s] **INFO: Flow update: Design timing is met.
[11/21 15:25:38   1184s] #optDebug: fT-D <X 1 0 0 0>
[11/21 15:25:38   1184s] Register exp ratio and priority group on 0 nets on 6033 nets : 
[11/21 15:25:38   1184s] 
[11/21 15:25:38   1184s] Active setup views:
[11/21 15:25:38   1184s]  dtmf_view_setup
[11/21 15:25:38   1184s]   Dominating endpoints: 0
[11/21 15:25:38   1184s]   Dominating TNS: -0.000
[11/21 15:25:38   1184s] 
[11/21 15:25:38   1184s] Extraction called for design 'DTMF_CHIP' of instances=5722 and nets=6392 using extraction engine 'preRoute' .
[11/21 15:25:38   1184s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/21 15:25:38   1184s] RC Extraction called in multi-corner(1) mode.
[11/21 15:25:38   1184s] RCMode: PreRoute
[11/21 15:25:38   1184s]       RC Corner Indexes            0   
[11/21 15:25:38   1184s] Capacitance Scaling Factor   : 1.00000 
[11/21 15:25:38   1184s] Resistance Scaling Factor    : 1.00000 
[11/21 15:25:38   1184s] Clock Cap. Scaling Factor    : 1.00000 
[11/21 15:25:38   1184s] Clock Res. Scaling Factor    : 1.00000 
[11/21 15:25:38   1184s] Shrink Factor                : 1.00000
[11/21 15:25:38   1184s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/21 15:25:38   1184s] Using capacitance table file ...
[11/21 15:25:38   1184s] 
[11/21 15:25:38   1184s] Trim Metal Layers:
[11/21 15:25:38   1184s] LayerId::1 widthSet size::4
[11/21 15:25:38   1184s] LayerId::2 widthSet size::4
[11/21 15:25:38   1184s] LayerId::3 widthSet size::4
[11/21 15:25:38   1184s] LayerId::4 widthSet size::4
[11/21 15:25:38   1184s] LayerId::5 widthSet size::4
[11/21 15:25:38   1184s] LayerId::6 widthSet size::3
[11/21 15:25:38   1184s] Updating RC grid for preRoute extraction ...
[11/21 15:25:38   1184s] eee: pegSigSF::1.070000
[11/21 15:25:38   1184s] Initializing multi-corner capacitance tables ... 
[11/21 15:25:38   1184s] Initializing multi-corner resistance tables ...
[11/21 15:25:38   1184s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/21 15:25:38   1184s] eee: l::2 avDens::0.160760 usedTrk::1984.825993 availTrk::12346.540939 sigTrk::1984.825993
[11/21 15:25:38   1184s] eee: l::3 avDens::0.159622 usedTrk::3128.182154 availTrk::19597.421781 sigTrk::3128.182154
[11/21 15:25:38   1184s] eee: l::4 avDens::0.070398 usedTrk::1206.193155 availTrk::17133.874083 sigTrk::1206.193155
[11/21 15:25:38   1184s] eee: l::5 avDens::0.030680 usedTrk::131.752480 availTrk::4294.390550 sigTrk::131.752480
[11/21 15:25:38   1184s] eee: l::6 avDens::0.043173 usedTrk::250.600794 availTrk::5804.528439 sigTrk::250.600794
[11/21 15:25:38   1184s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 15:25:38   1184s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.257723 uaWl=1.000000 uaWlH=0.184742 aWlH=0.000000 lMod=0 pMax=0.853800 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/21 15:25:38   1184s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2359.281M)
[11/21 15:25:38   1184s] Starting delay calculation for Setup views
[11/21 15:25:38   1184s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 15:25:38   1184s] #################################################################################
[11/21 15:25:38   1184s] # Design Stage: PreRoute
[11/21 15:25:38   1184s] # Design Name: DTMF_CHIP
[11/21 15:25:38   1184s] # Design Mode: 180nm
[11/21 15:25:38   1184s] # Analysis Mode: MMMC Non-OCV 
[11/21 15:25:38   1184s] # Parasitics Mode: No SPEF/RCDB 
[11/21 15:25:38   1184s] # Signoff Settings: SI Off 
[11/21 15:25:38   1184s] #################################################################################
[11/21 15:25:38   1184s] Calculate delays in BcWc mode...
[11/21 15:25:38   1184s] Topological Sorting (REAL = 0:00:00.0, MEM = 2363.3M, InitMEM = 2363.3M)
[11/21 15:25:38   1184s] Start delay calculation (fullDC) (1 T). (MEM=2363.3)
[11/21 15:25:38   1184s] End AAE Lib Interpolated Model. (MEM=2374.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:39   1185s] Total number of fetched objects 6260
[11/21 15:25:39   1185s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:39   1185s] End delay calculation. (MEM=2389.25 CPU=0:00:00.7 REAL=0:00:01.0)
[11/21 15:25:39   1185s] End delay calculation (fullDC). (MEM=2389.25 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 15:25:39   1185s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2389.2M) ***
[11/21 15:25:39   1185s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:19:46 mem=2389.2M)
[11/21 15:25:39   1185s] Reported timing to dir ./timingReports
[11/21 15:25:39   1185s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1480.2M, totSessionCpu=0:19:46 **
[11/21 15:25:40   1185s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2344.2M, EPOCH TIME: 1763718940.022847
[11/21 15:25:40   1185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:40   1185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:40   1185s] 
[11/21 15:25:40   1185s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:40   1185s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2344.2M, EPOCH TIME: 1763718940.033630
[11/21 15:25:40   1185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:40   1185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:42   1186s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  2.708  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2359.7M, EPOCH TIME: 1763718942.938169
[11/21 15:25:42   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:42   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:42   1186s] 
[11/21 15:25:42   1186s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:42   1186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2359.7M, EPOCH TIME: 1763718942.949641
[11/21 15:25:42   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:42   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:42   1186s] Density: 48.809%
Routing Overflow: 0.14% H and 0.13% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2359.7M, EPOCH TIME: 1763718942.957726
[11/21 15:25:42   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:42   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:42   1186s] 
[11/21 15:25:42   1186s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 15:25:42   1186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2359.7M, EPOCH TIME: 1763718942.969073
[11/21 15:25:42   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:42   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:43   1186s] **optDesign ... cpu = 0:00:18, real = 0:00:23, mem = 1483.1M, totSessionCpu=0:19:46 **
[11/21 15:25:43   1186s] 
[11/21 15:25:43   1186s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:25:43   1186s] Deleting Lib Analyzer.
[11/21 15:25:43   1186s] 
[11/21 15:25:43   1186s] TimeStamp Deleting Cell Server End ...
[11/21 15:25:43   1186s] *** Finished optDesign ***
[11/21 15:25:43   1186s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:43   1186s] UM:*                                       0.000 ns          0.095 ns  final
[11/21 15:25:43   1186s] UM: Running design category ...
[11/21 15:25:43   1186s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2359.7M, EPOCH TIME: 1763718943.524776
[11/21 15:25:43   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:43   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:43   1186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:2359.7M, EPOCH TIME: 1763718943.543322
[11/21 15:25:43   1186s] All LLGs are deleted
[11/21 15:25:43   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:43   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:43   1186s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2359.7M, EPOCH TIME: 1763718943.547571
[11/21 15:25:43   1186s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2359.7M, EPOCH TIME: 1763718943.547759
[11/21 15:25:43   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:43   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:44   1186s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/21 15:25:44   1186s] 
[11/21 15:25:44   1186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:25:44   1186s] Summary for sequential cells identification: 
[11/21 15:25:44   1186s]   Identified SBFF number: 116
[11/21 15:25:44   1186s]   Identified MBFF number: 0
[11/21 15:25:44   1186s]   Identified SB Latch number: 0
[11/21 15:25:44   1186s]   Identified MB Latch number: 0
[11/21 15:25:44   1186s]   Not identified SBFF number: 24
[11/21 15:25:44   1186s]   Not identified MBFF number: 0
[11/21 15:25:44   1186s]   Not identified SB Latch number: 0
[11/21 15:25:44   1186s]   Not identified MB Latch number: 0
[11/21 15:25:44   1186s]   Number of sequential cells which are not FFs: 38
[11/21 15:25:44   1186s]  Visiting view : dtmf_view_setup
[11/21 15:25:44   1186s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:25:44   1186s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:25:44   1186s]  Visiting view : dtmf_view_hold
[11/21 15:25:44   1186s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:25:44   1186s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:25:44   1186s] TLC MultiMap info (StdDelay):
[11/21 15:25:44   1186s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:25:44   1186s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:25:44   1186s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:25:44   1186s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:25:44   1186s]  Setting StdDelay to: 52.5ps
[11/21 15:25:44   1186s] 
[11/21 15:25:44   1186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] 	Current design flip-flop statistics
[11/21 15:25:44   1186s] 
[11/21 15:25:44   1186s] Single-Bit FF Count          :          543
[11/21 15:25:44   1186s] Multi-Bit FF Count           :            0
[11/21 15:25:44   1186s] Total Bit Count              :          543
[11/21 15:25:44   1186s] Total FF Count               :          543
[11/21 15:25:44   1186s] Bits Per Flop                :        1.000
[11/21 15:25:44   1186s] Total Clock Pin Cap(FF)      :     1511.099
[11/21 15:25:44   1186s] Multibit Conversion Ratio(%) :         0.00
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s]             Multi-bit cell usage statistics
[11/21 15:25:44   1186s] 
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] ============================================================
[11/21 15:25:44   1186s] Sequential Multibit cells usage statistics
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] -FlipFlops              543                    0        0.00                    1.00
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] 
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] Seq_Mbit libcell              Bitwidth        Count
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] Total 0
[11/21 15:25:44   1186s] ============================================================
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] Category            Num of Insts Rejected     Reasons
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s] ------------------------------------------------------------
[11/21 15:25:44   1186s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:44   1186s] UM:          21.15             28          0.000 ns          0.095 ns  opt_design_postcts
[11/21 15:25:44   1186s] 
[11/21 15:25:44   1186s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:21.8 real=0:00:28.7)
[11/21 15:25:44   1186s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.5 real=0:00:01.6)
[11/21 15:25:44   1186s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.4)
[11/21 15:25:44   1186s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.7 real=0:00:01.7)
[11/21 15:25:44   1186s] Info: Destroy the CCOpt slew target map.
[11/21 15:25:44   1186s] clean pInstBBox. size 0
[11/21 15:25:45   1186s] 
[11/21 15:25:45   1186s] TimeStamp Deleting Cell Server Begin ...
[11/21 15:25:45   1186s] 
[11/21 15:25:45   1186s] TimeStamp Deleting Cell Server End ...
[11/21 15:25:45   1186s] Set place::cacheFPlanSiteMark to 0
[11/21 15:25:45   1186s] All LLGs are deleted
[11/21 15:25:45   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2357.7M, EPOCH TIME: 1763718945.076811
[11/21 15:25:45   1186s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2357.7M, EPOCH TIME: 1763718945.076882
[11/21 15:25:45   1186s] Info: pop threads available for lower-level modules during optimization.
[11/21 15:25:45   1186s] (ccopt_design): dumping clock statistics to metric
[11/21 15:25:45   1186s] Clock tree timing engine global stage delay update for dtmf_corner_max:setup.early...
[11/21 15:25:45   1186s] End AAE Lib Interpolated Model. (MEM=2357.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 15:25:45   1186s] Clock tree timing engine global stage delay update for dtmf_corner_max:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:45   1186s] Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late...
[11/21 15:25:45   1186s] Clock tree timing engine global stage delay update for dtmf_corner_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:45   1186s] Clock tree timing engine global stage delay update for dtmf_corner_min:hold.early...
[11/21 15:25:45   1186s] Clock tree timing engine global stage delay update for dtmf_corner_min:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:45   1186s] Clock tree timing engine global stage delay update for dtmf_corner_min:hold.late...
[11/21 15:25:45   1186s] Clock tree timing engine global stage delay update for dtmf_corner_min:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/21 15:25:45   1186s] Clock DAG hash : 1729941020787556036 9164986322598935821
[11/21 15:25:45   1186s] CTS services accumulated run-time stats :
[11/21 15:25:45   1186s]   delay calculator: calls=17429, total_wall_time=1.024s, mean_wall_time=0.059ms
[11/21 15:25:45   1186s]   legalizer: calls=2915, total_wall_time=0.120s, mean_wall_time=0.041ms
[11/21 15:25:45   1186s]   steiner router: calls=12406, total_wall_time=0.879s, mean_wall_time=0.071ms
[11/21 15:25:45   1186s] UM: Running design category ...
[11/21 15:25:45   1186s] All LLGs are deleted
[11/21 15:25:45   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2395.8M, EPOCH TIME: 1763718945.144036
[11/21 15:25:45   1186s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2395.8M, EPOCH TIME: 1763718945.144277
[11/21 15:25:45   1186s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2395.8M, EPOCH TIME: 1763718945.144428
[11/21 15:25:45   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2395.8M, EPOCH TIME: 1763718945.144670
[11/21 15:25:45   1186s] Max number of tech site patterns supported in site array is 256.
[11/21 15:25:45   1186s] Core basic site is tsm3site
[11/21 15:25:45   1186s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2395.8M, EPOCH TIME: 1763718945.151899
[11/21 15:25:45   1186s] After signature check, allow fast init is false, keep pre-filter is true.
[11/21 15:25:45   1186s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/21 15:25:45   1186s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2395.8M, EPOCH TIME: 1763718945.152403
[11/21 15:25:45   1186s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/21 15:25:45   1186s] SiteArray: use 1,069,056 bytes
[11/21 15:25:45   1186s] SiteArray: current memory after site array memory allocation 2395.8M
[11/21 15:25:45   1186s] SiteArray: FP blocked sites are writable
[11/21 15:25:45   1186s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2395.8M, EPOCH TIME: 1763718945.154606
[11/21 15:25:45   1186s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2395.8M, EPOCH TIME: 1763718945.157221
[11/21 15:25:45   1186s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/21 15:25:45   1186s] Atter site array init, number of instance map data is 0.
[11/21 15:25:45   1186s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:2395.8M, EPOCH TIME: 1763718945.159285
[11/21 15:25:45   1186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.015, MEM:2395.8M, EPOCH TIME: 1763718945.159878
[11/21 15:25:45   1186s] All LLGs are deleted
[11/21 15:25:45   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 15:25:45   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2395.8M, EPOCH TIME: 1763718945.164391
[11/21 15:25:45   1186s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2395.8M, EPOCH TIME: 1763718945.164579
[11/21 15:25:45   1186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 15:25:45   1186s] 
[11/21 15:25:45   1186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 15:25:45   1186s] Summary for sequential cells identification: 
[11/21 15:25:45   1186s]   Identified SBFF number: 116
[11/21 15:25:45   1186s]   Identified MBFF number: 0
[11/21 15:25:45   1186s]   Identified SB Latch number: 0
[11/21 15:25:45   1186s]   Identified MB Latch number: 0
[11/21 15:25:45   1186s]   Not identified SBFF number: 24
[11/21 15:25:45   1186s]   Not identified MBFF number: 0
[11/21 15:25:45   1186s]   Not identified SB Latch number: 0
[11/21 15:25:45   1186s]   Not identified MB Latch number: 0
[11/21 15:25:45   1186s]   Number of sequential cells which are not FFs: 38
[11/21 15:25:45   1186s]  Visiting view : dtmf_view_setup
[11/21 15:25:45   1186s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 15:25:45   1186s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 15:25:45   1186s]  Visiting view : dtmf_view_hold
[11/21 15:25:45   1186s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 15:25:45   1186s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 15:25:45   1186s] TLC MultiMap info (StdDelay):
[11/21 15:25:45   1186s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 15:25:45   1186s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 15:25:45   1186s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 15:25:45   1186s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 15:25:45   1186s]  Setting StdDelay to: 52.5ps
[11/21 15:25:45   1186s] 
[11/21 15:25:45   1186s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] 	Current design flip-flop statistics
[11/21 15:25:45   1186s] 
[11/21 15:25:45   1186s] Single-Bit FF Count          :          543
[11/21 15:25:45   1186s] Multi-Bit FF Count           :            0
[11/21 15:25:45   1186s] Total Bit Count              :          543
[11/21 15:25:45   1186s] Total FF Count               :          543
[11/21 15:25:45   1186s] Bits Per Flop                :        1.000
[11/21 15:25:45   1186s] Total Clock Pin Cap(FF)      :     1511.099
[11/21 15:25:45   1186s] Multibit Conversion Ratio(%) :         0.00
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s]             Multi-bit cell usage statistics
[11/21 15:25:45   1186s] 
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] ============================================================
[11/21 15:25:45   1186s] Sequential Multibit cells usage statistics
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] -FlipFlops              543                    0        0.00                    1.00
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] 
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] Seq_Mbit libcell              Bitwidth        Count
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] Total 0
[11/21 15:25:45   1186s] ============================================================
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] Category            Num of Insts Rejected     Reasons
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1186s] ------------------------------------------------------------
[11/21 15:25:45   1187s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 15:25:45   1187s] UM:          34.16             52          0.000 ns          0.095 ns  ccopt_design
[11/21 15:25:45   1187s] 
[11/21 15:25:45   1187s] *** Summary of all messages that are not suppressed in this session:
[11/21 15:25:45   1187s] Severity  ID               Count  Summary                                  
[11/21 15:25:45   1187s] WARNING   IMPMSMV-1810       792  Net %s, driver %s (cell %s) voltage %g d...
[11/21 15:25:45   1187s] WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
[11/21 15:25:45   1187s] WARNING   IMPCCOPT-1182        6  The clock_gating_cells property has no u...
[11/21 15:25:45   1187s] WARNING   IMPCCOPT-5046       19  Net '%s' in clock tree '%s' has existing...
[11/21 15:25:45   1187s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[11/21 15:25:45   1187s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[11/21 15:25:45   1187s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/21 15:25:45   1187s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[11/21 15:25:45   1187s] *** Message Summary: 835 warning(s), 0 error(s)
[11/21 15:25:45   1187s] 
[11/21 15:25:45   1187s] *** ccopt_design #2 [finish] : cpu/real = 0:00:34.8/0:00:55.2 (0.6), totSession cpu/real = 0:19:47.2/2:31:49.4 (0.1), mem = 2395.8M
[11/21 15:25:45   1187s] 
[11/21 15:25:45   1187s] =============================================================================================
[11/21 15:25:45   1187s]  Final TAT Report : ccopt_design #2                                             21.15-s110_1
[11/21 15:25:45   1187s] =============================================================================================
[11/21 15:25:45   1187s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 15:25:45   1187s] ---------------------------------------------------------------------------------------------
[11/21 15:25:45   1187s] [ InitOpt                ]      1   0:00:03.7  (   6.7 % )     0:00:05.4 /  0:00:04.2    0.8
[11/21 15:25:45   1187s] [ GlobalOpt              ]      1   0:00:01.6  (   2.9 % )     0:00:01.6 /  0:00:01.5    1.0
[11/21 15:25:45   1187s] [ DrvOpt                 ]      2   0:00:00.9  (   1.7 % )     0:00:00.9 /  0:00:00.8    0.9
[11/21 15:25:45   1187s] [ AreaOpt                ]      1   0:00:02.0  (   3.7 % )     0:00:02.3 /  0:00:02.1    0.9
[11/21 15:25:45   1187s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:25:45   1187s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.3 % )     0:00:04.7 /  0:00:01.8    0.4
[11/21 15:25:45   1187s] [ DrvReport              ]      2   0:00:02.4  (   4.3 % )     0:00:02.4 /  0:00:00.2    0.1
[11/21 15:25:45   1187s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.5
[11/21 15:25:45   1187s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/21 15:25:45   1187s] [ CellServerInit         ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.3
[11/21 15:25:45   1187s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:45   1187s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/21 15:25:45   1187s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 15:25:45   1187s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:25:45   1187s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 15:25:45   1187s] [ IncrReplace            ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.3    0.6
[11/21 15:25:45   1187s] [ RefinePlace            ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/21 15:25:45   1187s] [ CTS                    ]      1   0:00:20.0  (  36.2 % )     0:00:22.7 /  0:00:12.7    0.6
[11/21 15:25:45   1187s] [ EarlyGlobalRoute       ]      6   0:00:02.4  (   4.4 % )     0:00:02.4 /  0:00:01.4    0.6
[11/21 15:25:45   1187s] [ ExtractRC              ]      5   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.2    0.9
[11/21 15:25:45   1187s] [ TimingUpdate           ]     24   0:00:01.0  (   1.8 % )     0:00:03.2 /  0:00:03.1    1.0
[11/21 15:25:45   1187s] [ FullDelayCalc          ]      6   0:00:06.8  (  12.3 % )     0:00:06.8 /  0:00:06.5    1.0
[11/21 15:25:45   1187s] [ TimingReport           ]      2   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.1    0.2
[11/21 15:25:45   1187s] [ GenerateReports        ]      1   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.1    0.1
[11/21 15:25:45   1187s] [ MISC                   ]          0:00:12.0  (  21.7 % )     0:00:12.0 /  0:00:06.3    0.5
[11/21 15:25:45   1187s] ---------------------------------------------------------------------------------------------
[11/21 15:25:45   1187s]  ccopt_design #2 TOTAL              0:00:55.2  ( 100.0 % )     0:00:55.2 /  0:00:34.8    0.6
[11/21 15:25:45   1187s] ---------------------------------------------------------------------------------------------
[11/21 15:25:45   1187s] 
[11/21 15:25:45   1187s] % End ccopt_design (date=11/21 15:25:45, total cpu=0:00:34.8, real=0:00:55.0, peak res=1504.1M, current mem=1435.7M)
[11/21 15:26:27   1190s] <CMD> clock_opt_design
[11/21 15:26:27   1190s] Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
[11/21 15:28:12   1199s] 
[11/21 15:28:12   1199s] Usage: set_db [-help] <start> [<chain>] <value> [-dbu] [-index <index_list>] [-quiet] [-verbose]
[11/21 15:28:12   1199s] 
[11/21 15:28:12   1199s] **ERROR: (IMPTCM-46):	Argument "<value>" is required for command "set_db", either this option is not specified or an option prior to it is not specified correctly.

[11/21 15:28:19   1199s] <CMD> man innovusClockOptFlow
[11/21 15:28:26   1200s] invalid command name "innovusClockOptFlow"
[11/21 15:29:10   1204s] <CMD> set_global
[11/21 15:29:10   1204s] 
[11/21 15:29:15   1204s] <CMD> set_global -help
[11/21 15:29:26   1205s] <CMD> set_global Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
[11/21 15:29:26   1205s] 
[11/21 15:29:26   1205s] wrong # args: should be "innovus"
[11/21 15:29:26   1205s] invalid command name "-help"
[11/21 15:29:26   1205s] extra characters after close-quote
[11/21 15:29:26   1205s] wrong # args: should be "innovus"
[11/21 15:29:26   1205s] invalid command name "No"
[11/21 15:29:26   1205s] wrong # args: should be "innovus"
[11/21 15:29:26   1205s] invalid command name "invalid"
[11/21 15:29:26   1205s] wrong # args: should be "innovus"
[11/21 15:29:42   1206s] <CMD> set_global innovusClockOptFlow
[11/21 15:29:42   1206s] 
[11/21 15:30:15   1209s] <CMD> set_global innovusClockOptFlow
[11/21 15:30:15   1209s] 
[11/21 15:30:25   1210s] <CMD> clock_opt_design
[11/21 15:30:25   1210s] Warning: clock_opt_design requires beta feature innovusClockOptFlow enabled.
[11/21 15:30:33   1210s] <CMD> set_global innovusClockOptFlow
[11/21 15:30:33   1210s] 
[11/21 15:30:39   1211s] <CMD> set_global innovusClockOptFlow enabled
[11/21 15:30:39   1211s] **ERROR: (GLOBAL-105):	Unknown global 'innovusClockOptFlow' specified
<CMD> ctd_win -side none -id ctd_window
[11/21 15:34:34   1229s] <CMD> selectObject Net DTMF_INST/CTS_3
[11/21 15:34:34   1229s] <CMD> zoomSelected
[11/21 15:34:37   1229s] <CMD> deselectObject Net DTMF_INST/CTS_3
[11/21 15:34:37   1229s] <CMD> selectObject Net DTMF_INST/CTS_3
[11/21 15:34:37   1229s] <CMD> zoomSelected
[11/21 15:34:39   1229s] <CMD> deselectObject Net DTMF_INST/CTS_3
[11/21 15:34:39   1229s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
[11/21 15:34:39   1229s] <CMD> zoomSelected
[11/21 15:34:46   1230s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
[11/21 15:34:47   1230s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:34:47   1230s] <CMD> zoomSelected
[11/21 15:34:49   1230s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:34:49   1230s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
[11/21 15:34:49   1230s] <CMD> zoomSelected
[11/21 15:34:54   1231s] <CMD> deselectAll
[11/21 15:34:57   1231s] <CMD> selectObject Net DTMF_INST/CTS_1
[11/21 15:34:57   1231s] <CMD> zoomSelected
[11/21 15:35:06   1232s] <CMD> deselectObject Net DTMF_INST/CTS_1
[11/21 15:35:06   1232s] <CMD> selectObject Net DTMF_INST/CTS_5
[11/21 15:35:06   1232s] <CMD> zoomSelected
[11/21 15:35:10   1233s] <CMD> deselectObject Net DTMF_INST/CTS_5
[11/21 15:35:10   1233s] <CMD> selectObject Net DTMF_INST/CTS_1
[11/21 15:35:10   1233s] <CMD> zoomSelected
[11/21 15:35:11   1233s] <CMD> deselectObject Net DTMF_INST/CTS_1
[11/21 15:35:11   1233s] <CMD> selectObject Net DTMF_INST/CTS_5
[11/21 15:35:11   1233s] <CMD> zoomSelected
[11/21 15:35:15   1234s] <CMD> deselectObject Net DTMF_INST/CTS_5
[11/21 15:35:15   1234s] <CMD> selectObject Net DTMF_INST/CTS_2
[11/21 15:35:15   1234s] <CMD> zoomSelected
[11/21 15:35:17   1234s] <CMD> deselectObject Net DTMF_INST/CTS_2
[11/21 15:35:17   1234s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
[11/21 15:35:17   1234s] <CMD> zoomSelected
[11/21 15:35:18   1234s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
[11/21 15:35:18   1234s] <CMD> selectObject Net DTMF_INST/CTS_3
[11/21 15:35:18   1234s] <CMD> zoomSelected
[11/21 15:35:23   1235s] <CMD> deselectObject Net DTMF_INST/CTS_3
[11/21 15:35:23   1235s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
[11/21 15:35:23   1235s] <CMD> zoomSelected
[11/21 15:35:25   1235s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
[11/21 15:35:25   1235s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
[11/21 15:35:25   1235s] <CMD> zoomSelected
[11/21 15:35:27   1235s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
[11/21 15:35:27   1235s] <CMD> selectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_2
[11/21 15:35:27   1235s] <CMD> zoomSelected
[11/21 15:35:32   1236s] <CMD> deselectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_2
[11/21 15:35:32   1236s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:35:32   1236s] <CMD> zoomSelected
[11/21 15:35:33   1236s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:35:33   1236s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
[11/21 15:35:33   1236s] <CMD> zoomSelected
[11/21 15:35:36   1237s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
[11/21 15:35:36   1237s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:35:36   1237s] <CMD> zoomSelected
[11/21 15:35:37   1237s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:35:37   1237s] <CMD> selectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_3
[11/21 15:35:37   1237s] <CMD> zoomSelected
[11/21 15:35:41   1238s] <CMD> deselectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_3
[11/21 15:35:41   1238s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
[11/21 15:35:41   1238s] <CMD> zoomSelected
[11/21 15:35:47   1238s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
[11/21 15:35:47   1238s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/21 15:35:47   1238s] <CMD> zoomSelected
[11/21 15:35:52   1239s] <CMD> deselectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/21 15:35:52   1239s] <CMD> selectObject Net DTMF_INST/TDSP_DS_CS_INST/CTS_1
[11/21 15:35:52   1239s] <CMD> zoomSelected
[11/21 15:35:59   1240s] <CMD> deselectObject Net DTMF_INST/TDSP_DS_CS_INST/CTS_1
[11/21 15:35:59   1240s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:35:59   1240s] <CMD> zoomSelected
[11/21 15:36:09   1242s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:36:09   1242s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:36:09   1242s] <CMD> zoomSelected
[11/21 15:36:13   1242s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:36:13   1242s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/CTS_ccl_a_buf_00032
[11/21 15:36:13   1242s] <CMD> zoomSelected
[11/21 15:36:16   1243s] <CMD> deselectInst DTMF_INST/RAM_128x16_TEST_INST/CTS_ccl_a_buf_00032
[11/21 15:36:16   1243s] <CMD> selectInst DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033
[11/21 15:36:16   1243s] <CMD> zoomSelected
[11/21 15:36:17   1243s] <CMD> deselectInst DTMF_INST/SPI_INST/CTS_ccl_a_buf_00033
[11/21 15:36:17   1243s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_156
[11/21 15:36:17   1243s] <CMD> zoomSelected
[11/21 15:36:24   1244s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_156
[11/21 15:36:26   1245s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_156
[11/21 15:36:26   1245s] <CMD> fit
[11/21 15:36:27   1245s] <CMD> fit
[11/21 15:36:29   1245s] <CMD> zoomBox 527.62800 225.25000 1352.04600 963.28000
[11/21 15:36:29   1245s] <CMD> zoomBox -395.30450 -171.04850 1790.61500 1785.81600
[11/21 15:39:15   1259s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_156
[11/21 15:39:15   1259s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
[11/21 15:39:15   1259s] <CMD> zoomSelected
[11/21 15:39:21   1260s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
[11/21 15:39:21   1260s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
[11/21 15:39:21   1260s] <CMD> zoomSelected
[11/21 15:40:06   1265s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
[11/21 15:40:06   1265s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
[11/21 15:40:06   1265s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
[11/21 15:40:06   1265s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
[11/21 15:40:06   1265s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_5
[11/21 15:40:06   1265s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_6
[11/21 15:40:06   1265s] <CMD> zoomSelected
[11/21 15:40:09   1265s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_6
[11/21 15:40:09   1265s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_5
[11/21 15:40:09   1265s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
[11/21 15:40:09   1265s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
[11/21 15:40:09   1265s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:40:11   1265s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:40:11   1265s] <CMD> zoomSelected
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:40:14   1266s] <CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 15:40:14   1266s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 15:40:14   1266s] <CMD> zoomSelected
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:40:21   1267s] <CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:40:25   1267s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:40:25   1267s] <CMD> zoomSelected
[11/21 15:40:32   1268s] <CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:40:32   1268s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:40:32   1268s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:40:32   1268s] <CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:40:32   1268s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:40:32   1268s] <CMD> selectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:40:32   1268s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:40:32   1268s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:40:32   1268s] <CMD> selectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:40:32   1268s] <CMD> zoomSelected
[11/21 15:40:54   1271s] <CMD> deselectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:40:54   1271s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:40:54   1271s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:40:54   1271s] <CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:40:54   1271s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:40:54   1271s] <CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:40:54   1271s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:40:54   1271s] <CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:40:58   1272s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:41:01   1272s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:41:17   1275s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 15:41:17   1275s] <CMD> zoomSelected
[11/21 15:41:21   1276s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:41:21   1276s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:41:21   1276s] <CMD> zoomSelected
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:41:26   1276s] <CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 15:41:29   1277s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 15:41:29   1277s] <CMD> zoomSelected
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
[11/21 15:41:34   1278s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/arp_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_2_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dp_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_h_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ovm_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_it_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/done_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dflag_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/ARB_INST/tdsp_grant_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/ARB_INST/dma_grant_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_int_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_27
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_28
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_30
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_26
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_18
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_25
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_17
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_16
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_19
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_24
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_23
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_21
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_20
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_22
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_16
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_17
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_21
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_18
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_20
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_19
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_22
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_23
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_27
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_26
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_24
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_25
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_28
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_29
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_30
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_31
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/done_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_data_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_port_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_prog_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/skip_one_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/read_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/read_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/done_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_0
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/as_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_h_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_1
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_5
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_prog_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_data_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_port_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_7
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_6
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_8
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_11
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_9
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_10
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_12
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_4
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_13
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_3
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_15
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_prog_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_prog_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_port_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/null_op_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_data_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/two_cycle_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_data_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg
[11/21 15:41:34   1278s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/fetch_branch_reg
[11/21 15:41:34   1278s] <CMD> zoomSelected
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/fetch_branch_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_data_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/two_cycle_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_data_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/null_op_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_port_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_prog_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_prog_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_port_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_data_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_prog_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_h_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/as_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/done_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/read_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/read_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/skip_one_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_prog_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_port_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_data_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/done_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_31
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_30
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_29
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_28
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_25
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_24
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_26
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_27
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_23
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_22
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_19
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_20
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_18
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_21
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_17
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_16
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_22
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_20
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_21
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_23
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_24
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_19
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_16
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_17
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_25
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_18
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_26
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_30
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_28
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_27
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_int_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/ARB_INST/dma_grant_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/ARB_INST/tdsp_grant_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/dflag_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/done_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_it_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ovm_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_h_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dp_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_2_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/arp_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/as_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/breq_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
[11/21 15:41:41   1279s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_7
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_4
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_6
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_5
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_2
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_0
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_1
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_1
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_3
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_0
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_2
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/flag_out_reg
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_5
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_7
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_6
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_4
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_3
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_0
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_2
[11/21 15:41:41   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_1
[11/21 15:41:41   1279s] <CMD> zoomSelected
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_1
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_2
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_0
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_3
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_4
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_6
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_7
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_5
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/flag_out_reg
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_2
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_0
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_3
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_1
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_1
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_0
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_2
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_5
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_6
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_4
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_7
[11/21 15:41:42   1279s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_7
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_4
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_6
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_5
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_2
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_0
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_1
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_1
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_3
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_0
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/SPI_INST/bit_cnt_reg_2
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/flag_out_reg
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_5
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_7
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_6
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_4
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_3
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_0
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_2
[11/21 15:41:44   1279s] <CMD> selectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_1
[11/21 15:41:44   1279s] <CMD> zoomSelected
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_1
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_2
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_0
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_3
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_4
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_6
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_7
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/digit_out_reg_5
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/DIGIT_REG_INST/flag_out_reg
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_2
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_0
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_3
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_1
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_1
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/bit_cnt_reg_0
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_2
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_5
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_6
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_4
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_7
[11/21 15:41:45   1280s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 15:41:47   1280s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/21 15:41:47   1280s] <CMD> zoomSelected
[11/21 15:41:49   1280s] <CMD> deselectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_13
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/go_reg
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_15
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_12
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_15
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_0
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_11
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_1
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_10
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
[11/21 15:41:54   1281s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
[11/21 15:41:54   1281s] <CMD> zoomSelected
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_10
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_1
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_11
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_0
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_15
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_12
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_15
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/go_reg
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_13
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
[11/21 15:42:00   1282s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_10
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_12
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_11
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
[11/21 15:42:00   1282s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
[11/21 15:42:00   1282s] <CMD> zoomSelected
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_11
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_12
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_10
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
[11/21 15:42:02   1283s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
[11/21 15:42:04   1283s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
[11/21 15:42:04   1283s] <CMD> zoomSelected
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
[11/21 15:42:07   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_13
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/go_reg
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_15
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_12
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_15
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_0
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_11
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_1
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_10
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
[11/21 15:42:07   1284s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
[11/21 15:42:07   1284s] <CMD> zoomSelected
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_10
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_1
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_11
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_0
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_15
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_12
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_15
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/go_reg
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_13
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
[11/21 15:42:09   1284s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
[11/21 15:42:10   1284s] <CMD> selectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_2
[11/21 15:42:10   1284s] <CMD> zoomSelected
[11/21 15:42:58   1290s] <CMD> setLayerPreference stdCell -isVisible 0
[11/21 15:43:01   1290s] <CMD> setLayerPreference stdCell -isVisible 1
[11/21 15:43:26   1292s] <CMD> deselectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_2
[11/21 15:43:26   1292s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:43:26   1292s] <CMD> zoomSelected
[11/21 15:43:47   1295s] <CMD> deselectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 15:49:10   1333s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:10   1333s] <CMD> zoomSelected
[11/21 15:49:12   1333s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:17   1334s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:17   1334s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:49:17   1334s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:17   1334s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:17   1334s] <CMD> zoomSelected
[11/21 15:49:26   1335s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:26   1335s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:26   1335s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:49:26   1335s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:26   1335s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:49:26   1335s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:49:26   1335s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:26   1335s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:26   1335s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:26   1335s] <CMD> zoomSelected
[11/21 15:49:32   1336s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:32   1336s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:32   1336s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:32   1336s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:49:32   1336s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:49:32   1336s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:49:32   1336s] <CMD> zoomSelected
[11/21 15:49:36   1336s] <CMD> zoomBox 632.84400 479.39300 731.66650 567.86000
[11/21 15:49:37   1336s] <CMD> zoomBox 608.04700 467.65750 744.82550 590.10350
[11/21 15:49:40   1337s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:49:40   1337s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:49:40   1337s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:49:40   1337s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:40   1337s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:49:40   1337s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:40   1337s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:40   1337s] <CMD> selectObject Net DTMF_INST/CTS_4
[11/21 15:49:40   1337s] <CMD> zoomSelected
[11/21 15:49:47   1338s] <CMD> deselectObject Net DTMF_INST/CTS_4
[11/21 15:49:47   1338s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:47   1338s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:47   1338s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:49:47   1338s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:47   1338s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:49:47   1338s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:49:47   1338s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:47   1338s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:49:47   1338s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:47   1338s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:47   1338s] <CMD> zoomSelected
[11/21 15:49:52   1339s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:52   1339s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:52   1339s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:49:52   1339s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:52   1339s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:49:52   1339s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:49:52   1339s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:49:52   1339s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:49:52   1339s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:49:52   1339s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:49:52   1339s] <CMD> selectObject Net DTMF_INST/CTS_4
[11/21 15:49:52   1339s] <CMD> zoomSelected
[11/21 15:50:02   1340s] <CMD> deselectObject Net DTMF_INST/CTS_4
[11/21 15:50:02   1340s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:50:02   1340s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:50:02   1340s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:50:02   1340s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:50:02   1340s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:50:02   1340s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:50:02   1340s] <CMD> selectObject Net DTMF_INST/CTS_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ovm_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_h_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dp_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/arp_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_2_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dflag_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_it_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/done_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/ARB_INST/tdsp_grant_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/ARB_INST/dma_grant_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_0
[11/21 15:50:02   1340s] <CMD> selectObject Net DTMF_INST/CTS_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_22
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_17
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_16
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_18
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/SPI_INST/present_state_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_20
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_21
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_23
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_19
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_24
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_25
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_22
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_31
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_21
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_20
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_30
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_27
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_29
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_27
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_23
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_26
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_int_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_19
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_26
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_30
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_16
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_28
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_18
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_17
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_24
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_28
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_25
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_1
[11/21 15:50:02   1340s] <CMD> selectObject Net DTMF_INST/CTS_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_prog_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/done_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/skip_one_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_port_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_data_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_h_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/read_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/done_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_prog_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_data_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_data_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_0
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_data_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/two_cycle_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_7
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_port_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_6
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/null_op_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_prog_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_15
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_13
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_10
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/fetch_branch_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/as_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_1
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/read_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_3
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_4
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_8
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_port_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_prog_reg
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_12
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_11
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_5
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_9
[11/21 15:50:02   1340s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_10
[11/21 15:50:02   1340s] <CMD> zoomSelected
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_prog_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_port_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_skip_one_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/read_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/as_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/fetch_branch_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_acc_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_prog_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ov_flag_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/null_op_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_port_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/two_cycle_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/read_data_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_delay_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_data_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/go_port_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_data_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/branch_stall_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/go_prog_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/done_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/read_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/three_cycle_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/write_h_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/present_state_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_data_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/as_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_port_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/skip_one_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/done_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/read_prog_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/present_state_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/two_cycle_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_5
[11/21 15:50:06   1342s] <CMD> deselectObject Net DTMF_INST/CTS_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_31
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_25
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_28
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_24
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_17
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_18
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_28
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_16
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_30
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_26
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_29
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_19
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_int_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_26
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_23
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_27
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_29
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_27
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_30
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_20
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_21
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_31
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_22
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/p_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_25
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_24
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_19
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_23
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_21
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_20
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_18
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_16
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_17
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/present_state_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_b_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/alu_cmd_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_22
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_14
[11/21 15:50:06   1342s] <CMD> deselectObject Net DTMF_INST/CTS_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/ARB_INST/dma_grant_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/samp_bio_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/ARB_INST/present_state_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dmov_inc_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/ARB_INST/tdsp_grant_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/done_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_it_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dflag_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/write_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/read_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/decode_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_6_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_2_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/present_state_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/arp_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_3_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/dp_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_4_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_1_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/phi_5_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/write_h_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/data_out_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ovm_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/SPI_INST/dout_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_32
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/null_op_reg0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/pc_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar1_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/DMA_INST/write_reg
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 15:50:06   1342s] <CMD> deselectObject Net DTMF_INST/CTS_4
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00041
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00040
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00038
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00042
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/CTS_ccl_a_buf_00045
[11/21 15:50:06   1342s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_150
[11/21 15:50:09   1342s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036
[11/21 15:50:09   1342s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035
[11/21 15:50:09   1342s] <CMD> zoomSelected
[11/21 15:50:14   1343s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035
[11/21 15:50:14   1343s] <CMD> deselectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00036
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/CTS_ccl_a_buf_00035
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_12
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_10
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_9
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_8
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_15
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_5
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_15
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_14
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_14
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_13
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_6
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_11
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_11
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_12
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_9
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_14
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_15
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_9
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_10
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_14
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_13
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_4
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_9
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_11
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_10
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_7
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_13
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_15
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_3
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_2
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_0
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_3
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_12
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_8
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_3
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_2
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_1
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_7
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_6
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_8
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_0
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_3
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r941_reg_2
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_7
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_1
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_2
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_0
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_5
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_1
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_7
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_6
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_8
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_5
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_4
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r697_reg_4
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r852_reg_4
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_5
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r770_reg_6
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_11
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_9
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_12
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_4
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_14
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_11
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_10
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_7
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_13
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_7
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_9
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_14
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_5
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_11
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_3
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_13
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_10
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_13
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_13
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_8
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_8
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_15
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_12
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_14
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_15
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_11
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_12
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_12
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_9
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_10
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_14
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_4
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_1
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_10
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_3
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_4
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_5
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_2
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_0
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_7
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_3
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_8
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_4
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_0
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_1
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_3
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_1
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_6
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_2
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_0
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_6
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_6
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_7
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_5
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_6
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1336_reg_2
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_2
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_9
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_0
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1200_reg_8
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1477_reg_5
[11/21 15:50:14   1343s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/r1633_reg_1
[11/21 15:50:14   1343s] <CMD> selectObject Net DTMF_INST/RESULTS_CONV_INST/CTS_3
[11/21 15:50:14   1343s] <CMD> zoomSelected
[11/21 15:59:32   1403s] <CMD> deselectAll
[11/21 15:59:33   1403s] <CMD> fit
[11/21 15:59:37   1404s] <CMD> zoomBox 153.13550 102.48650 1495.56150 1304.24450
[11/21 15:59:38   1404s] <CMD> zoomBox 388.79300 231.15850 1358.69650 1099.42900
[11/21 16:00:10   1408s] <CMD> dehighlight
[11/21 16:00:14   1408s] <CMD> fit
[11/21 16:37:28   1682s] <CMD> timeDesign -postCTS
[11/21 16:37:29   1682s] *** timeDesign #1 [begin] : totSession cpu/real = 0:28:02.9/3:43:32.6 (0.1), mem = 2327.2M
[11/21 16:37:29   1682s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2315.2M, EPOCH TIME: 1763723249.743942
[11/21 16:37:29   1682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:29   1682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:29   1682s] All LLGs are deleted
[11/21 16:37:29   1682s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:29   1682s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:29   1682s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2315.2M, EPOCH TIME: 1763723249.807834
[11/21 16:37:29   1682s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.040, MEM:2315.2M, EPOCH TIME: 1763723249.847925
[11/21 16:37:29   1682s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.125, MEM:2315.2M, EPOCH TIME: 1763723249.869039
[11/21 16:37:29   1682s] Start to check current routing status for nets...
[11/21 16:37:29   1682s] All nets are already routed correctly.
[11/21 16:37:29   1682s] End to check current routing status for nets (mem=2315.2M)
[11/21 16:37:30   1683s] Effort level <high> specified for reg2reg path_group
[11/21 16:37:30   1683s] All LLGs are deleted
[11/21 16:37:30   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:30   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:30   1683s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2317.2M, EPOCH TIME: 1763723250.798865
[11/21 16:37:30   1683s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2317.2M, EPOCH TIME: 1763723250.799116
[11/21 16:37:30   1683s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2317.2M, EPOCH TIME: 1763723250.818178
[11/21 16:37:30   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:30   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:30   1683s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2317.2M, EPOCH TIME: 1763723250.853102
[11/21 16:37:30   1683s] Max number of tech site patterns supported in site array is 256.
[11/21 16:37:30   1683s] Core basic site is tsm3site
[11/21 16:37:30   1683s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2317.2M, EPOCH TIME: 1763723250.966894
[11/21 16:37:30   1683s] After signature check, allow fast init is false, keep pre-filter is true.
[11/21 16:37:30   1683s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/21 16:37:30   1683s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2317.2M, EPOCH TIME: 1763723250.967492
[11/21 16:37:30   1683s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/21 16:37:30   1683s] SiteArray: use 1,069,056 bytes
[11/21 16:37:30   1683s] SiteArray: current memory after site array memory allocation 2317.2M
[11/21 16:37:30   1683s] SiteArray: FP blocked sites are writable
[11/21 16:37:30   1683s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2317.2M, EPOCH TIME: 1763723250.988852
[11/21 16:37:31   1683s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.013, MEM:2317.2M, EPOCH TIME: 1763723251.001413
[11/21 16:37:31   1683s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/21 16:37:31   1683s] Atter site array init, number of instance map data is 0.
[11/21 16:37:31   1683s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.160, MEM:2317.2M, EPOCH TIME: 1763723251.013109
[11/21 16:37:31   1683s] 
[11/21 16:37:31   1683s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:37:31   1683s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.265, MEM:2317.2M, EPOCH TIME: 1763723251.082742
[11/21 16:37:31   1683s] All LLGs are deleted
[11/21 16:37:31   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:37:31   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:31   1683s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2317.2M, EPOCH TIME: 1763723251.106282
[11/21 16:37:31   1683s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2317.2M, EPOCH TIME: 1763723251.106502
[11/21 16:37:33   1683s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  2.708  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/21 16:37:34   1683s] All LLGs are deleted
[11/21 16:37:34   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.4M, EPOCH TIME: 1763723254.001217
[11/21 16:37:34   1683s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.4M, EPOCH TIME: 1763723254.001460
[11/21 16:37:34   1683s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2315.4M, EPOCH TIME: 1763723254.002548
[11/21 16:37:34   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2315.4M, EPOCH TIME: 1763723254.002696
[11/21 16:37:34   1683s] Max number of tech site patterns supported in site array is 256.
[11/21 16:37:34   1683s] Core basic site is tsm3site
[11/21 16:37:34   1683s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2315.4M, EPOCH TIME: 1763723254.010349
[11/21 16:37:34   1683s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 16:37:34   1683s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 16:37:34   1683s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2315.4M, EPOCH TIME: 1763723254.010849
[11/21 16:37:34   1683s] Fast DP-INIT is on for default
[11/21 16:37:34   1683s] Atter site array init, number of instance map data is 0.
[11/21 16:37:34   1683s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2315.4M, EPOCH TIME: 1763723254.013587
[11/21 16:37:34   1683s] 
[11/21 16:37:34   1683s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:37:34   1683s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2315.4M, EPOCH TIME: 1763723254.015352
[11/21 16:37:34   1683s] All LLGs are deleted
[11/21 16:37:34   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:37:34   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.4M, EPOCH TIME: 1763723254.018324
[11/21 16:37:34   1683s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.4M, EPOCH TIME: 1763723254.018515
[11/21 16:37:34   1683s] Density: 48.809%
Routing Overflow: 0.14% H and 0.13% V
------------------------------------------------------------------
All LLGs are deleted
[11/21 16:37:34   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.4M, EPOCH TIME: 1763723254.022666
[11/21 16:37:34   1683s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.4M, EPOCH TIME: 1763723254.022874
[11/21 16:37:34   1683s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2315.4M, EPOCH TIME: 1763723254.023860
[11/21 16:37:34   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2315.4M, EPOCH TIME: 1763723254.023969
[11/21 16:37:34   1683s] Max number of tech site patterns supported in site array is 256.
[11/21 16:37:34   1683s] Core basic site is tsm3site
[11/21 16:37:34   1683s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2315.4M, EPOCH TIME: 1763723254.031074
[11/21 16:37:34   1683s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 16:37:34   1683s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 16:37:34   1683s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2315.4M, EPOCH TIME: 1763723254.031553
[11/21 16:37:34   1683s] Fast DP-INIT is on for default
[11/21 16:37:34   1683s] Atter site array init, number of instance map data is 0.
[11/21 16:37:34   1683s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2315.4M, EPOCH TIME: 1763723254.034230
[11/21 16:37:34   1683s] 
[11/21 16:37:34   1683s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:37:34   1683s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2315.4M, EPOCH TIME: 1763723254.035952
[11/21 16:37:34   1683s] All LLGs are deleted
[11/21 16:37:34   1683s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:37:34   1683s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:37:34   1683s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.4M, EPOCH TIME: 1763723254.038916
[11/21 16:37:34   1683s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.4M, EPOCH TIME: 1763723254.039104
[11/21 16:37:34   1683s] Reported timing to dir ./timingReports
[11/21 16:37:34   1683s] Total CPU time: 0.79 sec
[11/21 16:37:34   1683s] Total Real time: 6.0 sec
[11/21 16:37:34   1683s] Total Memory Usage: 2315.410156 Mbytes
[11/21 16:37:34   1683s] Info: pop threads available for lower-level modules during optimization.
[11/21 16:37:34   1683s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:05.1 (0.2), totSession cpu/real = 0:28:03.7/3:43:37.7 (0.1), mem = 2315.4M
[11/21 16:37:34   1683s] 
[11/21 16:37:34   1683s] =============================================================================================
[11/21 16:37:34   1683s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[11/21 16:37:34   1683s] =============================================================================================
[11/21 16:37:34   1683s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 16:37:34   1683s] ---------------------------------------------------------------------------------------------
[11/21 16:37:34   1683s] [ ViewPruning            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:37:34   1683s] [ OptSummaryReport       ]      1   0:00:00.7  (  13.7 % )     0:00:03.5 /  0:00:00.5    0.2
[11/21 16:37:34   1683s] [ DrvReport              ]      1   0:00:01.9  (  36.6 % )     0:00:01.9 /  0:00:00.1    0.1
[11/21 16:37:34   1683s] [ TimingUpdate           ]      1   0:00:00.2  (   4.9 % )     0:00:00.2 /  0:00:00.1    0.4
[11/21 16:37:34   1683s] [ TimingReport           ]      1   0:00:00.4  (   7.1 % )     0:00:00.4 /  0:00:00.0    0.1
[11/21 16:37:34   1683s] [ GenerateReports        ]      1   0:00:00.4  (   7.1 % )     0:00:00.4 /  0:00:00.2    0.4
[11/21 16:37:34   1683s] [ MISC                   ]          0:00:01.5  (  30.5 % )     0:00:01.5 /  0:00:00.2    0.2
[11/21 16:37:34   1683s] ---------------------------------------------------------------------------------------------
[11/21 16:37:34   1683s]  timeDesign #1 TOTAL                0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:00.8    0.2
[11/21 16:37:34   1683s] ---------------------------------------------------------------------------------------------
[11/21 16:37:34   1683s] 
[11/21 16:38:25   1687s] <CMD> timeDesign -postCTS -hold
[11/21 16:38:25   1687s] *** timeDesign #2 [begin] : totSession cpu/real = 0:28:07.9/3:44:29.5 (0.1), mem = 2319.5M
[11/21 16:38:26   1687s] 
[11/21 16:38:26   1687s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:38:26   1687s] 
[11/21 16:38:26   1687s] TimeStamp Deleting Cell Server End ...
[11/21 16:38:26   1687s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2300.0M, EPOCH TIME: 1763723306.326379
[11/21 16:38:26   1687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1687s] All LLGs are deleted
[11/21 16:38:26   1687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1687s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2300.0M, EPOCH TIME: 1763723306.326459
[11/21 16:38:26   1687s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2300.0M, EPOCH TIME: 1763723306.326500
[11/21 16:38:26   1687s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2300.0M, EPOCH TIME: 1763723306.326587
[11/21 16:38:26   1687s] Start to check current routing status for nets...
[11/21 16:38:26   1687s] All nets are already routed correctly.
[11/21 16:38:26   1687s] End to check current routing status for nets (mem=2300.0M)
[11/21 16:38:26   1687s] Effort level <high> specified for reg2reg path_group
[11/21 16:38:26   1688s] All LLGs are deleted
[11/21 16:38:26   1688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1688s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2308.0M, EPOCH TIME: 1763723306.922981
[11/21 16:38:26   1688s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2308.0M, EPOCH TIME: 1763723306.923205
[11/21 16:38:26   1688s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2308.0M, EPOCH TIME: 1763723306.924232
[11/21 16:38:26   1688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1688s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2308.0M, EPOCH TIME: 1763723306.924381
[11/21 16:38:26   1688s] Max number of tech site patterns supported in site array is 256.
[11/21 16:38:26   1688s] Core basic site is tsm3site
[11/21 16:38:26   1688s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2308.0M, EPOCH TIME: 1763723306.931535
[11/21 16:38:26   1688s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 16:38:26   1688s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 16:38:26   1688s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2308.0M, EPOCH TIME: 1763723306.932041
[11/21 16:38:26   1688s] Fast DP-INIT is on for default
[11/21 16:38:26   1688s] Atter site array init, number of instance map data is 0.
[11/21 16:38:26   1688s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2308.0M, EPOCH TIME: 1763723306.934715
[11/21 16:38:26   1688s] 
[11/21 16:38:26   1688s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:38:26   1688s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2308.0M, EPOCH TIME: 1763723306.936461
[11/21 16:38:26   1688s] All LLGs are deleted
[11/21 16:38:26   1688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:38:26   1688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:26   1688s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2308.0M, EPOCH TIME: 1763723306.939406
[11/21 16:38:26   1688s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2308.0M, EPOCH TIME: 1763723306.939589
[11/21 16:38:26   1688s] Starting delay calculation for Hold views
[11/21 16:38:27   1688s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:38:27   1688s] #################################################################################
[11/21 16:38:27   1688s] # Design Stage: PreRoute
[11/21 16:38:27   1688s] # Design Name: DTMF_CHIP
[11/21 16:38:27   1688s] # Design Mode: 180nm
[11/21 16:38:27   1688s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:38:27   1688s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:38:27   1688s] # Signoff Settings: SI Off 
[11/21 16:38:27   1688s] #################################################################################
[11/21 16:38:27   1688s] Calculate delays in BcWc mode...
[11/21 16:38:27   1688s] Topological Sorting (REAL = 0:00:00.0, MEM = 2306.0M, InitMEM = 2306.0M)
[11/21 16:38:27   1688s] Start delay calculation (fullDC) (1 T). (MEM=2306.02)
[11/21 16:38:27   1688s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/21 16:38:28   1688s] End AAE Lib Interpolated Model. (MEM=2317.53 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:38:28   1688s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:38:28   1688s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 16:38:28   1688s] To increase the message display limit, refer to the product command reference manual.
[11/21 16:38:30   1689s] Total number of fetched objects 6260
[11/21 16:38:30   1689s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:38:30   1689s] End delay calculation. (MEM=2349.96 CPU=0:00:00.8 REAL=0:00:02.0)
[11/21 16:38:30   1689s] End delay calculation (fullDC). (MEM=2349.96 CPU=0:00:01.0 REAL=0:00:03.0)
[11/21 16:38:30   1689s] *** CDM Built up (cpu=0:00:01.0  real=0:00:03.0  mem= 2350.0M) ***
[11/21 16:38:30   1689s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:04.0 totSessionCpu=0:28:09 mem=2350.0M)
[11/21 16:38:30   1689s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 dtmf_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.986  | -1.986  |  4.553  |
|           TNS (ns):|-113.196 |-113.196 |  0.000  |
|    Violating Paths:|   72    |   72    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/21 16:38:31   1689s] All LLGs are deleted
[11/21 16:38:31   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.0M, EPOCH TIME: 1763723311.000889
[11/21 16:38:31   1689s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2304.0M, EPOCH TIME: 1763723311.001128
[11/21 16:38:31   1689s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2304.0M, EPOCH TIME: 1763723311.002203
[11/21 16:38:31   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2304.0M, EPOCH TIME: 1763723311.002348
[11/21 16:38:31   1689s] Max number of tech site patterns supported in site array is 256.
[11/21 16:38:31   1689s] Core basic site is tsm3site
[11/21 16:38:31   1689s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2304.0M, EPOCH TIME: 1763723311.009601
[11/21 16:38:31   1689s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 16:38:31   1689s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 16:38:31   1689s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2304.0M, EPOCH TIME: 1763723311.010126
[11/21 16:38:31   1689s] Fast DP-INIT is on for default
[11/21 16:38:31   1689s] Atter site array init, number of instance map data is 0.
[11/21 16:38:31   1689s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2304.0M, EPOCH TIME: 1763723311.012884
[11/21 16:38:31   1689s] 
[11/21 16:38:31   1689s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:38:31   1689s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:2304.0M, EPOCH TIME: 1763723311.014730
[11/21 16:38:31   1689s] All LLGs are deleted
[11/21 16:38:31   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:38:31   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.0M, EPOCH TIME: 1763723311.017837
[11/21 16:38:31   1689s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2304.0M, EPOCH TIME: 1763723311.018036
[11/21 16:38:31   1689s] Density: 48.809%
Routing Overflow: 0.14% H and 0.13% V
------------------------------------------------------------------
All LLGs are deleted
[11/21 16:38:31   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.0M, EPOCH TIME: 1763723311.022399
[11/21 16:38:31   1689s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2304.0M, EPOCH TIME: 1763723311.022610
[11/21 16:38:31   1689s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2304.0M, EPOCH TIME: 1763723311.023640
[11/21 16:38:31   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2304.0M, EPOCH TIME: 1763723311.023767
[11/21 16:38:31   1689s] Max number of tech site patterns supported in site array is 256.
[11/21 16:38:31   1689s] Core basic site is tsm3site
[11/21 16:38:31   1689s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2304.0M, EPOCH TIME: 1763723311.031293
[11/21 16:38:31   1689s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 16:38:31   1689s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 16:38:31   1689s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2304.0M, EPOCH TIME: 1763723311.031835
[11/21 16:38:31   1689s] Fast DP-INIT is on for default
[11/21 16:38:31   1689s] Atter site array init, number of instance map data is 0.
[11/21 16:38:31   1689s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2304.0M, EPOCH TIME: 1763723311.034668
[11/21 16:38:31   1689s] 
[11/21 16:38:31   1689s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:38:31   1689s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2304.0M, EPOCH TIME: 1763723311.036558
[11/21 16:38:31   1689s] All LLGs are deleted
[11/21 16:38:31   1689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:38:31   1689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:38:31   1689s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.0M, EPOCH TIME: 1763723311.039688
[11/21 16:38:31   1689s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2304.0M, EPOCH TIME: 1763723311.039896
[11/21 16:38:31   1689s] Reported timing to dir ./timingReports
[11/21 16:38:31   1689s] Total CPU time: 1.66 sec
[11/21 16:38:31   1689s] Total Real time: 6.0 sec
[11/21 16:38:31   1689s] Total Memory Usage: 2286.441406 Mbytes
[11/21 16:38:31   1689s] *** timeDesign #2 [finish] : cpu/real = 0:00:01.7/0:00:05.1 (0.3), totSession cpu/real = 0:28:09.5/3:44:34.6 (0.1), mem = 2286.4M
[11/21 16:38:31   1689s] 
[11/21 16:38:31   1689s] =============================================================================================
[11/21 16:38:31   1689s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[11/21 16:38:31   1689s] =============================================================================================
[11/21 16:38:31   1689s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 16:38:31   1689s] ---------------------------------------------------------------------------------------------
[11/21 16:38:31   1689s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:38:31   1689s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.6 % )     0:00:04.1 /  0:00:01.3    0.3
[11/21 16:38:31   1689s] [ TimingUpdate           ]      1   0:00:00.5  (  10.3 % )     0:00:03.9 /  0:00:01.2    0.3
[11/21 16:38:31   1689s] [ FullDelayCalc          ]      1   0:00:03.4  (  66.6 % )     0:00:03.4 /  0:00:01.0    0.3
[11/21 16:38:31   1689s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.3
[11/21 16:38:31   1689s] [ GenerateReports        ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[11/21 16:38:31   1689s] [ MISC                   ]          0:00:01.0  (  19.4 % )     0:00:01.0 /  0:00:00.3    0.3
[11/21 16:38:31   1689s] ---------------------------------------------------------------------------------------------
[11/21 16:38:31   1689s]  timeDesign #2 TOTAL                0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:01.7    0.3
[11/21 16:38:31   1689s] ---------------------------------------------------------------------------------------------
[11/21 16:38:31   1689s] 
[11/21 16:39:04   1692s] <CMD> getAnalysisMode -checkType -quiet
[11/21 16:39:09   1692s] <CMD> get_time_unit
[11/21 16:39:09   1692s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[11/21 16:39:09   1692s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:39:09   1692s] #################################################################################
[11/21 16:39:09   1692s] # Design Stage: PreRoute
[11/21 16:39:09   1692s] # Design Name: DTMF_CHIP
[11/21 16:39:09   1692s] # Design Mode: 180nm
[11/21 16:39:09   1692s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:39:09   1692s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:39:09   1692s] # Signoff Settings: SI Off 
[11/21 16:39:09   1692s] #################################################################################
[11/21 16:39:10   1692s] Calculate delays in BcWc mode...
[11/21 16:39:10   1692s] Topological Sorting (REAL = 0:00:00.0, MEM = 2290.5M, InitMEM = 2290.5M)
[11/21 16:39:10   1692s] Start delay calculation (fullDC) (1 T). (MEM=2290.55)
[11/21 16:39:10   1692s] *** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
[11/21 16:39:10   1692s] End AAE Lib Interpolated Model. (MEM=2302.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.62 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:39:10   1692s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:10   1692s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 16:39:10   1692s] To increase the message display limit, refer to the product command reference manual.
[11/21 16:39:11   1693s] Total number of fetched objects 6260
[11/21 16:39:11   1693s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:39:11   1693s] End delay calculation. (MEM=2349.76 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 16:39:11   1693s] End delay calculation (fullDC). (MEM=2349.76 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 16:39:11   1693s] *** CDM Built up (cpu=0:00:01.0  real=0:00:02.0  mem= 2349.8M) ***
[11/21 16:39:11   1693s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[11/21 16:39:11   1693s] Parsing file top.mtarpt...
[11/21 16:39:22   1694s] <CMD> getAnalysisMode -checkType -quiet
[11/21 16:39:26   1694s] <CMD> get_time_unit
[11/21 16:39:26   1694s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[11/21 16:39:26   1694s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:39:26   1694s] #################################################################################
[11/21 16:39:26   1694s] # Design Stage: PreRoute
[11/21 16:39:26   1694s] # Design Name: DTMF_CHIP
[11/21 16:39:26   1694s] # Design Mode: 180nm
[11/21 16:39:26   1694s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:39:26   1694s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:39:26   1694s] # Signoff Settings: SI Off 
[11/21 16:39:26   1694s] #################################################################################
[11/21 16:39:26   1695s] Calculate delays in BcWc mode...
[11/21 16:39:26   1695s] Topological Sorting (REAL = 0:00:00.0, MEM = 2338.2M, InitMEM = 2338.2M)
[11/21 16:39:26   1695s] Start delay calculation (fullDC) (1 T). (MEM=2338.24)
[11/21 16:39:26   1695s] End AAE Lib Interpolated Model. (MEM=2349.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:39:26   1695s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:39:26   1695s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 16:39:26   1695s] To increase the message display limit, refer to the product command reference manual.
[11/21 16:39:27   1695s] Total number of fetched objects 6260
[11/21 16:39:27   1696s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:39:27   1696s] End delay calculation. (MEM=2349.76 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 16:39:27   1696s] End delay calculation (fullDC). (MEM=2349.76 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 16:39:27   1696s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2349.8M) ***
[11/21 16:39:27   1696s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[11/21 16:39:27   1696s] Parsing file top.mtarpt...
[11/21 16:39:44   1697s] <CMD> zoomBox 210.02700 201.71950 1351.08950 1223.21400
[11/21 16:39:45   1697s] <CMD> zoomBox 530.28450 462.03050 1036.58050 915.27350
[11/21 16:39:46   1697s] <CMD> zoomBox 556.61450 497.59550 986.96600 882.85200
[11/21 16:39:46   1697s] <CMD> zoomBox 598.01850 553.52150 908.94750 831.86950
[11/21 16:40:01   1699s] <CMD> ctd_win -side none -id ctd_window
[11/21 16:40:05   1699s] 
[11/21 16:40:05   1699s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:40:06   1699s] Summary for sequential cells identification: 
[11/21 16:40:06   1699s]   Identified SBFF number: 116
[11/21 16:40:06   1699s]   Identified MBFF number: 0
[11/21 16:40:06   1699s]   Identified SB Latch number: 0
[11/21 16:40:06   1699s]   Identified MB Latch number: 0
[11/21 16:40:06   1699s]   Not identified SBFF number: 24
[11/21 16:40:06   1699s]   Not identified MBFF number: 0
[11/21 16:40:06   1699s]   Not identified SB Latch number: 0
[11/21 16:40:06   1699s]   Not identified MB Latch number: 0
[11/21 16:40:06   1699s]   Number of sequential cells which are not FFs: 38
[11/21 16:40:06   1699s]  Visiting view : dtmf_view_setup
[11/21 16:40:06   1699s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:40:06   1699s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:40:06   1699s]  Visiting view : dtmf_view_hold
[11/21 16:40:06   1699s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:40:06   1699s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:40:06   1699s] TLC MultiMap info (StdDelay):
[11/21 16:40:06   1699s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:40:06   1699s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:40:06   1699s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:40:06   1699s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:40:06   1699s]  Setting StdDelay to: 52.5ps
[11/21 16:40:06   1699s] 
[11/21 16:40:06   1699s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:40:50   1703s] <CMD> selectWire 852.9100 670.4600 853.1900 674.1000 4 DTMF_INST/RESULTS_CONV_INST/CTS_3
[11/21 16:40:50   1703s] <CMD> fit
[11/21 16:40:51   1703s] <CMD> zoomBox -404.63400 -191.83000 1781.28150 1765.03100
[11/21 16:40:51   1703s] <CMD> zoomBox -677.10450 -328.56400 1894.56100 1973.62550
[11/21 16:40:52   1703s] <CMD> zoomBox 23.82400 23.18350 1603.14900 1437.01650
[11/21 16:40:53   1703s] <CMD> zoomBox 472.08000 290.76950 1296.49850 1028.80000
[11/21 16:40:53   1703s] <CMD> zoomBox 600.52550 381.92450 1196.16850 915.15200
[11/21 16:40:54   1703s] <CMD> fit
[11/21 16:40:56   1703s] <CMD> zoomBox 108.00150 259.22600 1249.06300 1280.71950
[11/21 16:40:57   1703s] <CMD> zoomBox 395.88150 500.53700 991.52300 1033.76350
[11/21 16:40:58   1703s] <CMD> zoomBox 484.62050 572.59700 914.97200 957.85350
[11/21 16:41:22   1705s] <CMD> deselectAll
[11/21 16:41:22   1705s] <CMD> selectInst DTMF_INST/ULAW_LIN_CONV_INST/i_1
[11/21 16:41:24   1705s] <CMD> fit
[11/21 16:41:25   1706s] <CMD> zoomBox -15.83500 40.85150 1563.48900 1454.68350
[11/21 16:41:26   1706s] <CMD> deselectAll
[11/21 16:41:26   1706s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/i_6881
[11/21 16:41:27   1706s] <CMD> deselectAll
[11/21 16:41:27   1706s] <CMD> selectInst DTMF_INST/PLLCLK_INST
[11/21 16:41:28   1706s] <CMD> deselectAll
[11/21 16:41:28   1706s] <CMD> selectWire 935.2800 501.6850 943.2800 527.1850 2 VSS
[11/21 16:41:30   1706s] <CMD> deselectAll
[11/21 16:41:30   1706s] <CMD> selectInst IOPADS_INST/Pcornerlr
[11/21 16:41:32   1706s] <CMD> zoomBox 168.42800 230.21700 1309.48950 1251.71050
[11/21 16:41:32   1706s] <CMD> zoomBox 240.39000 304.17150 1210.29250 1172.44150
[11/21 16:41:51   1707s] <CMD> deselectAll
[11/21 16:41:51   1707s] <CMD> selectWire 763.8100 681.6600 766.0700 681.9400 3 {DTMF_INST/TDSP_CORE_INST/ar[4]}
[11/21 16:41:52   1707s] <CMD> fit
[11/21 16:41:53   1707s] <CMD> zoomBox 230.43300 131.22850 1371.49500 1152.72250
[11/21 16:41:53   1708s] <CMD> zoomBox 326.75150 180.60550 1296.65450 1048.87550
[11/21 16:41:54   1708s] <CMD> zoomBox 408.62250 222.57600 1233.04000 960.60550
[11/21 16:41:55   1708s] <CMD> zoomBox 495.63400 353.38900 1091.27650 886.61600
[11/21 16:41:57   1708s] <CMD> zoomBox 722.17850 707.07550 820.81000 654.67750
[11/21 16:42:01   1708s] <CMD> deselectAll
[11/21 16:42:01   1708s] <CMD> selectWire 335.8800 677.7600 1176.1800 678.5600 1 VDD
[11/21 16:42:01   1708s] <CMD> deselectAll
[11/21 16:42:01   1708s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_660
[11/21 16:42:02   1708s] <CMD> deselectAll
[11/21 16:42:02   1708s] <CMD> selectVia 773.0000 669.8500 773.3800 670.2300 2 DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/n_759
[11/21 16:42:03   1708s] <CMD> deselectAll
[11/21 16:42:03   1708s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/i_662
[11/21 16:42:04   1708s] <CMD> fit
[11/21 16:42:06   1708s] <CMD> deselectAll
[11/21 16:43:26   1716s] <CMD> selectObject Net DTMF_INST/CTS_3
[11/21 16:43:26   1716s] <CMD> zoomSelected
[11/21 16:43:29   1716s] <CMD> deselectObject Net DTMF_INST/CTS_3
[11/21 16:43:29   1716s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/21 16:43:29   1716s] <CMD> zoomSelected
[11/21 16:43:30   1716s] <CMD> deselectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/21 16:43:30   1716s] <CMD> selectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/21 16:43:30   1716s] <CMD> zoomSelected
[11/21 16:43:47   1718s] <CMD> deselectInst DTMF_INST/ARB_INST/ROM_512x16_0_INST
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/TDSP_CORE_MACH_INST/tdsp_state_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_8
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_9
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/ok_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_7
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_12
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_6
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_11
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_10
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_13
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_5
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_14
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_4
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_15
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_4
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_5
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_15
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_14
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PROG_BUS_MACH_INST/data_out_reg_13
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/state_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_6
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p1_reg_7
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/seen_quiet_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_7
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_5
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_4
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/out_p2_reg_6
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/low_mag_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/read_spi_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/top_buf_flag_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/write_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_flag_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/clear_flag_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/digit_clk_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/present_state_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/breq_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/as_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_7
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_5
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_4
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/DMA_INST/a_reg_6
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_4
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_15
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_5
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_6
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_8
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_7
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_9
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_14
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_6
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_13
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_5
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_4
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/dout_reg_7
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_12
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/gt_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_11
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_1
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_0
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/high_mag_reg_10
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/SPI_INST/dflag_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/ARB_INST/tdsp_grant_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/ARB_INST/dma_grant_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/ARB_INST/present_state_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_2
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/bus_request_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/as_reg
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_5
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_4
[11/21 16:43:47   1718s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_6
[11/21 16:43:47   1718s] <CMD> zoomSelected
[11/21 16:43:53   1719s] <CMD> getAnalysisMode -checkType -quiet
[11/21 16:43:56   1719s] <CMD> get_time_unit
[11/21 16:43:56   1719s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[11/21 16:43:56   1719s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:43:56   1719s] #################################################################################
[11/21 16:43:56   1719s] # Design Stage: PreRoute
[11/21 16:43:56   1719s] # Design Name: DTMF_CHIP
[11/21 16:43:56   1719s] # Design Mode: 180nm
[11/21 16:43:56   1719s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:43:56   1719s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:43:56   1719s] # Signoff Settings: SI Off 
[11/21 16:43:56   1719s] #################################################################################
[11/21 16:43:56   1719s] Calculate delays in BcWc mode...
[11/21 16:43:56   1719s] Topological Sorting (REAL = 0:00:00.0, MEM = 2306.4M, InitMEM = 2306.4M)
[11/21 16:43:56   1719s] Start delay calculation (fullDC) (1 T). (MEM=2306.43)
[11/21 16:43:56   1719s] End AAE Lib Interpolated Model. (MEM=2317.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.62 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/21 16:43:56   1720s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:43:56   1720s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 16:43:56   1720s] To increase the message display limit, refer to the product command reference manual.
[11/21 16:43:57   1720s] Total number of fetched objects 6260
[11/21 16:43:57   1720s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:43:57   1720s] End delay calculation. (MEM=2365.64 CPU=0:00:00.7 REAL=0:00:01.0)
[11/21 16:43:57   1720s] End delay calculation (fullDC). (MEM=2365.64 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 16:43:57   1720s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2365.6M) ***
[11/21 16:43:57   1720s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[11/21 16:43:57   1720s] Parsing file top.mtarpt...
[11/21 16:43:59   1721s] **WARN: (IMPSYC-123):	No wire on net tdigit_flag.
[11/21 16:44:05   1721s] **WARN: (IMPSYC-123):	No wire on net tdigit_flag.
[11/21 16:44:05   1721s] **WARN: (IMPSYC-123):	No wire on net tdigit[6].
[11/21 16:44:08   1721s] **WARN: (IMPSYC-123):	No wire on net tdigit_flag.
[11/21 16:44:08   1721s] **WARN: (IMPSYC-123):	No wire on net tdigit[6].
[11/21 16:44:08   1721s] **WARN: (IMPSYC-123):	No wire on net tdigit[5].
[11/21 16:44:10   1722s] **WARN: (IMPSYC-123):	No wire on net tdigit_flag.
[11/21 16:44:10   1722s] **WARN: (IMPSYC-123):	No wire on net tdigit[6].
[11/21 16:44:10   1722s] **WARN: (IMPSYC-123):	No wire on net tdigit[5].
[11/21 16:44:10   1722s] **WARN: (IMPSYC-123):	No wire on net tdigit[7].
[11/21 16:44:25   1723s] <CMD> analyze_paths_by_basic_path_group
[11/21 16:44:26   1723s] INFO(analyze_paths_by_basic_path_group):  examined 9 paths.
[11/21 16:44:26   1723s] INFO(analyze_paths_by_basic_path_group):  created 1 groups.
[11/21 16:44:34   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit_flag.
[11/21 16:44:34   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[6].
[11/21 16:44:34   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[5].
[11/21 16:44:34   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[7].
[11/21 16:44:34   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[4].
[11/21 16:44:35   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit_flag.
[11/21 16:44:35   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[6].
[11/21 16:44:35   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[5].
[11/21 16:44:35   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[7].
[11/21 16:44:35   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[4].
[11/21 16:44:35   1723s] **WARN: (IMPSYC-123):	No wire on net tdigit[0].
[11/21 16:44:38   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit_flag.
[11/21 16:44:38   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit[6].
[11/21 16:44:38   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit[5].
[11/21 16:44:38   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit[7].
[11/21 16:44:38   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit[4].
[11/21 16:44:38   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit[0].
[11/21 16:44:38   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit[3].
[11/21 16:44:39   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit_flag.
[11/21 16:44:39   1724s] **WARN: (IMPSYC-123):	No wire on net tdigit[6].
[11/21 16:44:39   1724s] **WARN: (EMS-27):	Message (IMPSYC-123) has exceeded the current message display limit of 20.
[11/21 16:44:39   1724s] To increase the message display limit, refer to the product command reference manual.
[11/21 16:44:46   1724s] <CMD> getAnalysisMode -checkType -quiet
[11/21 16:44:52   1725s] <CMD> get_time_unit
[11/21 16:44:52   1725s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[11/21 16:44:52   1725s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:44:52   1725s] #################################################################################
[11/21 16:44:52   1725s] # Design Stage: PreRoute
[11/21 16:44:52   1725s] # Design Name: DTMF_CHIP
[11/21 16:44:52   1725s] # Design Mode: 180nm
[11/21 16:44:52   1725s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:44:52   1725s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:44:52   1725s] # Signoff Settings: SI Off 
[11/21 16:44:52   1725s] #################################################################################
[11/21 16:44:52   1725s] Calculate delays in BcWc mode...
[11/21 16:44:52   1725s] Topological Sorting (REAL = 0:00:00.0, MEM = 2354.1M, InitMEM = 2354.1M)
[11/21 16:44:52   1725s] Start delay calculation (fullDC) (1 T). (MEM=2354.12)
[11/21 16:44:52   1725s] End AAE Lib Interpolated Model. (MEM=2365.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:44:52   1725s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:44:52   1725s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 16:44:52   1725s] To increase the message display limit, refer to the product command reference manual.
[11/21 16:44:53   1726s] Total number of fetched objects 6260
[11/21 16:44:53   1726s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:44:53   1726s] End delay calculation. (MEM=2370.16 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 16:44:53   1726s] End delay calculation (fullDC). (MEM=2370.16 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 16:44:53   1726s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 2370.2M) ***
[11/21 16:44:53   1726s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[11/21 16:44:53   1726s] Parsing file top.mtarpt...
[11/21 16:45:19   1729s] <CMD> analyze_paths_by_basic_path_group
[11/21 16:45:19   1729s] INFO(analyze_paths_by_basic_path_group):  examined 219 paths.
[11/21 16:45:19   1729s] INFO(analyze_paths_by_basic_path_group):  created 1 groups.
[11/21 16:45:48   1730s] <CMD> zoomBox 636.34250 745.49850 746.42850 691.42150
[11/21 16:45:50   1730s] <CMD> zoomBox 648.35600 686.49400 727.89350 757.69700
[11/21 16:45:50   1730s] <CMD> zoomBox 657.03550 699.00000 714.50200 750.44500
[11/21 16:45:50   1730s] <CMD> zoomBox 660.46950 703.80600 709.31650 747.53450
[11/21 16:45:51   1730s] <CMD> zoomBox 669.13800 716.85400 694.63700 739.68100
[11/21 16:45:54   1731s] <CMD> setLayerPreference node_net -isVisible 0
[11/21 16:45:56   1731s] <CMD> zoomBox 670.43950 718.93700 692.11350 738.34000
[11/21 16:45:56   1731s] <CMD> zoomBox 672.48550 722.21200 688.14550 736.23100
[11/21 16:45:58   1731s] <CMD> zoomBox 671.54550 720.70700 689.96900 737.20000
[11/21 16:45:58   1731s] <CMD> zoomBox 670.43950 718.93650 692.11400 738.34000
[11/21 16:46:00   1731s] <CMD> selectInst DTMF_INST/SPI_INST/i_277
[11/21 16:46:11   1732s] <CMD> deselectAll
[11/21 16:46:13   1732s] <CMD> panPage -1 0
[11/21 16:46:13   1732s] <CMD> panPage -1 0
[11/21 16:46:15   1732s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:46:17   1732s] <CMD> panPage 1 0
[11/21 16:46:17   1732s] <CMD> panPage 1 0
[11/21 16:46:18   1732s] <CMD> panPage 1 0
[11/21 16:46:18   1732s] <CMD> deselectAll
[11/21 16:46:18   1732s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
[11/21 16:46:20   1732s] <CMD> panPage -1 0
[11/21 16:46:21   1732s] <CMD> panPage -1 0
[11/21 16:46:22   1732s] <CMD> panPage -1 0
[11/21 16:46:23   1732s] <CMD> deselectAll
[11/21 16:46:23   1732s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/PORT_BUS_MACH_INST/i_988
[11/21 16:46:29   1732s] <CMD> deselectAll
[11/21 16:46:29   1732s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:46:51   1734s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:46:51   1734s] <CMD> selectInst DTMF_INST/TEST_CONTROL_INST/i_154
[11/21 16:47:15   1735s] <CMD> deselectInst DTMF_INST/TEST_CONTROL_INST/i_154
[11/21 16:47:15   1736s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
[11/21 16:47:20   1736s] <CMD> deselectAll
[11/21 16:47:20   1736s] <CMD> panPage 1 0
[11/21 16:47:21   1736s] <CMD> panPage 1 0
[11/21 16:47:24   1736s] <CMD> zoomBox 667.31700 716.89300 692.81650 739.72050
[11/21 16:47:25   1736s] <CMD> zoomBox 663.64400 714.48900 693.64300 741.34450
[11/21 16:47:25   1736s] <CMD> zoomBox 659.32250 711.66000 694.61550 743.25500
[11/21 16:47:25   1736s] <CMD> zoomBox 654.23800 708.33250 695.75950 745.50300
[11/21 16:47:31   1736s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_3
[11/21 16:47:39   1737s] <CMD> deselectAll
[11/21 16:47:39   1737s] <CMD> selectInst DTMF_INST/SPI_INST/i_277
[11/21 16:47:41   1737s] <CMD> panPage -1 0
[11/21 16:47:42   1737s] <CMD> panPage -1 0
[11/21 16:47:42   1737s] <CMD> panPage -1 0
[11/21 16:47:44   1737s] <CMD> panPage 1 0
[11/21 16:47:44   1737s] <CMD> panPage 1 0
[11/21 16:47:45   1737s] <CMD> panPage 1 0
[11/21 16:47:46   1737s] <CMD> zoomBox 644.60300 699.97650 702.07250 751.42400
[11/21 16:47:46   1737s] <CMD> zoomBox 622.78700 681.05750 716.36650 764.83100
[11/21 16:47:47   1737s] <CMD> zoomBox 571.01800 636.16100 750.28850 796.64650
[11/21 16:47:48   1737s] <CMD> zoomBox 551.78250 619.70850 762.68900 808.51500
[11/21 16:47:57   1738s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:48:13   1739s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:48:28   1741s] <CMD> getPreference InstFlightLine
[11/21 16:48:47   1742s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:48:56   1743s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:48:56   1743s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:48:57   1743s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:48:57   1743s] <CMD> selectObject Pin DTMF_INST/SPI_INST/spi_sr_reg_3/SE
[11/21 16:49:02   1743s] <CMD> deselectObject Pin DTMF_INST/SPI_INST/spi_sr_reg_3/SE
[11/21 16:49:02   1743s] <CMD> selectObject Net DTMF_INST/SPI_INST/CTS_1
[11/21 16:49:08   1743s] <CMD> deselectObject Net DTMF_INST/SPI_INST/CTS_1
[11/21 16:49:08   1743s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:49:09   1744s] <CMD> deselectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:49:09   1744s] <CMD> selectObject Pin DTMF_INST/SPI_INST/spi_sr_reg_3/CK
[11/21 16:49:58   1748s] <CMD> deselectAll
[11/21 16:49:58   1748s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/21 16:49:59   1748s] <CMD> deselectAll
[11/21 16:50:59   1754s] <CMD> fit
[11/21 16:51:05   1754s] <CMD> setLayerPreference node_net -isVisible 1
[11/21 16:51:06   1755s] <CMD> zoomBox 387.22750 350.94200 1211.64500 1088.97150
[11/21 16:52:06   1761s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/21 16:52:08   1761s] <CMD> deselectAll
[11/21 16:52:08   1761s] <CMD> selectWire 959.8300 676.6200 960.1100 736.2600 4 DTMF_INST/RESULTS_CONV_INST/n_2420
[11/21 16:52:15   1761s] <CMD> ctd_win -side none -id ctd_window
[11/21 16:53:23   1768s] <CMD> optDesign -postCTS -hold
[11/21 16:53:23   1768s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1440.4M, totSessionCpu=0:29:29 **
[11/21 16:53:24   1768s] *** optDesign #1 [begin] : totSession cpu/real = 0:29:28.7/3:59:27.7 (0.1), mem = 2329.3M
[11/21 16:53:24   1768s] Info: 1 threads available for lower-level modules during optimization.
[11/21 16:53:24   1768s] GigaOpt running with 1 threads.
[11/21 16:53:24   1768s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:28.7/3:59:27.7 (0.1), mem = 2329.3M
[11/21 16:53:24   1768s] **INFO: User settings:
[11/21 16:53:24   1768s] setDesignMode -process                            180
[11/21 16:53:24   1768s] setExtractRCMode -coupling_c_th                   3
[11/21 16:53:24   1768s] setExtractRCMode -engine                          preRoute
[11/21 16:53:24   1768s] setExtractRCMode -lefTechFileMap                  /home/shadab/shadab/FPR/work/preCTSopt.inn.dat/libs/misc/lefdef.layermap
[11/21 16:53:24   1768s] setExtractRCMode -relative_c_th                   0.03
[11/21 16:53:24   1768s] setExtractRCMode -total_c_th                      5
[11/21 16:53:24   1768s] setUsefulSkewMode -ecoRoute                       false
[11/21 16:53:24   1768s] setDelayCalMode -enable_high_fanout               true
[11/21 16:53:24   1768s] setDelayCalMode -engine                           aae
[11/21 16:53:24   1768s] setDelayCalMode -ignoreNetLoad                    false
[11/21 16:53:24   1768s] setDelayCalMode -socv_accuracy_mode               low
[11/21 16:53:24   1768s] setOptMode -activeSetupViews                      { dtmf_view_setup }
[11/21 16:53:24   1768s] setOptMode -autoSetupViews                        { dtmf_view_setup}
[11/21 16:53:24   1768s] setOptMode -autoTDGRSetupViews                    { dtmf_view_setup}
[11/21 16:53:24   1768s] setOptMode -drcMargin                             0
[11/21 16:53:24   1768s] setOptMode -fixDrc                                true
[11/21 16:53:24   1768s] setOptMode -optimizeFF                            true
[11/21 16:53:24   1768s] setOptMode -preserveAllSequential                 false
[11/21 16:53:24   1768s] setOptMode -setupTargetSlack                      0
[11/21 16:53:24   1768s] setAnalysisMode -analysisType                     bcwc
[11/21 16:53:24   1768s] setAnalysisMode -checkType                        setup
[11/21 16:53:24   1768s] setAnalysisMode -clkSrcPath                       true
[11/21 16:53:24   1768s] setAnalysisMode -clockPropagation                 sdcControl
[11/21 16:53:24   1768s] setAnalysisMode -skew                             true
[11/21 16:53:24   1768s] setAnalysisMode -usefulSkew                       true
[11/21 16:53:24   1768s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[11/21 16:53:24   1768s] setRouteMode -earlyGlobalMaxRouteLayer            4
[11/21 16:53:24   1768s] setRouteMode -earlyGlobalMinRouteLayer            2
[11/21 16:53:24   1768s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[11/21 16:53:24   1768s] 
[11/21 16:53:24   1768s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/21 16:53:24   1768s] Need call spDPlaceInit before registerPrioInstLoc.
[11/21 16:53:24   1768s] OPERPROF: Starting DPlace-Init at level 1, MEM:2329.3M, EPOCH TIME: 1763724204.624965
[11/21 16:53:24   1768s] Processing tracks to init pin-track alignment.
[11/21 16:53:24   1768s] z: 2, totalTracks: 1
[11/21 16:53:24   1768s] z: 4, totalTracks: 1
[11/21 16:53:24   1768s] z: 6, totalTracks: 1
[11/21 16:53:24   1768s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 16:53:24   1768s] All LLGs are deleted
[11/21 16:53:24   1768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:24   1768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:24   1768s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2329.3M, EPOCH TIME: 1763724204.872869
[11/21 16:53:24   1768s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.023, MEM:2329.3M, EPOCH TIME: 1763724204.895777
[11/21 16:53:24   1768s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2329.3M, EPOCH TIME: 1763724204.930083
[11/21 16:53:24   1768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:24   1768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:24   1768s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2329.3M, EPOCH TIME: 1763724204.956356
[11/21 16:53:24   1768s] Max number of tech site patterns supported in site array is 256.
[11/21 16:53:24   1768s] Core basic site is tsm3site
[11/21 16:53:24   1768s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2329.3M, EPOCH TIME: 1763724204.988342
[11/21 16:53:24   1768s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 16:53:24   1768s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 16:53:24   1768s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2329.3M, EPOCH TIME: 1763724204.988879
[11/21 16:53:25   1768s] Fast DP-INIT is on for default
[11/21 16:53:25   1768s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 16:53:25   1768s] Atter site array init, number of instance map data is 0.
[11/21 16:53:25   1768s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.078, MEM:2329.3M, EPOCH TIME: 1763724205.034683
[11/21 16:53:25   1768s] 
[11/21 16:53:25   1768s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:25   1768s] OPERPROF:     Starting CMU at level 3, MEM:2329.3M, EPOCH TIME: 1763724205.081668
[11/21 16:53:25   1768s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.048, MEM:2329.3M, EPOCH TIME: 1763724205.129204
[11/21 16:53:25   1768s] 
[11/21 16:53:25   1768s] Bad Lib Cell Checking (CMU) is done! (0)
[11/21 16:53:25   1768s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.208, MEM:2329.3M, EPOCH TIME: 1763724205.138174
[11/21 16:53:25   1768s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2329.3M, EPOCH TIME: 1763724205.138227
[11/21 16:53:25   1768s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.008, MEM:2329.3M, EPOCH TIME: 1763724205.145963
[11/21 16:53:25   1768s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2329.3MB).
[11/21 16:53:25   1768s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.529, MEM:2329.3M, EPOCH TIME: 1763724205.153596
[11/21 16:53:25   1768s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2329.3M, EPOCH TIME: 1763724205.153753
[11/21 16:53:25   1768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:25   1768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:25   1768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:25   1768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:25   1768s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.055, MEM:2329.3M, EPOCH TIME: 1763724205.208961
[11/21 16:53:25   1768s] 
[11/21 16:53:25   1768s] Creating Lib Analyzer ...
[11/21 16:53:25   1768s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 16:53:25   1768s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 16:53:25   1768s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 16:53:25   1768s] 
[11/21 16:53:25   1768s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 16:53:26   1769s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:30 mem=2351.3M
[11/21 16:53:26   1769s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:30 mem=2351.3M
[11/21 16:53:26   1769s] Creating Lib Analyzer, finished. 
[11/21 16:53:27   1769s] **optDesign ... cpu = 0:00:01, real = 0:00:04, mem = 1451.5M, totSessionCpu=0:29:30 **
[11/21 16:53:27   1769s] *** optDesign -postCTS ***
[11/21 16:53:27   1769s] DRC Margin: user margin 0.0
[11/21 16:53:27   1769s] Hold Target Slack: user slack 0
[11/21 16:53:27   1769s] Setup Target Slack: user slack 0;
[11/21 16:53:27   1769s] setUsefulSkewMode -ecoRoute false
[11/21 16:53:27   1769s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2351.3M, EPOCH TIME: 1763724207.430028
[11/21 16:53:27   1769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:27   1769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:27   1769s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2351.3M, EPOCH TIME: 1763724207.441941
[11/21 16:53:27   1769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:27   1769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:53:27   1769s] Deleting Lib Analyzer.
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] TimeStamp Deleting Cell Server End ...
[11/21 16:53:27   1769s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:53:27   1769s] Summary for sequential cells identification: 
[11/21 16:53:27   1769s]   Identified SBFF number: 116
[11/21 16:53:27   1769s]   Identified MBFF number: 0
[11/21 16:53:27   1769s]   Identified SB Latch number: 0
[11/21 16:53:27   1769s]   Identified MB Latch number: 0
[11/21 16:53:27   1769s]   Not identified SBFF number: 24
[11/21 16:53:27   1769s]   Not identified MBFF number: 0
[11/21 16:53:27   1769s]   Not identified SB Latch number: 0
[11/21 16:53:27   1769s]   Not identified MB Latch number: 0
[11/21 16:53:27   1769s]   Number of sequential cells which are not FFs: 38
[11/21 16:53:27   1769s]  Visiting view : dtmf_view_setup
[11/21 16:53:27   1769s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:53:27   1769s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:53:27   1769s]  Visiting view : dtmf_view_hold
[11/21 16:53:27   1769s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:53:27   1769s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:53:27   1769s] TLC MultiMap info (StdDelay):
[11/21 16:53:27   1769s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:53:27   1769s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:53:27   1769s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:53:27   1769s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:53:27   1769s]  Setting StdDelay to: 52.5ps
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] TimeStamp Deleting Cell Server End ...
[11/21 16:53:27   1769s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2351.3M, EPOCH TIME: 1763724207.710995
[11/21 16:53:27   1769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:27   1769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:27   1769s] All LLGs are deleted
[11/21 16:53:27   1769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:27   1769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:27   1769s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2351.3M, EPOCH TIME: 1763724207.711119
[11/21 16:53:27   1769s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2351.3M, EPOCH TIME: 1763724207.711167
[11/21 16:53:27   1769s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2345.3M, EPOCH TIME: 1763724207.711501
[11/21 16:53:27   1769s] Start to check current routing status for nets...
[11/21 16:53:27   1769s] All nets are already routed correctly.
[11/21 16:53:27   1769s] End to check current routing status for nets (mem=2345.3M)
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] Creating Lib Analyzer ...
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:53:27   1769s] Summary for sequential cells identification: 
[11/21 16:53:27   1769s]   Identified SBFF number: 116
[11/21 16:53:27   1769s]   Identified MBFF number: 0
[11/21 16:53:27   1769s]   Identified SB Latch number: 0
[11/21 16:53:27   1769s]   Identified MB Latch number: 0
[11/21 16:53:27   1769s]   Not identified SBFF number: 24
[11/21 16:53:27   1769s]   Not identified MBFF number: 0
[11/21 16:53:27   1769s]   Not identified SB Latch number: 0
[11/21 16:53:27   1769s]   Not identified MB Latch number: 0
[11/21 16:53:27   1769s]   Number of sequential cells which are not FFs: 38
[11/21 16:53:27   1769s]  Visiting view : dtmf_view_setup
[11/21 16:53:27   1769s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:53:27   1769s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:53:27   1769s]  Visiting view : dtmf_view_hold
[11/21 16:53:27   1769s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:53:27   1769s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:53:27   1769s] TLC MultiMap info (StdDelay):
[11/21 16:53:27   1769s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:53:27   1769s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:53:27   1769s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:53:27   1769s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:53:27   1769s]  Setting StdDelay to: 52.5ps
[11/21 16:53:27   1769s] 
[11/21 16:53:27   1769s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:53:27   1770s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 16:53:27   1770s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 16:53:27   1770s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 16:53:27   1770s] 
[11/21 16:53:27   1770s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 16:53:28   1771s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:31 mem=2353.3M
[11/21 16:53:28   1771s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:31 mem=2353.3M
[11/21 16:53:28   1771s] Creating Lib Analyzer, finished. 
[11/21 16:53:28   1771s] #optDebug: Start CG creation (mem=2382.0M)
[11/21 16:53:28   1771s]  ...initializing CG  maxDriveDist 2443.075500 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 244.307500 
[11/21 16:53:29   1771s] (cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s]  ...processing cgPrt (cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s]  ...processing cgEgp (cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s]  ...processing cgPbk (cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s]  ...processing cgNrb(cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s]  ...processing cgObs (cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s]  ...processing cgCon (cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s]  ...processing cgPdm (cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2463.2M)
[11/21 16:53:29   1771s] Compute RC Scale Done ...
[11/21 16:53:29   1771s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.7/0:00:05.4 (0.5), totSession cpu/real = 0:29:31.4/3:59:33.1 (0.1), mem = 2453.7M
[11/21 16:53:29   1771s] 
[11/21 16:53:29   1771s] =============================================================================================
[11/21 16:53:29   1771s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[11/21 16:53:29   1771s] =============================================================================================
[11/21 16:53:29   1771s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 16:53:29   1771s] ---------------------------------------------------------------------------------------------
[11/21 16:53:29   1771s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[11/21 16:53:29   1771s] [ LibAnalyzerInit        ]      2   0:00:02.7  (  51.0 % )     0:00:02.7 /  0:00:02.2    0.8
[11/21 16:53:29   1771s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:29   1771s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.1    0.7
[11/21 16:53:29   1771s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:29   1771s] [ MISC                   ]          0:00:02.4  (  44.1 % )     0:00:02.4 /  0:00:00.3    0.1
[11/21 16:53:29   1771s] ---------------------------------------------------------------------------------------------
[11/21 16:53:29   1771s]  InitOpt #1 TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:02.7    0.5
[11/21 16:53:29   1771s] ---------------------------------------------------------------------------------------------
[11/21 16:53:29   1771s] 
[11/21 16:53:29   1771s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 16:53:29   1771s] ### Creating PhyDesignMc. totSessionCpu=0:29:31 mem=2453.7M
[11/21 16:53:29   1771s] OPERPROF: Starting DPlace-Init at level 1, MEM:2453.7M, EPOCH TIME: 1763724209.639663
[11/21 16:53:29   1771s] Processing tracks to init pin-track alignment.
[11/21 16:53:29   1771s] z: 2, totalTracks: 1
[11/21 16:53:29   1771s] z: 4, totalTracks: 1
[11/21 16:53:29   1771s] z: 6, totalTracks: 1
[11/21 16:53:29   1771s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 16:53:29   1771s] All LLGs are deleted
[11/21 16:53:29   1771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:29   1771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:29   1771s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2453.7M, EPOCH TIME: 1763724209.643586
[11/21 16:53:29   1771s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2453.7M, EPOCH TIME: 1763724209.643824
[11/21 16:53:29   1771s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2453.7M, EPOCH TIME: 1763724209.645162
[11/21 16:53:29   1771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:29   1771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:29   1771s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2453.7M, EPOCH TIME: 1763724209.645409
[11/21 16:53:29   1771s] Max number of tech site patterns supported in site array is 256.
[11/21 16:53:29   1771s] Core basic site is tsm3site
[11/21 16:53:29   1771s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2453.7M, EPOCH TIME: 1763724209.652775
[11/21 16:53:29   1771s] After signature check, allow fast init is true, keep pre-filter is true.
[11/21 16:53:29   1771s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/21 16:53:29   1771s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2453.7M, EPOCH TIME: 1763724209.653288
[11/21 16:53:29   1771s] Fast DP-INIT is on for default
[11/21 16:53:29   1771s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/21 16:53:29   1771s] Atter site array init, number of instance map data is 0.
[11/21 16:53:29   1771s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2453.7M, EPOCH TIME: 1763724209.656125
[11/21 16:53:29   1771s] 
[11/21 16:53:29   1771s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:29   1771s] 
[11/21 16:53:29   1771s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 16:53:29   1771s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2453.7M, EPOCH TIME: 1763724209.658092
[11/21 16:53:29   1771s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2453.7M, EPOCH TIME: 1763724209.658147
[11/21 16:53:29   1771s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2453.7M, EPOCH TIME: 1763724209.658196
[11/21 16:53:29   1771s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2453.7MB).
[11/21 16:53:29   1771s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2453.7M, EPOCH TIME: 1763724209.658945
[11/21 16:53:29   1771s] TotalInstCnt at PhyDesignMc Initialization: 5647
[11/21 16:53:29   1771s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:31 mem=2453.7M
[11/21 16:53:29   1771s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2453.7M, EPOCH TIME: 1763724209.673674
[11/21 16:53:29   1771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:355).
[11/21 16:53:29   1771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:29   1771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:29   1771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:29   1771s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2397.7M, EPOCH TIME: 1763724209.683782
[11/21 16:53:29   1771s] TotalInstCnt at PhyDesignMc Destruction: 5647
[11/21 16:53:29   1771s] GigaOpt Hold Optimizer is used
[11/21 16:53:29   1771s] Deleting Lib Analyzer.
[11/21 16:53:29   1771s] End AAE Lib Interpolated Model. (MEM=2397.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:29   1771s] 
[11/21 16:53:29   1771s] Creating Lib Analyzer ...
[11/21 16:53:29   1771s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 16:53:29   1771s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 16:53:29   1771s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 16:53:29   1771s] 
[11/21 16:53:29   1771s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 16:53:30   1772s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:33 mem=2399.7M
[11/21 16:53:30   1772s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:33 mem=2399.7M
[11/21 16:53:30   1772s] Creating Lib Analyzer, finished. 
[11/21 16:53:30   1772s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:29:33 mem=2399.7M ***
[11/21 16:53:30   1772s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:32.5/3:59:34.5 (0.1), mem = 2399.7M
[11/21 16:53:31   1772s] Effort level <high> specified for reg2reg path_group
[11/21 16:53:31   1772s] Saving timing graph ...
[11/21 16:53:32   1773s] Done save timing graph
[11/21 16:53:32   1773s] 
[11/21 16:53:32   1773s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:53:32   1773s] Deleting Lib Analyzer.
[11/21 16:53:32   1773s] 
[11/21 16:53:32   1773s] TimeStamp Deleting Cell Server End ...
[11/21 16:53:32   1773s] Starting delay calculation for Hold views
[11/21 16:53:32   1773s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:53:32   1773s] #################################################################################
[11/21 16:53:32   1773s] # Design Stage: PreRoute
[11/21 16:53:32   1773s] # Design Name: DTMF_CHIP
[11/21 16:53:32   1773s] # Design Mode: 180nm
[11/21 16:53:32   1773s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:53:32   1773s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:53:32   1773s] # Signoff Settings: SI Off 
[11/21 16:53:32   1773s] #################################################################################
[11/21 16:53:32   1773s] Calculate delays in BcWc mode...
[11/21 16:53:32   1773s] Topological Sorting (REAL = 0:00:00.0, MEM = 2420.7M, InitMEM = 2420.7M)
[11/21 16:53:32   1773s] Start delay calculation (fullDC) (1 T). (MEM=2420.68)
[11/21 16:53:32   1773s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/21 16:53:32   1773s] End AAE Lib Interpolated Model. (MEM=2432.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net IOPADS_INST/FE_OFN1_n_7876, driver IOPADS_INST/FE_OFC1_n_7876/Y (cell INVXL) voltage 1.98 does not match receiver IOPADS_INST/Pscanout2op/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/21 16:53:32   1773s] Type 'man IMPMSMV-1810' for more detail.
[11/21 16:53:32   1773s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/21 16:53:32   1773s] To increase the message display limit, refer to the product command reference manual.
[11/21 16:53:33   1774s] Total number of fetched objects 6260
[11/21 16:53:33   1774s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:33   1774s] End delay calculation. (MEM=2435.27 CPU=0:00:00.7 REAL=0:00:01.0)
[11/21 16:53:33   1774s] End delay calculation (fullDC). (MEM=2435.27 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 16:53:33   1774s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2435.3M) ***
[11/21 16:53:33   1774s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:29:34 mem=2435.3M)
[11/21 16:53:33   1774s] 
[11/21 16:53:33   1774s] Active hold views:
[11/21 16:53:33   1774s]  dtmf_view_hold
[11/21 16:53:33   1774s]   Dominating endpoints: 0
[11/21 16:53:33   1774s]   Dominating TNS: -0.000
[11/21 16:53:33   1774s] 
[11/21 16:53:33   1774s] Done building cte hold timing graph (fixHold) cpu=0:00:01.9 real=0:00:03.0 totSessionCpu=0:29:34 mem=2466.5M ***
[11/21 16:53:34   1774s] Done building hold timer [4713 node(s), 5972 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.0 real=0:00:04.0 totSessionCpu=0:29:35 mem=2466.5M ***
[11/21 16:53:34   1774s] Restoring timing graph ...
[11/21 16:53:41   1775s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[11/21 16:53:41   1775s] Done restore timing graph
[11/21 16:53:42   1775s] Starting delay calculation for Setup views
[11/21 16:53:42   1775s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:53:42   1775s] #################################################################################
[11/21 16:53:42   1775s] # Design Stage: PreRoute
[11/21 16:53:42   1775s] # Design Name: DTMF_CHIP
[11/21 16:53:42   1775s] # Design Mode: 180nm
[11/21 16:53:42   1775s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:53:42   1775s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:53:42   1775s] # Signoff Settings: SI Off 
[11/21 16:53:42   1775s] #################################################################################
[11/21 16:53:42   1775s] Calculate delays in BcWc mode...
[11/21 16:53:42   1775s] Topological Sorting (REAL = 0:00:00.0, MEM = 2455.0M, InitMEM = 2455.0M)
[11/21 16:53:42   1775s] Start delay calculation (fullDC) (1 T). (MEM=2455.02)
[11/21 16:53:42   1775s] *** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
[11/21 16:53:42   1775s] End AAE Lib Interpolated Model. (MEM=2466.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:43   1776s] Total number of fetched objects 6260
[11/21 16:53:43   1776s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:43   1776s] End delay calculation. (MEM=2454.35 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 16:53:43   1776s] End delay calculation (fullDC). (MEM=2454.35 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 16:53:43   1776s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2454.3M) ***
[11/21 16:53:43   1776s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:29:37 mem=2454.3M)
[11/21 16:53:43   1776s] Done building cte setup timing graph (fixHold) cpu=0:00:04.0 real=0:00:13.0 totSessionCpu=0:29:37 mem=2454.3M ***
[11/21 16:53:43   1776s] *info: category slack lower bound [L 0.0] default
[11/21 16:53:43   1776s] *info: category slack lower bound [H 0.0] reg2reg 
[11/21 16:53:43   1776s] --------------------------------------------------- 
[11/21 16:53:43   1776s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/21 16:53:43   1776s] --------------------------------------------------- 
[11/21 16:53:43   1776s]          WNS    reg2regWNS
[11/21 16:53:43   1776s]     0.095 ns      2.708 ns
[11/21 16:53:43   1776s] --------------------------------------------------- 
[11/21 16:53:43   1776s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/21 16:53:43   1776s] 
[11/21 16:53:43   1776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:53:43   1776s] Summary for sequential cells identification: 
[11/21 16:53:43   1776s]   Identified SBFF number: 116
[11/21 16:53:43   1776s]   Identified MBFF number: 0
[11/21 16:53:43   1776s]   Identified SB Latch number: 0
[11/21 16:53:43   1776s]   Identified MB Latch number: 0
[11/21 16:53:43   1776s]   Not identified SBFF number: 24
[11/21 16:53:43   1776s]   Not identified MBFF number: 0
[11/21 16:53:43   1776s]   Not identified SB Latch number: 0
[11/21 16:53:43   1776s]   Not identified MB Latch number: 0
[11/21 16:53:43   1776s]   Number of sequential cells which are not FFs: 38
[11/21 16:53:43   1776s]  Visiting view : dtmf_view_setup
[11/21 16:53:43   1776s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:53:43   1776s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:53:43   1776s]  Visiting view : dtmf_view_hold
[11/21 16:53:43   1776s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:53:43   1776s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:53:43   1776s] TLC MultiMap info (StdDelay):
[11/21 16:53:43   1776s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:53:43   1776s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:53:43   1776s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:53:43   1776s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:53:43   1776s]  Setting StdDelay to: 52.5ps
[11/21 16:53:43   1776s] 
[11/21 16:53:43   1776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:53:43   1776s] 
[11/21 16:53:43   1776s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:53:43   1776s] 
[11/21 16:53:43   1776s] TimeStamp Deleting Cell Server End ...
[11/21 16:53:43   1776s] 
[11/21 16:53:43   1776s] Creating Lib Analyzer ...
[11/21 16:53:43   1776s] 
[11/21 16:53:43   1776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:53:43   1776s] Summary for sequential cells identification: 
[11/21 16:53:43   1776s]   Identified SBFF number: 116
[11/21 16:53:43   1776s]   Identified MBFF number: 0
[11/21 16:53:43   1776s]   Identified SB Latch number: 0
[11/21 16:53:43   1776s]   Identified MB Latch number: 0
[11/21 16:53:43   1776s]   Not identified SBFF number: 24
[11/21 16:53:43   1776s]   Not identified MBFF number: 0
[11/21 16:53:43   1776s]   Not identified SB Latch number: 0
[11/21 16:53:43   1776s]   Not identified MB Latch number: 0
[11/21 16:53:43   1776s]   Number of sequential cells which are not FFs: 38
[11/21 16:53:43   1776s]  Visiting view : dtmf_view_setup
[11/21 16:53:43   1776s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:53:43   1776s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:53:43   1776s]  Visiting view : dtmf_view_hold
[11/21 16:53:43   1776s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:53:43   1776s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:53:43   1776s] TLC MultiMap info (StdDelay):
[11/21 16:53:43   1776s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:53:43   1776s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:53:43   1776s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:53:43   1776s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:53:43   1776s]  Setting StdDelay to: 52.5ps
[11/21 16:53:43   1776s] 
[11/21 16:53:43   1776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:53:43   1776s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/21 16:53:43   1776s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/21 16:53:43   1776s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/21 16:53:43   1776s] 
[11/21 16:53:43   1776s] {RT dtmf_rc_corner 0 4 4 0}
[11/21 16:53:44   1777s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:38 mem=2470.4M
[11/21 16:53:44   1777s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:38 mem=2470.4M
[11/21 16:53:44   1777s] Creating Lib Analyzer, finished. 
[11/21 16:53:44   1777s] 
[11/21 16:53:44   1777s] *Info: minBufDelay = 112.9 ps, libStdDelay = 52.5 ps, minBufSize = 53222400 (4.0)
[11/21 16:53:44   1777s] *Info: worst delay setup view: dtmf_view_setup
[11/21 16:53:44   1777s] Footprint list for hold buffering (delay unit: ps)
[11/21 16:53:44   1777s] =================================================================
[11/21 16:53:44   1777s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[11/21 16:53:44   1777s] ------------------------------------------------------------------
[11/21 16:53:44   1777s] *Info:       60.1       2.14     20.02    4.0  17.22 BUFX3 (A,Y)
[11/21 16:53:44   1777s] *Info:       69.3       2.05     25.02    4.0  22.15 CLKBUFX3 (A,Y)
[11/21 16:53:44   1777s] *Info:       65.0       2.10     29.40    4.0  25.80 BUFX2 (A,Y)
[11/21 16:53:44   1777s] *Info:       66.9       2.09     37.22    4.0  33.89 CLKBUFX2 (A,Y)
[11/21 16:53:44   1777s] *Info:       70.2       2.10     58.49    4.0  52.03 BUFX1 (A,Y)
[11/21 16:53:44   1777s] *Info:       81.9       2.19     66.30    4.0  62.51 CLKBUFX1 (A,Y)
[11/21 16:53:44   1777s] *Info:       58.3       2.09     64.12    4.0  62.70 CLKBUFXL (A,Y)
[11/21 16:53:44   1777s] *Info:       77.2       2.13     73.19    4.0  71.83 BUFXL (A,Y)
[11/21 16:53:44   1777s] *Info:       58.9       2.14     14.39    5.0  12.92 BUFX4 (A,Y)
[11/21 16:53:44   1777s] *Info:       68.4       2.08     18.45    5.0  16.49 CLKBUFX4 (A,Y)
[11/21 16:53:44   1777s] *Info:      122.9       2.26     59.42    6.0  52.14 DLY1X1 (A,Y)
[11/21 16:53:44   1777s] *Info:      231.9       2.30     70.68    6.0  53.39 DLY2X1 (A,Y)
[11/21 16:53:44   1777s] *Info:       62.8       2.05      8.76    7.0   7.86 CLKBUFX8 (A,Y)
[11/21 16:53:44   1777s] *Info:      352.1       2.34     81.94    7.0  54.96 DLY3X1 (A,Y)
[11/21 16:53:44   1777s] *Info:      479.0       2.38     92.58    7.0  56.81 DLY4X1 (A,Y)
[11/21 16:53:44   1777s] *Info:       53.5       2.11      7.19    9.0   6.35 BUFX8 (A,Y)
[11/21 16:53:44   1777s] *Info:       53.9       2.11      4.69   10.0   4.23 BUFX12 (A,Y)
[11/21 16:53:44   1777s] *Info:       54.4       2.10      3.44   13.0   3.17 BUFX16 (A,Y)
[11/21 16:53:44   1777s] *Info:       53.6       2.11      3.13   16.0   2.54 BUFX20 (A,Y)
[11/21 16:53:44   1777s] *Info:       62.6       2.05      4.07   16.0   3.17 CLKBUFX12 (A,Y)
[11/21 16:53:44   1777s] *Info:       64.8       2.04      2.50   19.0   2.44 CLKBUFX16 (A,Y)
[11/21 16:53:44   1777s] *Info:       62.4       2.06      2.50   24.0   1.94 CLKBUFX20 (A,Y)
[11/21 16:53:44   1777s] =================================================================
[11/21 16:53:44   1777s] Hold Timer stdDelay = 25.1ps
[11/21 16:53:44   1777s]  Visiting view : dtmf_view_hold
[11/21 16:53:44   1777s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:53:44   1777s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:53:44   1777s] Hold Timer stdDelay = 25.1ps (dtmf_view_hold)
[11/21 16:53:44   1777s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2470.4M, EPOCH TIME: 1763724224.733221
[11/21 16:53:44   1777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:44   1777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:44   1777s] 
[11/21 16:53:44   1777s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:44   1777s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:2470.4M, EPOCH TIME: 1763724224.747369
[11/21 16:53:44   1777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:44   1777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:44   1777s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup
Hold views included:
 dtmf_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  2.708  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.986  | -1.986  |  4.553  |
|           TNS (ns):|-113.196 |-113.196 |  0.000  |
|    Violating Paths:|   72    |   72    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2458.4M, EPOCH TIME: 1763724224.826586
[11/21 16:53:44   1777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:44   1777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:44   1777s] 
[11/21 16:53:44   1777s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:44   1777s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2458.4M, EPOCH TIME: 1763724224.836819
[11/21 16:53:44   1777s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:44   1777s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:44   1777s] Density: 48.809%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:21, mem = 1592.7M, totSessionCpu=0:29:38 **
[11/21 16:53:44   1777s] *** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:05.4/0:00:13.9 (0.4), totSession cpu/real = 0:29:37.9/3:59:48.4 (0.1), mem = 2409.4M
[11/21 16:53:44   1777s] 
[11/21 16:53:44   1777s] =============================================================================================
[11/21 16:53:44   1777s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.15-s110_1
[11/21 16:53:44   1777s] =============================================================================================
[11/21 16:53:44   1777s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 16:53:44   1777s] ---------------------------------------------------------------------------------------------
[11/21 16:53:44   1777s] [ ViewPruning            ]      5   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    0.3
[11/21 16:53:44   1777s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/21 16:53:44   1777s] [ DrvReport              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/21 16:53:44   1777s] [ SlackTraversorInit     ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/21 16:53:44   1777s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:44   1777s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   7.4 % )     0:00:01.0 /  0:00:01.0    1.0
[11/21 16:53:44   1777s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:44   1777s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.7
[11/21 16:53:44   1777s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:44   1777s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    0.3
[11/21 16:53:44   1777s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[11/21 16:53:44   1777s] [ HoldTimerNodeList      ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.8
[11/21 16:53:44   1777s] [ TimingUpdate           ]     10   0:00:00.5  (   3.8 % )     0:00:02.4 /  0:00:02.3    1.0
[11/21 16:53:44   1777s] [ FullDelayCalc          ]      3   0:00:01.9  (  13.9 % )     0:00:01.9 /  0:00:01.9    1.0
[11/21 16:53:44   1777s] [ TimingReport           ]      2   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.0    0.1
[11/21 16:53:44   1777s] [ SaveTimingGraph        ]      1   0:00:00.7  (   5.0 % )     0:00:00.7 /  0:00:00.2    0.3
[11/21 16:53:44   1777s] [ RestoreTimingGraph     ]      1   0:00:01.3  (   9.0 % )     0:00:01.3 /  0:00:00.2    0.2
[11/21 16:53:44   1777s] [ MISC                   ]          0:00:07.5  (  53.7 % )     0:00:07.5 /  0:00:01.1    0.1
[11/21 16:53:44   1777s] ---------------------------------------------------------------------------------------------
[11/21 16:53:44   1777s]  BuildHoldData #1 TOTAL             0:00:13.9  ( 100.0 % )     0:00:13.9 /  0:00:05.4    0.4
[11/21 16:53:44   1777s] ---------------------------------------------------------------------------------------------
[11/21 16:53:44   1777s] 
[11/21 16:53:44   1777s] *** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:37.9/3:59:48.4 (0.1), mem = 2409.4M
[11/21 16:53:44   1777s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19838.13
[11/21 16:53:44   1777s] {MMLU 0 19 6033}
[11/21 16:53:44   1777s] ### Creating LA Mngr. totSessionCpu=0:29:38 mem=2409.4M
[11/21 16:53:44   1777s] ### Creating LA Mngr, finished. totSessionCpu=0:29:38 mem=2409.4M
[11/21 16:53:44   1777s] HoldSingleBuffer minRootGain=0.000
[11/21 16:53:44   1777s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 10080 dbu)
[11/21 16:53:44   1777s] HoldSingleBuffer minRootGain=0.000
[11/21 16:53:44   1777s] HoldSingleBuffer minRootGain=0.000
[11/21 16:53:44   1777s] HoldSingleBuffer minRootGain=0.000
[11/21 16:53:44   1777s] *info: Run optDesign holdfix with 1 thread.
[11/21 16:53:45   1777s] Info: 57 io nets excluded
[11/21 16:53:45   1777s] Info: 19 nets with fixed/cover wires excluded.
[11/21 16:53:45   1777s] Info: 18 clock nets excluded from IPO operation.
[11/21 16:53:45   1777s] --------------------------------------------------- 
[11/21 16:53:45   1777s]    Hold Timing Summary  - Initial 
[11/21 16:53:45   1777s] --------------------------------------------------- 
[11/21 16:53:45   1777s]  Target slack:       0.0000 ns
[11/21 16:53:45   1777s]  View: dtmf_view_hold 
[11/21 16:53:45   1777s]    WNS:      -1.9862
[11/21 16:53:45   1777s]    TNS:    -113.1960
[11/21 16:53:45   1777s]    VP :           72
[11/21 16:53:45   1777s]    Worst hold path end point: DTMF_INST/SPI_INST/dout_reg_7/D 
[11/21 16:53:45   1777s] --------------------------------------------------- 
[11/21 16:53:45   1778s] Info: Done creating the CCOpt slew target map.
[11/21 16:53:45   1778s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/21 16:53:45   1778s] ### Creating PhyDesignMc. totSessionCpu=0:29:38 mem=2467.6M
[11/21 16:53:45   1778s] OPERPROF: Starting DPlace-Init at level 1, MEM:2467.6M, EPOCH TIME: 1763724225.328804
[11/21 16:53:45   1778s] Processing tracks to init pin-track alignment.
[11/21 16:53:45   1778s] z: 2, totalTracks: 1
[11/21 16:53:45   1778s] z: 4, totalTracks: 1
[11/21 16:53:45   1778s] z: 6, totalTracks: 1
[11/21 16:53:45   1778s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/21 16:53:45   1778s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2467.6M, EPOCH TIME: 1763724225.339322
[11/21 16:53:45   1778s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:45   1778s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:45   1778s] 
[11/21 16:53:45   1778s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:45   1778s] 
[11/21 16:53:45   1778s]  Skipping Bad Lib Cell Checking (CMU) !
[11/21 16:53:45   1778s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2467.6M, EPOCH TIME: 1763724225.349734
[11/21 16:53:45   1778s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2467.6M, EPOCH TIME: 1763724225.349784
[11/21 16:53:45   1778s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2467.6M, EPOCH TIME: 1763724225.349822
[11/21 16:53:45   1778s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2467.6MB).
[11/21 16:53:45   1778s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.022, MEM:2467.6M, EPOCH TIME: 1763724225.350469
[11/21 16:53:45   1778s] TotalInstCnt at PhyDesignMc Initialization: 5647
[11/21 16:53:45   1778s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:38 mem=2468.6M
[11/21 16:53:45   1778s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2468.6M, EPOCH TIME: 1763724225.419567
[11/21 16:53:45   1778s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.013, MEM:2468.6M, EPOCH TIME: 1763724225.432626
[11/21 16:53:45   1778s] 
[11/21 16:53:45   1778s] *** Starting Core Fixing (fixHold) cpu=0:00:05.5 real=0:00:15.0 totSessionCpu=0:29:38 mem=2468.6M density=48.809% ***
[11/21 16:53:45   1778s] Optimizer Target Slack 0.000 StdDelay is 0.02510  
[11/21 16:53:45   1778s] ### Creating RouteCongInterface, started
[11/21 16:53:45   1778s] 
[11/21 16:53:45   1778s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[11/21 16:53:45   1778s] 
[11/21 16:53:45   1778s] #optDebug: {0, 0.900}
[11/21 16:53:45   1778s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.095  |  2.708  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Density: 48.809%
------------------------------------------------------------------
[11/21 16:53:45   1778s] *info: Hold Batch Commit is enabled
[11/21 16:53:45   1778s] *info: Levelized Batch Commit is enabled
[11/21 16:53:45   1778s] 
[11/21 16:53:45   1778s] Phase I ......
[11/21 16:53:45   1778s] Executing transform: ECO Safe Resize
[11/21 16:53:45   1778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/21 16:53:45   1778s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/21 16:53:45   1778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/21 16:53:45   1778s] Worst hold path end point:
[11/21 16:53:45   1778s]   DTMF_INST/SPI_INST/dout_reg_7/D
[11/21 16:53:45   1778s]     net: DTMF_INST/SPI_INST/spi_sr[7] (nrTerm=3)
[11/21 16:53:45   1778s] |   0|  -1.986|  -113.20|      72|          0|       0(     0)|   48.81%|   0:00:00.0|  2494.6M|
[11/21 16:53:45   1778s] Worst hold path end point:
[11/21 16:53:45   1778s]   DTMF_INST/SPI_INST/dout_reg_7/D
[11/21 16:53:45   1778s]     net: DTMF_INST/SPI_INST/spi_sr[7] (nrTerm=3)
[11/21 16:53:45   1778s] |   1|  -1.986|  -113.20|      72|          0|       0(     0)|   48.81%|   0:00:00.0|  2494.6M|
[11/21 16:53:45   1778s] 
[11/21 16:53:45   1778s] Capturing REF for hold ...
[11/21 16:53:45   1778s]    Hold Timing Snapshot: (REF)
[11/21 16:53:45   1778s]              All PG WNS: -1.986
[11/21 16:53:45   1778s]              All PG TNS: -113.196
[11/21 16:53:45   1778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/21 16:53:45   1778s] Executing transform: AddBuffer + LegalResize
[11/21 16:53:45   1778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/21 16:53:45   1778s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[11/21 16:53:45   1778s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/21 16:53:45   1778s] Worst hold path end point:
[11/21 16:53:45   1778s]   DTMF_INST/SPI_INST/dout_reg_7/D
[11/21 16:53:45   1778s]     net: DTMF_INST/SPI_INST/spi_sr[7] (nrTerm=3)
[11/21 16:53:45   1778s] |   0|  -1.986|  -113.20|      72|          0|       0(     0)|   48.81%|   0:00:00.0|  2494.6M|
[11/21 16:53:48   1780s] Worst hold path end point:
[11/21 16:53:48   1780s]   DTMF_INST/SPI_INST/dout_reg_7/D
[11/21 16:53:48   1780s]     net: DTMF_INST/SPI_INST/FE_PHN210_spi_sr_7 (nrTerm=2)
[11/21 16:53:48   1780s] |   1|  -1.455|   -77.55|     161|        143|       0(     0)|   50.05%|   0:00:03.0|  2542.9M|
[11/21 16:53:49   1781s] Worst hold path end point:
[11/21 16:53:49   1781s]   DTMF_INST/RESULTS_CONV_INST/gt_reg/D
[11/21 16:53:49   1781s]     net: DTMF_INST/RESULTS_CONV_INST/FE_PHN366_n_4172 (nrTerm=2)
[11/21 16:53:49   1781s] |   2|  -0.981|   -36.36|      70|        141|       0(     0)|   51.26%|   0:00:01.0|  2542.9M|
[11/21 16:53:50   1782s] Worst hold path end point:
[11/21 16:53:50   1782s]   DTMF_INST/RESULTS_CONV_INST/gt_reg/D
[11/21 16:53:50   1782s]     net: DTMF_INST/RESULTS_CONV_INST/FE_PHN366_n_4172 (nrTerm=2)
[11/21 16:53:50   1782s] |   3|  -0.729|    -7.67|      68|         89|       0(     0)|   51.99%|   0:00:01.0|  2542.9M|
[11/21 16:53:51   1782s] Worst hold path end point:
[11/21 16:53:51   1782s]   DTMF_INST/RESULTS_CONV_INST/gt_reg/D
[11/21 16:53:51   1782s]     net: DTMF_INST/RESULTS_CONV_INST/FE_PHN366_n_4172 (nrTerm=2)
[11/21 16:53:51   1782s] |   4|  -0.561|    -0.57|       2|         67|       0(     0)|   52.49%|   0:00:01.0|  2542.9M|
[11/21 16:53:51   1782s] Worst hold path end point:
[11/21 16:53:51   1782s]   DTMF_INST/RESULTS_CONV_INST/gt_reg/D
[11/21 16:53:51   1782s]     net: DTMF_INST/RESULTS_CONV_INST/FE_PHN366_n_4172 (nrTerm=2)
[11/21 16:53:51   1782s] |   5|  -0.028|    -0.03|       1|         12|       0(     0)|   52.57%|   0:00:00.0|  2542.9M|
[11/21 16:53:51   1782s] Worst hold path end point:
[11/21 16:53:51   1782s]   DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14/D
[11/21 16:53:51   1782s]     net: DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/n_4618 (nrTerm=2)
[11/21 16:53:51   1782s] |   6|   0.001|     0.00|       0|          2|       0(     0)|   52.58%|   0:00:00.0|  2542.9M|
[11/21 16:53:51   1782s] 
[11/21 16:53:51   1782s] Capturing REF for hold ...
[11/21 16:53:51   1782s]    Hold Timing Snapshot: (REF)
[11/21 16:53:51   1782s]              All PG WNS: 0.001
[11/21 16:53:51   1782s]              All PG TNS: 0.000
[11/21 16:53:51   1782s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[11/21 16:53:51   1782s] 
[11/21 16:53:51   1782s] *info:    Total 454 cells added for Phase I
[11/21 16:53:51   1782s] *info:        in which 0 is ripple commits (0.000%)
[11/21 16:53:51   1782s] --------------------------------------------------- 
[11/21 16:53:51   1782s]    Hold Timing Summary  - Phase I 
[11/21 16:53:51   1782s] --------------------------------------------------- 
[11/21 16:53:51   1782s]  Target slack:       0.0000 ns
[11/21 16:53:51   1782s]  View: dtmf_view_hold 
[11/21 16:53:51   1782s]    WNS:       0.0006
[11/21 16:53:51   1782s]    TNS:       0.0000
[11/21 16:53:51   1782s]    VP :            0
[11/21 16:53:51   1782s]    Worst hold path end point: DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14/D 
[11/21 16:53:51   1782s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Density: 52.584%
Routing Overflow: 0.14% H and 0.13% V
------------------------------------------------------------------
[11/21 16:53:51   1782s] 
[11/21 16:53:51   1782s] *** Finished Core Fixing (fixHold) cpu=0:00:10.4 real=0:00:21.0 totSessionCpu=0:29:43 mem=2552.9M density=52.584% ***
[11/21 16:53:51   1782s] 
[11/21 16:53:51   1782s] *info:
[11/21 16:53:51   1782s] *info: Added a total of 454 cells to fix/reduce hold violation
[11/21 16:53:51   1782s] *info:          in which 167 termBuffering
[11/21 16:53:51   1782s] *info:          in which 0 dummyBuffering
[11/21 16:53:51   1782s] *info:
[11/21 16:53:51   1782s] *info: Summary: 
[11/21 16:53:51   1782s] *info:           11 cells of type 'BUFX3' (4.0, 	17.218) used
[11/21 16:53:51   1782s] *info:            1 cell  of type 'BUFX8' (9.0, 	6.351) used
[11/21 16:53:51   1782s] *info:            4 cells of type 'BUFXL' (4.0, 	71.833) used
[11/21 16:53:51   1782s] *info:            8 cells of type 'CLKBUFX1' (4.0, 	62.509) used
[11/21 16:53:51   1782s] *info:            3 cells of type 'CLKBUFXL' (4.0, 	62.697) used
[11/21 16:53:51   1782s] *info:           19 cells of type 'DLY1X1' (6.0, 	52.140) used
[11/21 16:53:51   1782s] *info:           44 cells of type 'DLY2X1' (6.0, 	53.386) used
[11/21 16:53:51   1782s] *info:           36 cells of type 'DLY3X1' (7.0, 	54.957) used
[11/21 16:53:51   1782s] *info:          328 cells of type 'DLY4X1' (7.0, 	56.806) used
[11/21 16:53:51   1782s] 
[11/21 16:53:51   1782s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2552.9M, EPOCH TIME: 1763724231.660578
[11/21 16:53:51   1782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6437).
[11/21 16:53:51   1782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:51   1782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:51   1782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:51   1782s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.011, MEM:2539.9M, EPOCH TIME: 1763724231.671617
[11/21 16:53:51   1782s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2539.9M, EPOCH TIME: 1763724231.676790
[11/21 16:53:51   1782s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2539.9M, EPOCH TIME: 1763724231.676864
[11/21 16:53:51   1783s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2539.9M, EPOCH TIME: 1763724231.681965
[11/21 16:53:51   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:51   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:51   1783s] 
[11/21 16:53:51   1783s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:51   1783s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:2539.9M, EPOCH TIME: 1763724231.698236
[11/21 16:53:51   1783s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2539.9M, EPOCH TIME: 1763724231.698297
[11/21 16:53:51   1783s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2539.9M, EPOCH TIME: 1763724231.698339
[11/21 16:53:51   1783s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2539.9M, EPOCH TIME: 1763724231.699014
[11/21 16:53:51   1783s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2539.9M, EPOCH TIME: 1763724231.699136
[11/21 16:53:51   1783s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.022, MEM:2539.9M, EPOCH TIME: 1763724231.699226
[11/21 16:53:51   1783s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.034, MEM:2539.9M, EPOCH TIME: 1763724231.710315
[11/21 16:53:51   1783s] TDRefine: refinePlace mode is spiral
[11/21 16:53:51   1783s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19838.12
[11/21 16:53:51   1783s] OPERPROF: Starting RefinePlace at level 1, MEM:2539.9M, EPOCH TIME: 1763724231.725522
[11/21 16:53:51   1783s] *** Starting refinePlace (0:29:43 mem=2539.9M) ***
[11/21 16:53:51   1783s] Total net bbox length = 2.644e+05 (1.271e+05 1.373e+05) (ext = 2.836e+04)
[11/21 16:53:51   1783s] 
[11/21 16:53:51   1783s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:51   1783s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 16:53:51   1783s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2539.9M, EPOCH TIME: 1763724231.757170
[11/21 16:53:51   1783s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2539.9M, EPOCH TIME: 1763724231.757653
[11/21 16:53:51   1783s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 16:53:51   1783s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 16:53:51   1783s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2539.9M, EPOCH TIME: 1763724231.843455
[11/21 16:53:51   1783s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2539.9M, EPOCH TIME: 1763724231.843937
[11/21 16:53:51   1783s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2539.9M, EPOCH TIME: 1763724231.843981
[11/21 16:53:51   1783s] Starting refinePlace ...
[11/21 16:53:51   1783s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 16:53:51   1783s] One DDP V2 for no tweak run.
[11/21 16:53:51   1783s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 16:53:51   1783s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2539.9M, EPOCH TIME: 1763724231.906818
[11/21 16:53:51   1783s] DDP initSite1 nrRow 167 nrJob 167
[11/21 16:53:51   1783s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2539.9M, EPOCH TIME: 1763724231.906882
[11/21 16:53:51   1783s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2539.9M, EPOCH TIME: 1763724231.907063
[11/21 16:53:51   1783s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2539.9M, EPOCH TIME: 1763724231.907098
[11/21 16:53:51   1783s] DDP markSite nrRow 167 nrJob 167
[11/21 16:53:51   1783s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2539.9M, EPOCH TIME: 1763724231.907478
[11/21 16:53:51   1783s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2539.9M, EPOCH TIME: 1763724231.907513
[11/21 16:53:51   1783s]   Spread Effort: high, pre-route mode, useDDP on.
[11/21 16:53:51   1783s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2539.9MB) @(0:29:43 - 0:29:43).
[11/21 16:53:51   1783s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 16:53:51   1783s] wireLenOptFixPriorityInst 543 inst fixed
[11/21 16:53:51   1783s] 
[11/21 16:53:51   1783s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/21 16:53:52   1783s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/21 16:53:52   1783s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[11/21 16:53:52   1783s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/21 16:53:52   1783s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2539.9MB) @(0:29:43 - 0:29:43).
[11/21 16:53:52   1783s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/21 16:53:52   1783s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2539.9MB
[11/21 16:53:52   1783s] Statistics of distance of Instance movement in refine placement:
[11/21 16:53:52   1783s]   maximum (X+Y) =         0.00 um
[11/21 16:53:52   1783s]   mean    (X+Y) =         0.00 um
[11/21 16:53:52   1783s] Summary Report:
[11/21 16:53:52   1783s] Instances move: 0 (out of 6082 movable)
[11/21 16:53:52   1783s] Instances flipped: 0
[11/21 16:53:52   1783s] Mean displacement: 0.00 um
[11/21 16:53:52   1783s] Max displacement: 0.00 um 
[11/21 16:53:52   1783s] Total instances moved : 0
[11/21 16:53:52   1783s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.140, REAL:0.409, MEM:2539.9M, EPOCH TIME: 1763724232.252634
[11/21 16:53:52   1783s] Total net bbox length = 2.644e+05 (1.271e+05 1.373e+05) (ext = 2.836e+04)
[11/21 16:53:52   1783s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2539.9MB
[11/21 16:53:52   1783s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2539.9MB) @(0:29:43 - 0:29:43).
[11/21 16:53:52   1783s] *** Finished refinePlace (0:29:43 mem=2539.9M) ***
[11/21 16:53:52   1783s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19838.12
[11/21 16:53:52   1783s] OPERPROF: Finished RefinePlace at level 1, CPU:0.150, REAL:0.529, MEM:2539.9M, EPOCH TIME: 1763724232.254297
[11/21 16:53:52   1783s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2539.9M, EPOCH TIME: 1763724232.271564
[11/21 16:53:52   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:6269).
[11/21 16:53:52   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2539.9M, EPOCH TIME: 1763724232.281817
[11/21 16:53:52   1783s] *** maximum move = 0.00 um ***
[11/21 16:53:52   1783s] *** Finished re-routing un-routed nets (2539.9M) ***
[11/21 16:53:52   1783s] OPERPROF: Starting DPlace-Init at level 1, MEM:2539.9M, EPOCH TIME: 1763724232.296748
[11/21 16:53:52   1783s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2539.9M, EPOCH TIME: 1763724232.301799
[11/21 16:53:52   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:52   1783s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2539.9M, EPOCH TIME: 1763724232.312264
[11/21 16:53:52   1783s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2539.9M, EPOCH TIME: 1763724232.312331
[11/21 16:53:52   1783s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2539.9M, EPOCH TIME: 1763724232.312386
[11/21 16:53:52   1783s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2539.9M, EPOCH TIME: 1763724232.313201
[11/21 16:53:52   1783s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2539.9M, EPOCH TIME: 1763724232.313323
[11/21 16:53:52   1783s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:2539.9M, EPOCH TIME: 1763724232.313388
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2539.9M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Density: 52.584%
Routing Overflow: 0.14% H and 0.13% V
------------------------------------------------------------------
[11/21 16:53:52   1783s] *** Finish Post CTS Hold Fixing (cpu=0:00:10.7 real=0:00:22.0 totSessionCpu=0:29:43 mem=2549.9M density=52.584%) ***
[11/21 16:53:52   1783s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19838.13
[11/21 16:53:52   1783s] **INFO: total 1020 insts, 1065 nets marked don't touch
[11/21 16:53:52   1783s] **INFO: total 1020 insts, 1065 nets marked don't touch DB property
[11/21 16:53:52   1783s] **INFO: total 1020 insts, 1065 nets unmarked don't touch

[11/21 16:53:52   1783s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2530.8M, EPOCH TIME: 1763724232.438024
[11/21 16:53:52   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:355).
[11/21 16:53:52   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.023, MEM:2454.8M, EPOCH TIME: 1763724232.460827
[11/21 16:53:52   1783s] TotalInstCnt at PhyDesignMc Destruction: 6101
[11/21 16:53:52   1783s] *** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:05.4/0:00:07.6 (0.7), totSession cpu/real = 0:29:43.3/3:59:56.0 (0.1), mem = 2454.8M
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] =============================================================================================
[11/21 16:53:52   1783s]  Step TAT Report : HoldOpt #1 / optDesign #1                                    21.15-s110_1
[11/21 16:53:52   1783s] =============================================================================================
[11/21 16:53:52   1783s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 16:53:52   1783s] ---------------------------------------------------------------------------------------------
[11/21 16:53:52   1783s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[11/21 16:53:52   1783s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/21 16:53:52   1783s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:52   1783s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.6
[11/21 16:53:52   1783s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[11/21 16:53:52   1783s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.4
[11/21 16:53:52   1783s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:52   1783s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:06.0 /  0:00:04.8    0.8
[11/21 16:53:52   1783s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.3 % )     0:00:06.0 /  0:00:04.8    0.8
[11/21 16:53:52   1783s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:52   1783s] [ OptEval                ]      7   0:00:03.6  (  47.1 % )     0:00:03.6 /  0:00:02.7    0.8
[11/21 16:53:52   1783s] [ OptCommit              ]      7   0:00:00.1  (   1.8 % )     0:00:02.3 /  0:00:01.9    0.8
[11/21 16:53:52   1783s] [ PostCommitDelayUpdate  ]     14   0:00:00.1  (   0.9 % )     0:00:00.5 /  0:00:00.5    0.9
[11/21 16:53:52   1783s] [ IncrDelayCalc          ]     72   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:00.4    1.0
[11/21 16:53:52   1783s] [ HoldReEval             ]     14   0:00:01.1  (  14.6 % )     0:00:01.1 /  0:00:01.1    1.0
[11/21 16:53:52   1783s] [ HoldCollectNode        ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[11/21 16:53:52   1783s] [ HoldSortNodeList       ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:52   1783s] [ HoldBottleneckCount    ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.6
[11/21 16:53:52   1783s] [ HoldCacheNodeWeight    ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[11/21 16:53:52   1783s] [ HoldBuildSlackGraph    ]      7   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/21 16:53:52   1783s] [ HoldDBCommit           ]     14   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:00.1    0.3
[11/21 16:53:52   1783s] [ HoldTimerCalcSummary   ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:52   1783s] [ RefinePlace            ]      1   0:00:00.7  (   9.2 % )     0:00:00.7 /  0:00:00.3    0.4
[11/21 16:53:52   1783s] [ TimingUpdate           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/21 16:53:52   1783s] [ TimingReport           ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.5
[11/21 16:53:52   1783s] [ IncrTimingUpdate       ]     21   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.8
[11/21 16:53:52   1783s] [ MISC                   ]          0:00:00.6  (   8.1 % )     0:00:00.6 /  0:00:00.1    0.2
[11/21 16:53:52   1783s] ---------------------------------------------------------------------------------------------
[11/21 16:53:52   1783s]  HoldOpt #1 TOTAL                   0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:05.4    0.7
[11/21 16:53:52   1783s] ---------------------------------------------------------------------------------------------
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2454.8M, EPOCH TIME: 1763724232.475089
[11/21 16:53:52   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:52   1783s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2454.8M, EPOCH TIME: 1763724232.485585
[11/21 16:53:52   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:52   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:52   1783s] *** Steiner Routed Nets: 11.578%; Threshold: 100; Threshold for Hold: 100
[11/21 16:53:52   1783s] ### Creating LA Mngr. totSessionCpu=0:29:43 mem=2454.8M
[11/21 16:53:52   1783s] ### Creating LA Mngr, finished. totSessionCpu=0:29:43 mem=2454.8M
[11/21 16:53:52   1783s] Re-routed 0 nets
[11/21 16:53:52   1783s] GigaOpt_HOLD: Recover setup timing after hold fixing
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:53:52   1783s] Deleting Lib Analyzer.
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] TimeStamp Deleting Cell Server End ...
[11/21 16:53:52   1783s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:53:52   1783s] Summary for sequential cells identification: 
[11/21 16:53:52   1783s]   Identified SBFF number: 116
[11/21 16:53:52   1783s]   Identified MBFF number: 0
[11/21 16:53:52   1783s]   Identified SB Latch number: 0
[11/21 16:53:52   1783s]   Identified MB Latch number: 0
[11/21 16:53:52   1783s]   Not identified SBFF number: 24
[11/21 16:53:52   1783s]   Not identified MBFF number: 0
[11/21 16:53:52   1783s]   Not identified SB Latch number: 0
[11/21 16:53:52   1783s]   Not identified MB Latch number: 0
[11/21 16:53:52   1783s]   Number of sequential cells which are not FFs: 38
[11/21 16:53:52   1783s]  Visiting view : dtmf_view_setup
[11/21 16:53:52   1783s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:53:52   1783s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:53:52   1783s]  Visiting view : dtmf_view_hold
[11/21 16:53:52   1783s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:53:52   1783s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:53:52   1783s] TLC MultiMap info (StdDelay):
[11/21 16:53:52   1783s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:53:52   1783s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:53:52   1783s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:53:52   1783s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:53:52   1783s]  Setting StdDelay to: 52.5ps
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] TimeStamp Deleting Cell Server End ...
[11/21 16:53:52   1783s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[11/21 16:53:52   1783s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:53:52   1783s] Summary for sequential cells identification: 
[11/21 16:53:52   1783s]   Identified SBFF number: 116
[11/21 16:53:52   1783s]   Identified MBFF number: 0
[11/21 16:53:52   1783s]   Identified SB Latch number: 0
[11/21 16:53:52   1783s]   Identified MB Latch number: 0
[11/21 16:53:52   1783s]   Not identified SBFF number: 24
[11/21 16:53:52   1783s]   Not identified MBFF number: 0
[11/21 16:53:52   1783s]   Not identified SB Latch number: 0
[11/21 16:53:52   1783s]   Not identified MB Latch number: 0
[11/21 16:53:52   1783s]   Number of sequential cells which are not FFs: 38
[11/21 16:53:52   1783s]  Visiting view : dtmf_view_setup
[11/21 16:53:52   1783s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:53:52   1783s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:53:52   1783s]  Visiting view : dtmf_view_hold
[11/21 16:53:52   1783s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:53:52   1783s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:53:52   1783s] TLC MultiMap info (StdDelay):
[11/21 16:53:52   1783s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:53:52   1783s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:53:52   1783s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:53:52   1783s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:53:52   1783s]  Setting StdDelay to: 52.5ps
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:53:52   1783s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[11/21 16:53:52   1783s] GigaOpt: WNS bump threshold: 0.02625
[11/21 16:53:52   1783s] GigaOpt: Skipping postEco optimization
[11/21 16:53:52   1783s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[11/21 16:53:52   1783s] GigaOpt: Skipping nonLegal postEco optimization
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] Active setup views:
[11/21 16:53:52   1783s]  dtmf_view_setup
[11/21 16:53:52   1783s]   Dominating endpoints: 0
[11/21 16:53:52   1783s]   Dominating TNS: -0.000
[11/21 16:53:52   1783s] 
[11/21 16:53:52   1783s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2490.98 MB )
[11/21 16:53:53   1783s] (I)      ==================== Layers =====================
[11/21 16:53:53   1783s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 16:53:53   1783s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/21 16:53:53   1783s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 16:53:53   1783s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/21 16:53:53   1783s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/21 16:53:53   1783s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/21 16:53:53   1783s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/21 16:53:53   1783s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/21 16:53:53   1783s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/21 16:53:53   1783s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/21 16:53:53   1783s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/21 16:53:53   1783s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/21 16:53:53   1783s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/21 16:53:53   1783s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/21 16:53:53   1783s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 16:53:53   1783s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/21 16:53:53   1783s] (I)      +-----+----+---------+---------+--------+-------+
[11/21 16:53:53   1783s] (I)      Started Import and model ( Curr Mem: 2490.98 MB )
[11/21 16:53:53   1783s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/21 16:53:53   1783s] (I)      == Non-default Options ==
[11/21 16:53:53   1783s] (I)      Build term to term wires                           : false
[11/21 16:53:53   1783s] (I)      Maximum routing layer                              : 4
[11/21 16:53:53   1783s] (I)      Number of threads                                  : 1
[11/21 16:53:53   1783s] (I)      Method to set GCell size                           : row
[11/21 16:53:53   1783s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/21 16:53:53   1783s] (I)      Use row-based GCell size
[11/21 16:53:53   1783s] (I)      Use row-based GCell align
[11/21 16:53:53   1783s] (I)      layer 0 area = 0
[11/21 16:53:53   1783s] (I)      layer 1 area = 0
[11/21 16:53:53   1783s] (I)      layer 2 area = 0
[11/21 16:53:53   1783s] (I)      layer 3 area = 0
[11/21 16:53:53   1783s] (I)      GCell unit size   : 10080
[11/21 16:53:53   1783s] (I)      GCell multiplier  : 1
[11/21 16:53:53   1783s] (I)      GCell row height  : 10080
[11/21 16:53:53   1783s] (I)      Actual row height : 10080
[11/21 16:53:53   1783s] (I)      GCell align ref   : 670560 670880
[11/21 16:53:53   1783s] [NR-eGR] Track table information for default rule: 
[11/21 16:53:53   1783s] [NR-eGR] Metal1 has single uniform track structure
[11/21 16:53:53   1783s] [NR-eGR] Metal2 has single uniform track structure
[11/21 16:53:53   1783s] [NR-eGR] Metal3 has single uniform track structure
[11/21 16:53:53   1783s] [NR-eGR] Metal4 has single uniform track structure
[11/21 16:53:53   1783s] [NR-eGR] Metal5 has single uniform track structure
[11/21 16:53:53   1783s] [NR-eGR] Metal6 has single uniform track structure
[11/21 16:53:53   1783s] (I)      ================ Default via ================
[11/21 16:53:53   1783s] (I)      +---+------------------+--------------------+
[11/21 16:53:53   1783s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/21 16:53:53   1783s] (I)      +---+------------------+--------------------+
[11/21 16:53:53   1783s] (I)      | 1 |    8  V12_VH     |   11  V12_1x2_HV_N |
[11/21 16:53:53   1783s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/21 16:53:53   1783s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/21 16:53:53   1783s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/21 16:53:53   1783s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/21 16:53:53   1783s] (I)      +---+------------------+--------------------+
[11/21 16:53:53   1783s] [NR-eGR] Read 3049 PG shapes
[11/21 16:53:53   1783s] [NR-eGR] Read 0 clock shapes
[11/21 16:53:53   1783s] [NR-eGR] Read 0 other shapes
[11/21 16:53:53   1783s] [NR-eGR] #Routing Blockages  : 0
[11/21 16:53:53   1783s] [NR-eGR] #Instance Blockages : 2667
[11/21 16:53:53   1783s] [NR-eGR] #PG Blockages       : 3049
[11/21 16:53:53   1783s] [NR-eGR] #Halo Blockages     : 0
[11/21 16:53:53   1783s] [NR-eGR] #Boundary Blockages : 0
[11/21 16:53:53   1783s] [NR-eGR] #Clock Blockages    : 0
[11/21 16:53:53   1783s] [NR-eGR] #Other Blockages    : 0
[11/21 16:53:53   1783s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/21 16:53:53   1783s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 1601
[11/21 16:53:53   1783s] [NR-eGR] Read 6469 nets ( ignored 19 )
[11/21 16:53:53   1783s] (I)      early_global_route_priority property id does not exist.
[11/21 16:53:53   1783s] (I)      Read Num Blocks=5716  Num Prerouted Wires=1601  Num CS=0
[11/21 16:53:53   1783s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 633
[11/21 16:53:53   1783s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 812
[11/21 16:53:53   1783s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 156
[11/21 16:53:53   1783s] (I)      Number of ignored nets                =     19
[11/21 16:53:53   1783s] (I)      Number of connected nets              =      0
[11/21 16:53:53   1783s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/21 16:53:53   1783s] (I)      Number of clock nets                  =     19.  Ignored: No
[11/21 16:53:53   1783s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/21 16:53:53   1783s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/21 16:53:53   1783s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/21 16:53:53   1783s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/21 16:53:53   1783s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/21 16:53:53   1783s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/21 16:53:53   1783s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/21 16:53:53   1783s] (I)      Ndr track 0 does not exist
[11/21 16:53:53   1783s] (I)      ---------------------Grid Graph Info--------------------
[11/21 16:53:53   1783s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/21 16:53:53   1783s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/21 16:53:53   1783s] (I)      Site width          :  1320  (dbu)
[11/21 16:53:53   1783s] (I)      Row height          : 10080  (dbu)
[11/21 16:53:53   1783s] (I)      GCell row height    : 10080  (dbu)
[11/21 16:53:53   1783s] (I)      GCell width         : 10080  (dbu)
[11/21 16:53:53   1783s] (I)      GCell height        : 10080  (dbu)
[11/21 16:53:53   1783s] (I)      Grid                :   300   300     4
[11/21 16:53:53   1783s] (I)      Layer numbers       :     1     2     3     4
[11/21 16:53:53   1783s] (I)      Vertical capacity   :     0 10080     0 10080
[11/21 16:53:53   1783s] (I)      Horizontal capacity :     0     0 10080     0
[11/21 16:53:53   1783s] (I)      Default wire width  :   460   560   560   560
[11/21 16:53:53   1783s] (I)      Default wire space  :   460   560   560   560
[11/21 16:53:53   1783s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/21 16:53:53   1783s] (I)      Default pitch size  :   920  1320  1120  1320
[11/21 16:53:53   1783s] (I)      First track coord   :   560   660   560   660
[11/21 16:53:53   1783s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64
[11/21 16:53:53   1783s] (I)      Total num of tracks :  2700  2291  2700  2291
[11/21 16:53:53   1783s] (I)      Num of masks        :     1     1     1     1
[11/21 16:53:53   1783s] (I)      Num of trim masks   :     0     0     0     0
[11/21 16:53:53   1783s] (I)      --------------------------------------------------------
[11/21 16:53:53   1783s] 
[11/21 16:53:53   1783s] [NR-eGR] ============ Routing rule table ============
[11/21 16:53:53   1783s] [NR-eGR] Rule id: 0  Nets: 6393
[11/21 16:53:53   1783s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/21 16:53:53   1783s] (I)                    Layer     2     3     4 
[11/21 16:53:53   1783s] (I)                    Pitch  1320  1120  1320 
[11/21 16:53:53   1783s] (I)             #Used tracks     1     1     1 
[11/21 16:53:53   1783s] (I)       #Fully used tracks     1     1     1 
[11/21 16:53:53   1783s] [NR-eGR] ========================================
[11/21 16:53:53   1783s] [NR-eGR] 
[11/21 16:53:53   1783s] (I)      =============== Blocked Tracks ===============
[11/21 16:53:53   1783s] (I)      +-------+---------+----------+---------------+
[11/21 16:53:53   1783s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/21 16:53:53   1783s] (I)      +-------+---------+----------+---------------+
[11/21 16:53:53   1783s] (I)      |     1 |       0 |        0 |         0.00% |
[11/21 16:53:53   1783s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/21 16:53:53   1783s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/21 16:53:53   1783s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/21 16:53:53   1783s] (I)      +-------+---------+----------+---------------+
[11/21 16:53:53   1783s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.21 sec, Curr Mem: 2490.98 MB )
[11/21 16:53:53   1783s] (I)      Reset routing kernel
[11/21 16:53:53   1783s] (I)      Started Global Routing ( Curr Mem: 2490.98 MB )
[11/21 16:53:53   1783s] (I)      totalPins=22723  totalGlobalPin=21419 (94.26%)
[11/21 16:53:53   1783s] (I)      total 2D Cap : 971011 = (354314 H, 616697 V)
[11/21 16:53:53   1783s] [NR-eGR] Layer group 1: route 6393 net(s) in layer range [2, 4]
[11/21 16:53:53   1783s] (I)      
[11/21 16:53:53   1783s] (I)      ============  Phase 1a Route ============
[11/21 16:53:53   1783s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 54
[11/21 16:53:53   1783s] (I)      Usage: 59001 = (29002 H, 29999 V) = (8.19% H, 4.86% V) = (1.462e+05um H, 1.512e+05um V)
[11/21 16:53:53   1783s] (I)      
[11/21 16:53:53   1783s] (I)      ============  Phase 1b Route ============
[11/21 16:53:53   1783s] (I)      Usage: 59016 = (29005 H, 30011 V) = (8.19% H, 4.87% V) = (1.462e+05um H, 1.513e+05um V)
[11/21 16:53:53   1783s] (I)      Overflow of layer group 1: 0.19% H + 0.46% V. EstWL: 2.974406e+05um
[11/21 16:53:53   1783s] (I)      Congestion metric : 0.19%H 0.46%V, 0.65%HV
[11/21 16:53:53   1783s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/21 16:53:53   1783s] (I)      
[11/21 16:53:53   1783s] (I)      ============  Phase 1c Route ============
[11/21 16:53:53   1783s] (I)      Level2 Grid: 60 x 60
[11/21 16:53:53   1783s] (I)      Usage: 60891 = (30818 H, 30073 V) = (8.70% H, 4.88% V) = (1.553e+05um H, 1.516e+05um V)
[11/21 16:53:53   1783s] (I)      
[11/21 16:53:53   1783s] (I)      ============  Phase 1d Route ============
[11/21 16:53:53   1783s] (I)      Usage: 60881 = (30806 H, 30075 V) = (8.69% H, 4.88% V) = (1.553e+05um H, 1.516e+05um V)
[11/21 16:53:53   1783s] (I)      
[11/21 16:53:53   1783s] (I)      ============  Phase 1e Route ============
[11/21 16:53:53   1783s] (I)      Usage: 60881 = (30806 H, 30075 V) = (8.69% H, 4.88% V) = (1.553e+05um H, 1.516e+05um V)
[11/21 16:53:53   1783s] [NR-eGR] Early Global Route overflow of layer group 1: 0.21% H + 0.16% V. EstWL: 3.068402e+05um
[11/21 16:53:53   1783s] (I)      
[11/21 16:53:53   1783s] (I)      ============  Phase 1l Route ============
[11/21 16:53:53   1783s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/21 16:53:53   1783s] (I)      Layer  2:     316851     28898       186      335633      349348    (49.00%) 
[11/21 16:53:53   1783s] (I)      Layer  3:     355620     34520       179      414684      392616    (51.37%) 
[11/21 16:53:53   1783s] (I)      Layer  4:     300731     13731        27      346324      338657    (50.56%) 
[11/21 16:53:53   1783s] (I)      Total:        973202     77149       392     1096641     1080621    (50.37%) 
[11/21 16:53:53   1783s] (I)      
[11/21 16:53:53   1783s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/21 16:53:53   1783s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/21 16:53:53   1783s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/21 16:53:53   1783s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)    OverCon
[11/21 16:53:53   1783s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 16:53:53   1783s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/21 16:53:53   1783s] [NR-eGR]  Metal2 ( 2)       137( 0.30%)         0( 0.00%)         0( 0.00%)   ( 0.30%) 
[11/21 16:53:53   1783s] [NR-eGR]  Metal3 ( 3)        60( 0.14%)         3( 0.01%)         6( 0.01%)   ( 0.16%) 
[11/21 16:53:53   1783s] [NR-eGR]  Metal4 ( 4)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[11/21 16:53:53   1783s] [NR-eGR] --------------------------------------------------------------------------------
[11/21 16:53:53   1783s] [NR-eGR]        Total       220( 0.16%)         3( 0.00%)         6( 0.00%)   ( 0.17%) 
[11/21 16:53:53   1783s] [NR-eGR] 
[11/21 16:53:53   1783s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.14 sec, Curr Mem: 2490.98 MB )
[11/21 16:53:53   1783s] (I)      total 2D Cap : 978171 = (357586 H, 620585 V)
[11/21 16:53:53   1783s] [NR-eGR] Overflow after Early Global Route 0.16% H + 0.14% V
[11/21 16:53:53   1783s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.42 sec, Curr Mem: 2490.98 MB )
[11/21 16:53:53   1783s] (I)      ========================================= Runtime Summary =========================================
[11/21 16:53:53   1783s] (I)       Step                                              %        Start       Finish      Real       CPU 
[11/21 16:53:53   1783s] (I)      ---------------------------------------------------------------------------------------------------
[11/21 16:53:53   1783s] (I)       Early Global Route kernel                   100.00%  6042.86 sec  6043.28 sec  0.42 sec  0.15 sec 
[11/21 16:53:53   1783s] (I)       +-Import and model                           51.08%  6042.91 sec  6043.12 sec  0.21 sec  0.05 sec 
[11/21 16:53:53   1783s] (I)       | +-Create place DB                          21.22%  6042.91 sec  6043.00 sec  0.09 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | | +-Import place data                      21.16%  6042.91 sec  6043.00 sec  0.09 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Read instances and placement         13.39%  6042.92 sec  6042.97 sec  0.06 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Read nets                             5.53%  6042.97 sec  6043.00 sec  0.02 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | +-Create route DB                          16.57%  6043.00 sec  6043.07 sec  0.07 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | | +-Import route data (1T)                 14.03%  6043.01 sec  6043.07 sec  0.06 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Read blockages ( Layer 2-4 )          6.10%  6043.02 sec  6043.04 sec  0.03 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Read routing blockages              0.00%  6043.02 sec  6043.02 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Read instance blockages             0.29%  6043.02 sec  6043.02 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Read PG blockages                   1.21%  6043.04 sec  6043.04 sec  0.01 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Read clock blockages                0.00%  6043.04 sec  6043.04 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Read other blockages                0.00%  6043.04 sec  6043.04 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Read halo blockages                 0.01%  6043.04 sec  6043.04 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Read boundary cut boxes             0.00%  6043.04 sec  6043.04 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Read blackboxes                       0.00%  6043.05 sec  6043.05 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Read prerouted                        0.50%  6043.05 sec  6043.05 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Read unlegalized nets                 0.09%  6043.05 sec  6043.05 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Read nets                             0.34%  6043.05 sec  6043.05 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Set up via pillars                    0.01%  6043.05 sec  6043.05 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Initialize 3D grid graph              0.13%  6043.05 sec  6043.05 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Model blockage capacity               2.55%  6043.05 sec  6043.06 sec  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Initialize 3D capacity              2.33%  6043.05 sec  6043.06 sec  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | +-Read aux data                             0.00%  6043.07 sec  6043.07 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | +-Others data preparation                   0.13%  6043.07 sec  6043.07 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | +-Create route kernel                      12.86%  6043.07 sec  6043.12 sec  0.05 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       +-Global Routing                             32.70%  6043.12 sec  6043.26 sec  0.14 sec  0.09 sec 
[11/21 16:53:53   1783s] (I)       | +-Initialization                            0.49%  6043.12 sec  6043.12 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | +-Net group 1                              30.97%  6043.12 sec  6043.25 sec  0.13 sec  0.08 sec 
[11/21 16:53:53   1783s] (I)       | | +-Generate topology                       3.37%  6043.12 sec  6043.14 sec  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | | +-Phase 1a                               10.10%  6043.15 sec  6043.19 sec  0.04 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Pattern routing (1T)                  3.66%  6043.15 sec  6043.16 sec  0.02 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Pattern Routing Avoiding Blockages    3.04%  6043.16 sec  6043.17 sec  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Add via demand to 2D                  3.29%  6043.17 sec  6043.19 sec  0.01 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | +-Phase 1b                                1.36%  6043.19 sec  6043.19 sec  0.01 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Monotonic routing (1T)                1.27%  6043.19 sec  6043.19 sec  0.01 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | +-Phase 1c                                5.93%  6043.19 sec  6043.22 sec  0.02 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Two level Routing                     5.90%  6043.19 sec  6043.22 sec  0.02 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Two Level Routing (Regular)         4.20%  6043.20 sec  6043.21 sec  0.02 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Two Level Routing (Strong)          1.52%  6043.21 sec  6043.22 sec  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | | +-Phase 1d                                0.97%  6043.22 sec  6043.22 sec  0.00 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Detoured routing (1T)                 0.95%  6043.22 sec  6043.22 sec  0.00 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)       | | +-Phase 1e                                0.29%  6043.22 sec  6043.22 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Route legalization                    0.22%  6043.22 sec  6043.22 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | | | +-Legalize Blockage Violations        0.20%  6043.22 sec  6043.22 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | | +-Phase 1l                                6.99%  6043.22 sec  6043.25 sec  0.03 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | | | +-Layer assignment (1T)                 6.12%  6043.23 sec  6043.25 sec  0.03 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)       | +-Clean cong LA                             0.00%  6043.25 sec  6043.25 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       +-Export 3D cong map                          4.15%  6043.26 sec  6043.28 sec  0.02 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)       | +-Export 2D cong map                        0.36%  6043.27 sec  6043.28 sec  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)      ======================= Summary by functions ========================
[11/21 16:53:53   1783s] (I)       Lv  Step                                      %      Real       CPU 
[11/21 16:53:53   1783s] (I)      ---------------------------------------------------------------------
[11/21 16:53:53   1783s] (I)        0  Early Global Route kernel           100.00%  0.42 sec  0.15 sec 
[11/21 16:53:53   1783s] (I)        1  Import and model                     51.08%  0.21 sec  0.05 sec 
[11/21 16:53:53   1783s] (I)        1  Global Routing                       32.70%  0.14 sec  0.09 sec 
[11/21 16:53:53   1783s] (I)        1  Export 3D cong map                    4.15%  0.02 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        2  Net group 1                          30.97%  0.13 sec  0.08 sec 
[11/21 16:53:53   1783s] (I)        2  Create place DB                      21.22%  0.09 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        2  Create route DB                      16.57%  0.07 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        2  Create route kernel                  12.86%  0.05 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        2  Initialization                        0.49%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        2  Export 2D cong map                    0.36%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        3  Import place data                    21.16%  0.09 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        3  Import route data (1T)               14.03%  0.06 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        3  Phase 1a                             10.10%  0.04 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        3  Phase 1l                              6.99%  0.03 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        3  Phase 1c                              5.93%  0.02 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        3  Generate topology                     3.37%  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        3  Phase 1b                              1.36%  0.01 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        3  Phase 1d                              0.97%  0.00 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        3  Phase 1e                              0.29%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Read instances and placement         13.39%  0.06 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Layer assignment (1T)                 6.12%  0.03 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        4  Read blockages ( Layer 2-4 )          6.10%  0.03 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        4  Two level Routing                     5.90%  0.02 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        4  Read nets                             5.86%  0.02 sec  0.02 sec 
[11/21 16:53:53   1783s] (I)        4  Pattern routing (1T)                  3.66%  0.02 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        4  Add via demand to 2D                  3.29%  0.01 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Pattern Routing Avoiding Blockages    3.04%  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        4  Model blockage capacity               2.55%  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        4  Monotonic routing (1T)                1.27%  0.01 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Detoured routing (1T)                 0.95%  0.00 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        4  Read prerouted                        0.50%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Route legalization                    0.22%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Initialize 3D grid graph              0.13%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Read unlegalized nets                 0.09%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Two Level Routing (Regular)           4.20%  0.02 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Initialize 3D capacity                2.33%  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        5  Two Level Routing (Strong)            1.52%  0.01 sec  0.01 sec 
[11/21 16:53:53   1783s] (I)        5  Read PG blockages                     1.21%  0.01 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Read instance blockages               0.29%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Legalize Blockage Violations          0.20%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/21 16:53:53   1783s] OPERPROF: Starting HotSpotCal at level 1, MEM:2491.0M, EPOCH TIME: 1763724233.427392
[11/21 16:53:53   1783s] [hotspot] +------------+---------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 16:53:53   1783s] [hotspot] +------------+---------------+---------------+
[11/21 16:53:53   1783s] [hotspot] | normalized |          0.26 |          0.52 |
[11/21 16:53:53   1783s] [hotspot] +------------+---------------+---------------+
[11/21 16:53:53   1783s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[11/21 16:53:53   1783s] [hotspot] max/total 0.26/0.52, big hotspot (>10) total 0.00
[11/21 16:53:53   1783s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |  1  |   365.52   647.92   446.16   728.56 |        0.26   |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |  2  |   970.32   647.92  1050.96   728.56 |        0.26   |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] Top 2 hotspots total area: 0.52
[11/21 16:53:53   1783s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.012, MEM:2491.0M, EPOCH TIME: 1763724233.439139
[11/21 16:53:53   1783s] [hotspot] Hotspot report including placement blocked areas
[11/21 16:53:53   1783s] OPERPROF: Starting HotSpotCal at level 1, MEM:2491.0M, EPOCH TIME: 1763724233.439275
[11/21 16:53:53   1783s] [hotspot] +------------+---------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |            |   max hotspot | total hotspot |
[11/21 16:53:53   1783s] [hotspot] +------------+---------------+---------------+
[11/21 16:53:53   1783s] [hotspot] | normalized |          1.57 |          3.41 |
[11/21 16:53:53   1783s] [hotspot] +------------+---------------+---------------+
[11/21 16:53:53   1783s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.57, normalized total congestion hotspot area = 3.41 (area is in unit of 4 std-cell row bins)
[11/21 16:53:53   1783s] [hotspot] max/total 1.57/3.41, big hotspot (>10) total 0.00
[11/21 16:53:53   1783s] [hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |  1  |   526.80   849.52   607.44   930.16 |        1.05   |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |  2  |   567.12   930.16   647.76  1010.80 |        0.52   |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |  3  |   365.52   647.92   446.16   728.56 |        0.26   |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |  4  |   970.32   647.92  1050.96   728.56 |        0.26   |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] [hotspot] |  5  |   526.80   768.88   607.44   849.52 |        0.26   |
[11/21 16:53:53   1783s] [hotspot] +-----+-------------------------------------+---------------+
[11/21 16:53:53   1783s] Top 5 hotspots total area: 2.36
[11/21 16:53:53   1783s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2491.0M, EPOCH TIME: 1763724233.443725
[11/21 16:53:53   1783s] Reported timing to dir ./timingReports
[11/21 16:53:53   1783s] **optDesign ... cpu = 0:00:15, real = 0:00:30, mem = 1578.2M, totSessionCpu=0:29:44 **
[11/21 16:53:53   1783s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2433.5M, EPOCH TIME: 1763724233.520134
[11/21 16:53:53   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:53   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:53   1783s] 
[11/21 16:53:53   1783s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:53   1783s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2433.5M, EPOCH TIME: 1763724233.530857
[11/21 16:53:53   1783s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:53   1783s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:53   1783s] 
[11/21 16:53:53   1783s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:53:53   1783s] 
[11/21 16:53:53   1783s] TimeStamp Deleting Cell Server End ...
[11/21 16:53:53   1784s] Starting delay calculation for Hold views
[11/21 16:53:53   1784s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:53:53   1784s] #################################################################################
[11/21 16:53:53   1784s] # Design Stage: PreRoute
[11/21 16:53:53   1784s] # Design Name: DTMF_CHIP
[11/21 16:53:53   1784s] # Design Mode: 180nm
[11/21 16:53:53   1784s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:53:53   1784s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:53:53   1784s] # Signoff Settings: SI Off 
[11/21 16:53:53   1784s] #################################################################################
[11/21 16:53:53   1784s] Calculate delays in BcWc mode...
[11/21 16:53:53   1784s] Topological Sorting (REAL = 0:00:00.0, MEM = 2429.5M, InitMEM = 2429.5M)
[11/21 16:53:53   1784s] Start delay calculation (fullDC) (1 T). (MEM=2429.5)
[11/21 16:53:53   1784s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/21 16:53:53   1784s] End AAE Lib Interpolated Model. (MEM=2441.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:54   1784s] Total number of fetched objects 6714
[11/21 16:53:54   1785s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:54   1785s] End delay calculation. (MEM=2456.7 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 16:53:54   1785s] End delay calculation (fullDC). (MEM=2456.7 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 16:53:54   1785s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2456.7M) ***
[11/21 16:53:54   1785s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:29:45 mem=2456.7M)
[11/21 16:53:55   1785s] Starting delay calculation for Setup views
[11/21 16:53:55   1785s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/21 16:53:55   1785s] #################################################################################
[11/21 16:53:55   1785s] # Design Stage: PreRoute
[11/21 16:53:55   1785s] # Design Name: DTMF_CHIP
[11/21 16:53:55   1785s] # Design Mode: 180nm
[11/21 16:53:55   1785s] # Analysis Mode: MMMC Non-OCV 
[11/21 16:53:55   1785s] # Parasitics Mode: No SPEF/RCDB 
[11/21 16:53:55   1785s] # Signoff Settings: SI Off 
[11/21 16:53:55   1785s] #################################################################################
[11/21 16:53:55   1785s] Calculate delays in BcWc mode...
[11/21 16:53:55   1785s] Topological Sorting (REAL = 0:00:00.0, MEM = 2398.2M, InitMEM = 2398.2M)
[11/21 16:53:55   1785s] Start delay calculation (fullDC) (1 T). (MEM=2398.18)
[11/21 16:53:55   1785s] *** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
[11/21 16:53:55   1785s] End AAE Lib Interpolated Model. (MEM=2409.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:56   1786s] Total number of fetched objects 6714
[11/21 16:53:56   1786s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/21 16:53:56   1786s] End delay calculation. (MEM=2457.39 CPU=0:00:00.8 REAL=0:00:01.0)
[11/21 16:53:56   1786s] End delay calculation (fullDC). (MEM=2457.39 CPU=0:00:00.9 REAL=0:00:01.0)
[11/21 16:53:56   1786s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2457.4M) ***
[11/21 16:53:56   1786s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:29:47 mem=2457.4M)
[11/21 16:53:57   1786s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 
Hold views included:
 dtmf_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.095  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  4.553  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    140 (140)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/21 16:53:57   1786s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2427.8M, EPOCH TIME: 1763724237.867278
[11/21 16:53:57   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] 
[11/21 16:53:57   1786s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:57   1786s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2427.8M, EPOCH TIME: 1763724237.877760
[11/21 16:53:57   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:57   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] Density: 52.584%
Routing Overflow: 0.16% H and 0.14% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2427.8M, EPOCH TIME: 1763724237.886357
[11/21 16:53:57   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] 
[11/21 16:53:57   1786s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:57   1786s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2427.8M, EPOCH TIME: 1763724237.896817
[11/21 16:53:57   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:57   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2427.8M, EPOCH TIME: 1763724237.905265
[11/21 16:53:57   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] 
[11/21 16:53:57   1786s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/21 16:53:57   1786s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2427.8M, EPOCH TIME: 1763724237.915730
[11/21 16:53:57   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:57   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:57   1786s] *** Final Summary (holdfix) CPU=0:00:03.1, REAL=0:00:04.0, MEM=2427.8M
[11/21 16:53:57   1786s] **optDesign ... cpu = 0:00:18, real = 0:00:34, mem = 1612.9M, totSessionCpu=0:29:47 **
[11/21 16:53:57   1786s] *** Finished optDesign ***
[11/21 16:53:58   1786s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 16:53:58   1786s] UM:*                                       0.000 ns          0.047 ns  final
[11/21 16:53:58   1786s] UM: Running design category ...
[11/21 16:53:58   1786s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2427.8M, EPOCH TIME: 1763724238.130811
[11/21 16:53:58   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:58   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:58   1786s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:2427.8M, EPOCH TIME: 1763724238.140086
[11/21 16:53:58   1786s] All LLGs are deleted
[11/21 16:53:58   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:187).
[11/21 16:53:58   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:58   1786s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2427.8M, EPOCH TIME: 1763724238.150205
[11/21 16:53:58   1786s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2427.8M, EPOCH TIME: 1763724238.150410
[11/21 16:53:58   1786s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:58   1786s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:58   1787s] 
[11/21 16:53:58   1787s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:53:58   1787s] Summary for sequential cells identification: 
[11/21 16:53:58   1787s]   Identified SBFF number: 116
[11/21 16:53:58   1787s]   Identified MBFF number: 0
[11/21 16:53:58   1787s]   Identified SB Latch number: 0
[11/21 16:53:58   1787s]   Identified MB Latch number: 0
[11/21 16:53:58   1787s]   Not identified SBFF number: 24
[11/21 16:53:58   1787s]   Not identified MBFF number: 0
[11/21 16:53:58   1787s]   Not identified SB Latch number: 0
[11/21 16:53:58   1787s]   Not identified MB Latch number: 0
[11/21 16:53:58   1787s]   Number of sequential cells which are not FFs: 38
[11/21 16:53:58   1787s]  Visiting view : dtmf_view_setup
[11/21 16:53:58   1787s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:53:58   1787s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:53:58   1787s]  Visiting view : dtmf_view_hold
[11/21 16:53:58   1787s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:53:58   1787s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:53:58   1787s] TLC MultiMap info (StdDelay):
[11/21 16:53:58   1787s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:53:58   1787s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:53:58   1787s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:53:58   1787s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:53:58   1787s]  Setting StdDelay to: 52.5ps
[11/21 16:53:58   1787s] 
[11/21 16:53:58   1787s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] 	Current design flip-flop statistics
[11/21 16:53:58   1787s] 
[11/21 16:53:58   1787s] Single-Bit FF Count          :          543
[11/21 16:53:58   1787s] Multi-Bit FF Count           :            0
[11/21 16:53:58   1787s] Total Bit Count              :          543
[11/21 16:53:58   1787s] Total FF Count               :          543
[11/21 16:53:58   1787s] Bits Per Flop                :        1.000
[11/21 16:53:58   1787s] Total Clock Pin Cap(FF)      :     1511.099
[11/21 16:53:58   1787s] Multibit Conversion Ratio(%) :         0.00
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s]             Multi-bit cell usage statistics
[11/21 16:53:58   1787s] 
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] ============================================================
[11/21 16:53:58   1787s] Sequential Multibit cells usage statistics
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] -FlipFlops              543                    0        0.00                    1.00
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] 
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] Seq_Mbit libcell              Bitwidth        Count
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] Total 0
[11/21 16:53:58   1787s] ============================================================
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] Category            Num of Insts Rejected     Reasons
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s] ------------------------------------------------------------
[11/21 16:53:58   1787s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/21 16:53:58   1787s] UM:         600.37           5293          0.000 ns          0.047 ns  opt_design_postcts_hold
[11/21 16:53:58   1787s] Info: Destroy the CCOpt slew target map.
[11/21 16:53:58   1787s] clean pInstBBox. size 0
[11/21 16:53:59   1787s] All LLGs are deleted
[11/21 16:53:59   1787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:59   1787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/21 16:53:59   1787s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2431.8M, EPOCH TIME: 1763724239.026431
[11/21 16:53:59   1787s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2431.8M, EPOCH TIME: 1763724239.026507
[11/21 16:53:59   1787s] Info: pop threads available for lower-level modules during optimization.
[11/21 16:53:59   1787s] *** optDesign #1 [finish] : cpu/real = 0:00:18.9/0:00:34.9 (0.5), totSession cpu/real = 0:29:47.6/4:00:02.5 (0.1), mem = 2431.8M
[11/21 16:53:59   1787s] 
[11/21 16:53:59   1787s] =============================================================================================
[11/21 16:53:59   1787s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[11/21 16:53:59   1787s] =============================================================================================
[11/21 16:53:59   1787s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/21 16:53:59   1787s] ---------------------------------------------------------------------------------------------
[11/21 16:53:59   1787s] [ InitOpt                ]      1   0:00:05.4  (  15.5 % )     0:00:05.4 /  0:00:02.7    0.5
[11/21 16:53:59   1787s] [ HoldOpt                ]      1   0:00:06.8  (  19.6 % )     0:00:07.6 /  0:00:05.4    0.7
[11/21 16:53:59   1787s] [ ViewPruning            ]      8   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.1    0.3
[11/21 16:53:59   1787s] [ BuildHoldData          ]      1   0:00:10.9  (  31.2 % )     0:00:13.9 /  0:00:05.4    0.4
[11/21 16:53:59   1787s] [ OptSummaryReport       ]      5   0:00:00.6  (   1.8 % )     0:00:04.6 /  0:00:03.2    0.7
[11/21 16:53:59   1787s] [ DrvReport              ]      2   0:00:01.5  (   4.3 % )     0:00:01.5 /  0:00:00.2    0.1
[11/21 16:53:59   1787s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/21 16:53:59   1787s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/21 16:53:59   1787s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   3.1 % )     0:00:01.1 /  0:00:01.1    1.0
[11/21 16:53:59   1787s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[11/21 16:53:59   1787s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[11/21 16:53:59   1787s] [ RefinePlace            ]      1   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.3    0.4
[11/21 16:53:59   1787s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.2    0.4
[11/21 16:53:59   1787s] [ TimingUpdate           ]     27   0:00:00.9  (   2.4 % )     0:00:04.6 /  0:00:04.6    1.0
[11/21 16:53:59   1787s] [ FullDelayCalc          ]      5   0:00:03.8  (  10.9 % )     0:00:03.8 /  0:00:03.8    1.0
[11/21 16:53:59   1787s] [ TimingReport           ]      7   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.1    0.3
[11/21 16:53:59   1787s] [ GenerateReports        ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.8
[11/21 16:53:59   1787s] [ MISC                   ]          0:00:01.8  (   5.3 % )     0:00:01.8 /  0:00:01.0    0.5
[11/21 16:53:59   1787s] ---------------------------------------------------------------------------------------------
[11/21 16:53:59   1787s]  optDesign #1 TOTAL                 0:00:34.9  ( 100.0 % )     0:00:34.9 /  0:00:18.9    0.5
[11/21 16:53:59   1787s] ---------------------------------------------------------------------------------------------
[11/21 16:53:59   1787s] 
[11/21 16:53:59   1787s] 
[11/21 16:53:59   1787s] TimeStamp Deleting Cell Server Begin ...
[11/21 16:53:59   1787s] 
[11/21 16:53:59   1787s] TimeStamp Deleting Cell Server End ...
[11/21 16:55:33   1796s] <CMD> report_timing
[11/21 16:55:39   1797s] <CMD> report_timing -late 
[11/21 16:56:12   1800s] <CMD> saveDesign postCTSopt.inv
[11/21 16:56:12   1800s] % Begin save design ... (date=11/21 16:56:12, mem=1572.8M)
[11/21 16:56:12   1800s] % Begin Save ccopt configuration ... (date=11/21 16:56:12, mem=1572.9M)
[11/21 16:56:13   1800s] % End Save ccopt configuration ... (date=11/21 16:56:13, total cpu=0:00:00.1, real=0:00:01.0, peak res=1575.1M, current mem=1575.1M)
[11/21 16:56:13   1800s] % Begin Save netlist data ... (date=11/21 16:56:13, mem=1575.1M)
[11/21 16:56:13   1800s] Writing Binary DB to postCTSopt.inv.dat/DTMF_CHIP.v.bin in single-threaded mode...
[11/21 16:56:13   1800s] % End Save netlist data ... (date=11/21 16:56:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1575.2M, current mem=1575.2M)
[11/21 16:56:13   1800s] Saving symbol-table file ...
[11/21 16:56:13   1800s] Saving congestion map file postCTSopt.inv.dat/DTMF_CHIP.route.congmap.gz ...
[11/21 16:56:13   1800s] % Begin Save AAE data ... (date=11/21 16:56:13, mem=1575.6M)
[11/21 16:56:13   1800s] Saving AAE Data ...
[11/21 16:56:14   1800s] % End Save AAE data ... (date=11/21 16:56:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=1575.8M, current mem=1575.8M)
[11/21 16:56:14   1800s] Saving preference file postCTSopt.inv.dat/gui.pref.tcl ...
[11/21 16:56:15   1800s] Saving mode setting ...
[11/21 16:56:15   1800s] Saving global file ...
[11/21 16:56:16   1801s] % Begin Save floorplan data ... (date=11/21 16:56:16, mem=1650.1M)
[11/21 16:56:16   1801s] Saving floorplan file ...
[11/21 16:56:16   1801s] Convert 0 swires and 0 svias from compressed groups
[11/21 16:56:17   1801s] % End Save floorplan data ... (date=11/21 16:56:17, total cpu=0:00:00.1, real=0:00:01.0, peak res=1650.9M, current mem=1650.9M)
[11/21 16:56:17   1801s] Saving PG file postCTSopt.inv.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Nov 21 16:56:17 2025)
[11/21 16:56:17   1801s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2461.3M) ***
[11/21 16:56:17   1801s] Saving Drc markers ...
[11/21 16:56:17   1801s] ... 2 markers are saved ...
[11/21 16:56:17   1801s] ... 0 geometry drc markers are saved ...
[11/21 16:56:17   1801s] ... 0 antenna drc markers are saved ...
[11/21 16:56:17   1801s] % Begin Save placement data ... (date=11/21 16:56:17, mem=1651.1M)
[11/21 16:56:17   1801s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/21 16:56:17   1801s] Save Adaptive View Pruning View Names to Binary file
[11/21 16:56:17   1801s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2464.3M) ***
[11/21 16:56:17   1801s] % End Save placement data ... (date=11/21 16:56:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.2M, current mem=1651.2M)
[11/21 16:56:17   1801s] % Begin Save routing data ... (date=11/21 16:56:17, mem=1651.2M)
[11/21 16:56:17   1801s] Saving route file ...
[11/21 16:56:17   1801s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2461.3M) ***
[11/21 16:56:17   1801s] % End Save routing data ... (date=11/21 16:56:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1651.4M, current mem=1651.4M)
[11/21 16:56:17   1801s] Saving SCANDEF file ...
[11/21 16:56:17   1801s] 
[11/21 16:56:17   1801s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/21 16:56:17   1801s] Summary for sequential cells identification: 
[11/21 16:56:17   1801s]   Identified SBFF number: 116
[11/21 16:56:17   1801s]   Identified MBFF number: 0
[11/21 16:56:17   1801s]   Identified SB Latch number: 0
[11/21 16:56:17   1801s]   Identified MB Latch number: 0
[11/21 16:56:17   1801s]   Not identified SBFF number: 24
[11/21 16:56:17   1801s]   Not identified MBFF number: 0
[11/21 16:56:17   1801s]   Not identified SB Latch number: 0
[11/21 16:56:17   1801s]   Not identified MB Latch number: 0
[11/21 16:56:17   1801s]   Number of sequential cells which are not FFs: 38
[11/21 16:56:17   1801s]  Visiting view : dtmf_view_setup
[11/21 16:56:17   1801s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/21 16:56:17   1801s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/21 16:56:17   1801s]  Visiting view : dtmf_view_hold
[11/21 16:56:17   1801s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/21 16:56:17   1801s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/21 16:56:17   1801s] TLC MultiMap info (StdDelay):
[11/21 16:56:17   1801s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/21 16:56:17   1801s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/21 16:56:17   1801s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/21 16:56:17   1801s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/21 16:56:17   1801s]  Setting StdDelay to: 52.5ps
[11/21 16:56:17   1801s] 
[11/21 16:56:17   1801s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/21 16:56:17   1801s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/21 16:56:17   1801s] Successfully traced 2 scan chains (total 540 scan bits).
[11/21 16:56:17   1801s] Start applying DEF ordered sections ...
[11/21 16:56:17   1801s] **WARN: (IMPSC-1138):	In scan chain "scan2" DEF ordered section, buffers or logics following scan instance "DTMF_INST/RESULTS_CONV_INST/go_reg" are corrected to match the netlist.
[11/21 16:56:17   1801s] Type 'man IMPSC-1138' for more detail.
[11/21 16:56:17   1801s] Successfully applied all DEF ordered sections.
[11/21 16:56:17   1801s] *** Scan Sanity Check Summary:
[11/21 16:56:17   1801s] *** 2 scan chains passed sanity check.
[11/21 16:56:18   1801s] Saving property file postCTSopt.inv.dat/DTMF_CHIP.prop
[11/21 16:56:18   1801s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2655.3M) ***
[11/21 16:56:18   1801s] #Saving pin access data to file postCTSopt.inv.dat/DTMF_CHIP.apa ...
[11/21 16:56:18   1801s] #
[11/21 16:56:18   1801s] Saving rc congestion map postCTSopt.inv.dat/DTMF_CHIP.congmap.gz ...
[11/21 16:56:19   1801s] % Begin Save power constraints data ... (date=11/21 16:56:19, mem=1653.4M)
[11/21 16:56:19   1801s] % End Save power constraints data ... (date=11/21 16:56:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1653.5M, current mem=1653.5M)
[11/21 16:56:21   1801s] Generated self-contained design postCTSopt.inv.dat
[11/21 16:56:21   1801s] % End save design ... (date=11/21 16:56:21, total cpu=0:00:01.6, real=0:00:09.0, peak res=1689.9M, current mem=1655.4M)
[11/21 16:56:21   1801s] 
[11/21 16:56:21   1801s] *** Summary of all messages that are not suppressed in this session:
[11/21 16:56:21   1801s] Severity  ID               Count  Summary                                  
[11/21 16:56:21   1801s] WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
[11/21 16:56:21   1801s] *** Message Summary: 1 warning(s), 0 error(s)
[11/21 16:56:21   1801s] 
[11/21 16:57:35   1808s] <CMD> fit
[11/21 16:57:57   1810s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[11/21 16:57:58   1810s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[11/21 16:57:58   1810s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[11/21 16:57:59   1810s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[11/21 16:58:00   1811s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[11/21 16:58:01   1811s] <CMD> setLayerPreference node_net -isVisible 0
[11/21 16:58:06   1811s] <CMD> setLayerPreference net -isVisible 1
[11/21 16:58:07   1811s] <CMD> setLayerPreference net -isVisible 0
[11/21 16:58:08   1811s] <CMD> setLayerPreference power -isVisible 1
[11/21 16:58:09   1812s] <CMD> setLayerPreference power -isVisible 0
[11/21 16:58:10   1812s] <CMD> setLayerPreference pgPower -isVisible 1
[11/21 16:58:11   1812s] <CMD> setLayerPreference power -isVisible 1
[11/21 16:58:12   1812s] <CMD> setLayerPreference pgGround -isVisible 1
[11/21 16:58:14   1812s] <CMD> setLayerPreference clock -isVisible 1
[11/21 16:58:15   1812s] <CMD> setLayerPreference pgGround -isVisible 0
[11/21 16:58:15   1812s] <CMD> setLayerPreference pgPower -isVisible 0
[11/21 16:58:16   1812s] <CMD> setLayerPreference power -isVisible 0
[11/21 16:58:19   1813s] <CMD> zoomBox 317.69600 330.88550 1142.11350 1068.91500
[11/21 16:58:19   1813s] <CMD> zoomBox 469.55450 455.99350 975.85050 909.23650
[11/21 16:58:27   1813s] <CMD> zoomBox 426.90400 420.85600 1022.54650 954.08300
[11/21 16:58:28   1814s] <CMD> zoomBox 376.72700 379.51750 1077.48300 1006.84350
[11/21 16:58:28   1814s] <CMD> zoomBox 317.69500 330.88400 1142.11400 1068.91500
[11/21 16:58:29   1814s] <CMD> zoomBox 248.24600 273.66850 1218.15050 1141.94000
[11/21 16:58:33   1814s] <CMD> zoomBox 427.67200 702.78550 477.86100 676.43600
[11/21 16:58:39   1815s] <CMD> zoomBox 423.10800 659.01500 492.57450 721.20250
[11/21 16:58:40   1815s] <CMD> zoomBox 427.67150 667.14500 477.86100 712.07550
[11/21 16:58:40   1815s] <CMD> zoomBox 429.45350 670.32000 472.11500 708.51100
[11/21 16:58:41   1815s] <CMD> zoomBox 430.96800 673.01850 467.23050 705.48100
[11/21 16:58:41   1815s] <CMD> zoomBox 432.25550 675.31200 463.07900 702.90550
[11/21 16:58:43   1815s] <CMD> zoomBox 412.77200 640.60450 525.89150 741.87050
[11/21 16:58:44   1815s] <CMD> zoomBox 388.24900 596.91950 604.95150 790.91450
[11/21 16:58:44   1815s] <CMD> zoomBox 356.01400 539.49550 708.87800 855.38400
[11/21 16:58:45   1815s] <CMD> zoomBox 323.92850 482.16250 812.32200 919.37900
[11/21 16:58:46   1815s] <CMD> zoomBox 279.51950 402.80950 955.49700 1007.95350
[11/21 16:58:53   1816s] <CMD> setLayerPreference timingMap -isVisible 1
[11/21 16:58:57   1816s] <CMD> setLayerPreference node_net -isVisible 1
[11/21 16:59:01   1817s] <CMD> setLayerPreference net -isVisible 0
[11/21 16:59:03   1817s] <CMD> setLayerPreference net -isVisible 1
[11/21 16:59:04   1817s] <CMD> setLayerPreference net -isVisible 0
[11/21 16:59:05   1817s] <CMD> setLayerPreference net -isVisible 1
[11/21 16:59:08   1818s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[11/21 16:59:08   1818s] <CMD> setLayerPreference pinDensityMap -isVisible 0
[11/21 16:59:13   1818s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/acc_reg_1
[11/21 16:59:15   1818s] <CMD> fit
[11/21 17:03:40   1841s] 
[11/21 17:03:40   1841s] *** Memory Usage v#1 (Current mem = 2509.270M, initial mem = 476.027M) ***
[11/21 17:03:40   1841s] 
[11/21 17:03:40   1841s] *** Summary of all messages that are not suppressed in this session:
[11/21 17:03:40   1841s] Severity  ID               Count  Summary                                  
[11/21 17:03:40   1841s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/21 17:03:40   1841s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/21 17:03:40   1841s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/21 17:03:40   1841s] WARNING   IMPMSMV-1810      3168  Net %s, driver %s (cell %s) voltage %g d...
[11/21 17:03:40   1841s] WARNING   IMPDBTCL-200         1  %s                                       
[11/21 17:03:40   1841s] WARNING   IMPEXT-6165          2  Command report_annotated_parasitics is i...
[11/21 17:03:40   1841s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/21 17:03:40   1841s] ERROR     IMPSYT-6180         12  Cannot find any %s.                      
[11/21 17:03:40   1841s] ERROR     IMPSYT-7338          1  The specified design session directory '...
[11/21 17:03:40   1841s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[11/21 17:03:40   1841s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/21 17:03:40   1841s] WARNING   IMPSYC-123          36  No wire on net %s.                       
[11/21 17:03:40   1841s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/21 17:03:40   1841s] WARNING   IMPESI-4130          1  No derating factor or offset specified w...
[11/21 17:03:40   1841s] WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
[11/21 17:03:40   1841s] WARNING   IMPVFG-1103          3  VERIFY DRC did not complete:             
[11/21 17:03:40   1841s] WARNING   IMPSC-1138           2  In scan chain "%s" DEF ordered section, ...
[11/21 17:03:40   1841s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[11/21 17:03:40   1841s] ERROR     IMPCCOPT-2048        2  Clock tree extraction failed. Reason %s....
[11/21 17:03:40   1841s] WARNING   IMPCCOPT-1182       12  The clock_gating_cells property has no u...
[11/21 17:03:40   1841s] WARNING   IMPCCOPT-5046       19  Net '%s' in clock tree '%s' has existing...
[11/21 17:03:40   1841s] WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
[11/21 17:03:40   1841s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[11/21 17:03:40   1841s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[11/21 17:03:40   1841s] WARNING   IMPREPO-231          4  Input netlist has a cell '%s' which is m...
[11/21 17:03:40   1841s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[11/21 17:03:40   1841s] WARNING   IMPREPO-211          1  There are %d Cells with missing Timing d...
[11/21 17:03:40   1841s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[11/21 17:03:40   1841s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/21 17:03:40   1841s] ERROR     IMPTCM-4             1  The value "%s" specified for the %s type...
[11/21 17:03:40   1841s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[11/21 17:03:40   1841s] ERROR     IMPTCM-32            5  Wrong number of arguments specified for ...
[11/21 17:03:40   1841s] ERROR     IMPTCM-162           1  "%s" does not match any object in design...
[11/21 17:03:40   1841s] ERROR     IMPTCM-46            4  Argument "%s" is required for command "%...
[11/21 17:03:40   1841s] ERROR     IMPTCM-48            2  "%s" is not a legal option for command "...
[11/21 17:03:40   1841s] WARNING   IMPIMEX-4008        11  Variable '%s' is no longer supported in ...
[11/21 17:03:40   1841s] ERROR     IMPIMEX-7017         1  Unable to load the design in the current...
[11/21 17:03:40   1841s] WARNING   IMPPSP-1003         26  Found use of '%s'. This will continue to...
[11/21 17:03:40   1841s] ERROR     GLOBAL-105           1  Unknown global '%s' specified            
[11/21 17:03:40   1841s] ERROR     TCLCMD-176           1  Mandatory option %s not specified        
[11/21 17:03:40   1841s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[11/21 17:03:40   1841s] ERROR     TCLCMD-917           2  Cannot find '%s' that match '%s'         
[11/21 17:03:40   1841s] WARNING   TCLCMD-1131          1  '%s'                                     
[11/21 17:03:40   1841s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/21 17:03:40   1841s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/21 17:03:40   1841s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/21 17:03:40   1841s] *** Message Summary: 17777 warning(s), 34 error(s)
[11/21 17:03:40   1841s] 
[11/21 17:03:40   1841s] --- Ending "Innovus" (totcpu=0:30:42, real=4:10:00, mem=2509.3M) ---
