// Seed: 2597086318
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input supply0 id_4
);
  id_6(
      1'b0, id_4 != id_2, id_0
  );
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4
);
  module_0(
      id_4, id_3, id_2, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1'h0;
endmodule
module module_3 (
    output wand id_0,
    output wand id_1,
    output wand id_2,
    input supply0 id_3,
    output wand id_4,
    input supply1 id_5,
    output wand id_6,
    input tri id_7,
    output tri id_8,
    input supply0 id_9,
    input wor id_10,
    input tri id_11,
    input wor id_12,
    output uwire id_13,
    output uwire id_14,
    input wand id_15,
    input wire id_16,
    input wire id_17,
    output tri id_18,
    input tri id_19
);
  id_21(
      .id_0(1'h0), .id_1(id_5), .id_2(id_19), .id_3(1'b0)
  );
  wire id_22;
  assign id_8 = 1;
  timeprecision 1ps; module_2(
      id_22, id_22, id_22, id_22, id_22, id_22, id_22
  );
endmodule
