# VSDSquadron FM Research Internship by Ojasvi Shah
## Task 1: Understanding and Implementing the Verilog Code on FM
**Objective:** Understanding and documenting the provided Verilog code, creating the necessary PCF file, and integrating the design with the [VSDSquadron FPGA Mini Board](https://www.vlsisystemdesign.com/vsdsquadronfm/) using the provided [datasheet](https://www.vlsisystemdesign.com/wp-content/uploads/2025/01/VSDSquadronFMDatasheet.pdf)

**Contents:**
1. [Step 1: Understanding the Verilog code](https://github.com/ojasvi-shah/VSDSquadron-FM-Research-Internship-by-Ojasvi-Shah/blob/main/Verilog%20Functionality.md)

2. [Step 2: Creating the PCF file](https://github.com/ojasvi-shah/VSDSquadron-FM-Research-Internship-by-Ojasvi-Shah/blob/main/PCF%20file.md)

3. [Step 3: Integrating with the VSDSquadron FPGA Mini Board](https://github.com/ojasvi-shah/VSDSquadron-FM-Research-Internship-by-Ojasvi-Shah/blob/main/Integration.md)

4. [Step 4: Final Documentation](https://github.com/ojasvi-shah/VSDSquadron-FM-Research-Internship-by-Ojasvi-Shah/blob/main/Final%20Documentation.md)

## Task 2: Implementing a UART feedback mechanism
**Objective:** Implement a UART loopback mechanism where transmitted data is immediately received back, facilitating testing of UART functionality

**Contents:**
1. Step 1: Study the Existing Code
2. Step 2: Design Documentation
3. Step 3: Implementation
4. Step 4: Testing and Verification
5. Step 5: Documentation
