// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_3a92_hsc_0_v_hcresampler_core_1 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        stream_scaled_dout,
        stream_scaled_num_data_valid,
        stream_scaled_fifo_cap,
        stream_scaled_empty_n,
        stream_scaled_read,
        Height,
        WidthOut,
        p_read,
        stream_out_422_din,
        stream_out_422_num_data_valid,
        stream_out_422_fifo_cap,
        stream_out_422_full_n,
        stream_out_422_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [23:0] stream_scaled_dout;
input  [4:0] stream_scaled_num_data_valid;
input  [4:0] stream_scaled_fifo_cap;
input   stream_scaled_empty_n;
output   stream_scaled_read;
input  [15:0] Height;
input  [15:0] WidthOut;
input  [0:0] p_read;
output  [23:0] stream_out_422_din;
input  [4:0] stream_out_422_num_data_valid;
input  [4:0] stream_out_422_fifo_cap;
input   stream_out_422_full_n;
output   stream_out_422_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg stream_scaled_read;
reg stream_out_422_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire    ap_CS_fsm_state2;
wire   [15:0] loopWidth_fu_215_p2;
reg   [15:0] loopWidth_reg_473;
wire   [14:0] trunc_ln1597_fu_221_p1;
reg   [14:0] trunc_ln1597_reg_478;
wire    ap_CS_fsm_state3;
wire   [1:0] select_ln1632_fu_225_p3;
reg   [1:0] select_ln1632_reg_488;
wire   [0:0] not_read16_fu_232_p2;
reg   [0:0] not_read16_reg_493;
wire   [0:0] cmp361000_fu_237_p2;
reg   [0:0] cmp361000_reg_498;
wire   [14:0] y_2_fu_254_p2;
reg   [14:0] y_2_reg_505;
wire    ap_CS_fsm_state4;
reg   [7:0] pixbuf_y_val_V_2_load_reg_510;
wire   [0:0] icmp_ln1634_fu_249_p2;
reg   [7:0] pixbuf_y_val_V_3_load_reg_515;
reg   [7:0] pixbuf_y_val_V_4_load_reg_520;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_done;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_idle;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_scaled_read;
wire   [23:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_out_422_din;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_out_422_write;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_9_out;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_9_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_8_out;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_8_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_7_out;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_7_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_6_out_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_6_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_5_out;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_5_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0_21063_out;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0_21063_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0511_21060_out;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0511_21060_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_2_0_0_01014_out_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_2_0_0_01014_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_1_0_0_01012_out_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_1_0_0_01012_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_05191010_out_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_05191010_out_o_ap_vld;
wire   [63:0] grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o;
wire    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o_ap_vld;
reg    grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [7:0] pixbuf_y_val_V_4_fu_132;
reg   [7:0] pixbuf_y_val_V_3_fu_128;
reg   [7:0] pixbuf_y_val_V_2_fu_124;
reg   [7:0] pixbuf_y_val_V_1_fu_120;
reg   [7:0] p_lcssa10571081_fu_104;
reg   [7:0] p_lcssa10561078_fu_100;
reg   [7:0] p_lcssa10541072_fu_96;
reg   [7:0] p_lcssa1066_fu_92;
reg   [7:0] p_0_2_0_0_01013_lcssa1037_fu_76;
reg   [7:0] p_0_1_0_0_01011_lcssa1034_fu_72;
reg   [7:0] p_0_0_0_0_05191009_lcssa1031_fu_68;
reg   [63:0] filt_res1_fu_64;
reg   [14:0] y_fu_60;
wire    ap_CS_fsm_state7;
reg    ap_block_state1;
reg   [7:0] p_0_0_0_0_05191015_lcssa1040_fu_80;
reg   [7:0] p_0_1_0_0_01017_lcssa1043_fu_84;
reg   [7:0] p_0_1_0_0_01021_lcssa1046_fu_88;
reg   [7:0] p_0_0_0_0_0511_21058_lcssa1084_fu_108;
reg   [7:0] p_0_0_0_0_0_21061_lcssa1087_fu_112;
reg   [7:0] pixbuf_y_val_V_fu_116;
wire   [15:0] select_ln1632_1_fu_208_p3;
wire   [15:0] zext_ln1634_fu_245_p1;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg = 1'b0;
end

bd_3a92_hsc_0_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2 grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start),
    .ap_done(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_done),
    .ap_idle(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_idle),
    .ap_ready(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready),
    .stream_scaled_dout(stream_scaled_dout),
    .stream_scaled_num_data_valid(5'd0),
    .stream_scaled_fifo_cap(5'd0),
    .stream_scaled_empty_n(stream_scaled_empty_n),
    .stream_scaled_read(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_scaled_read),
    .stream_out_422_din(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_out_422_din),
    .stream_out_422_num_data_valid(5'd0),
    .stream_out_422_fifo_cap(5'd0),
    .stream_out_422_full_n(stream_out_422_full_n),
    .stream_out_422_write(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_out_422_write),
    .pixbuf_y_val_V_4(pixbuf_y_val_V_4_load_reg_520),
    .pixbuf_y_val_V_3(pixbuf_y_val_V_3_load_reg_515),
    .pixbuf_y_val_V_2(pixbuf_y_val_V_2_load_reg_510),
    .pixbuf_y_val_V(pixbuf_y_val_V_fu_116),
    .p_0_0_0_0_0_21061_lcssa1087(p_0_0_0_0_0_21061_lcssa1087_fu_112),
    .p_0_0_0_0_0511_21058_lcssa1084(p_0_0_0_0_0511_21058_lcssa1084_fu_108),
    .p_0_1_0_0_01021_lcssa1046(p_0_1_0_0_01021_lcssa1046_fu_88),
    .p_0_1_0_0_01017_lcssa1043(p_0_1_0_0_01017_lcssa1043_fu_84),
    .p_0_0_0_0_05191015_lcssa1040(p_0_0_0_0_05191015_lcssa1040_fu_80),
    .loopWidth(trunc_ln1597_reg_478),
    .conv263_cast_cast_cast_cast(not_read16_reg_493),
    .select_ln1632(select_ln1632_reg_488),
    .WidthOut_load(WidthOut),
    .p_read(p_read),
    .pixbuf_y_val_V_9_out(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_9_out),
    .pixbuf_y_val_V_9_out_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_9_out_ap_vld),
    .pixbuf_y_val_V_8_out(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_8_out),
    .pixbuf_y_val_V_8_out_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_8_out_ap_vld),
    .pixbuf_y_val_V_7_out(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_7_out),
    .pixbuf_y_val_V_7_out_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_7_out_ap_vld),
    .pixbuf_y_val_V_6_out_i(pixbuf_y_val_V_1_fu_120),
    .pixbuf_y_val_V_6_out_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_6_out_o),
    .pixbuf_y_val_V_6_out_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_6_out_o_ap_vld),
    .pixbuf_y_val_V_5_out(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_5_out),
    .pixbuf_y_val_V_5_out_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_5_out_ap_vld),
    .p_0_0_0_0_0_21063_out(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0_21063_out),
    .p_0_0_0_0_0_21063_out_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0_21063_out_ap_vld),
    .p_0_0_0_0_0511_21060_out(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0511_21060_out),
    .p_0_0_0_0_0511_21060_out_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0511_21060_out_ap_vld),
    .p_out_i(p_lcssa10571081_fu_104),
    .p_out_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o),
    .p_out_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o_ap_vld),
    .p_out1_i(p_lcssa10561078_fu_100),
    .p_out1_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o),
    .p_out1_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o_ap_vld),
    .p_out2_i(p_lcssa10541072_fu_96),
    .p_out2_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o),
    .p_out2_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o_ap_vld),
    .p_out3_i(p_lcssa1066_fu_92),
    .p_out3_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o),
    .p_out3_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o_ap_vld),
    .p_0_2_0_0_01014_out_i(p_0_2_0_0_01013_lcssa1037_fu_76),
    .p_0_2_0_0_01014_out_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_2_0_0_01014_out_o),
    .p_0_2_0_0_01014_out_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_2_0_0_01014_out_o_ap_vld),
    .p_0_1_0_0_01012_out_i(p_0_1_0_0_01011_lcssa1034_fu_72),
    .p_0_1_0_0_01012_out_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_1_0_0_01012_out_o),
    .p_0_1_0_0_01012_out_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_1_0_0_01012_out_o_ap_vld),
    .p_0_0_0_0_05191010_out_i(p_0_0_0_0_05191009_lcssa1031_fu_68),
    .p_0_0_0_0_05191010_out_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_05191010_out_o),
    .p_0_0_0_0_05191010_out_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_05191010_out_o_ap_vld),
    .filt_res1_1_out_i(filt_res1_fu_64),
    .filt_res1_1_out_o(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o),
    .filt_res1_1_out_o_ap_vld(grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln1634_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_ready == 1'b1)) begin
            grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_60 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        y_fu_60 <= y_2_reg_505;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cmp361000_reg_498 <= cmp361000_fu_237_p2;
        not_read16_reg_493 <= not_read16_fu_232_p2;
        select_ln1632_reg_488[1] <= select_ln1632_fu_225_p3[1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o_ap_vld == 1'b1))) begin
        filt_res1_fu_64 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_filt_res1_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        loopWidth_reg_473 <= loopWidth_fu_215_p2;
        trunc_ln1597_reg_478 <= trunc_ln1597_fu_221_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp361000_reg_498 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        p_0_0_0_0_0511_21058_lcssa1084_fu_108 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0511_21060_out;
        p_0_0_0_0_05191015_lcssa1040_fu_80 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_5_out;
        p_0_0_0_0_0_21061_lcssa1087_fu_112 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0_21063_out;
        p_0_1_0_0_01017_lcssa1043_fu_84 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0511_21060_out;
        p_0_1_0_0_01021_lcssa1046_fu_88 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_0_21063_out;
        pixbuf_y_val_V_fu_116 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_05191010_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_05191009_lcssa1031_fu_68 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_0_0_0_05191010_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_1_0_0_01012_out_o_ap_vld == 1'b1))) begin
        p_0_1_0_0_01011_lcssa1034_fu_72 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_1_0_0_01012_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_2_0_0_01014_out_o_ap_vld == 1'b1))) begin
        p_0_2_0_0_01013_lcssa1037_fu_76 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_0_2_0_0_01014_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o_ap_vld == 1'b1))) begin
        p_lcssa10541072_fu_96 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o_ap_vld == 1'b1))) begin
        p_lcssa10561078_fu_100 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o_ap_vld == 1'b1))) begin
        p_lcssa10571081_fu_104 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o_ap_vld == 1'b1))) begin
        p_lcssa1066_fu_92 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_p_out3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_6_out_o_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_1_fu_120 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_6_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_7_out_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_2_fu_124 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1634_fu_249_p2 == 1'd1) & (cmp361000_reg_498 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        pixbuf_y_val_V_2_load_reg_510 <= pixbuf_y_val_V_2_fu_124;
        pixbuf_y_val_V_3_load_reg_515 <= pixbuf_y_val_V_3_fu_128;
        pixbuf_y_val_V_4_load_reg_520 <= pixbuf_y_val_V_4_fu_132;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_8_out_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_3_fu_128 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_9_out_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_4_fu_132 <= grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_pixbuf_y_val_V_9_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        y_2_reg_505 <= y_2_fu_254_p2;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln1634_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1634_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        stream_out_422_write = grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_out_422_write;
    end else begin
        stream_out_422_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        stream_scaled_read = grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_scaled_read;
    end else begin
        stream_scaled_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1634_fu_249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln1634_fu_249_p2 == 1'd1) & (cmp361000_reg_498 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign cmp361000_fu_237_p2 = (($signed(loopWidth_reg_473) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start = grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg;

assign icmp_ln1634_fu_249_p2 = (($signed(zext_ln1634_fu_245_p1) < $signed(Height)) ? 1'b1 : 1'b0);

assign loopWidth_fu_215_p2 = (WidthOut + select_ln1632_1_fu_208_p3);

assign not_read16_fu_232_p2 = (p_read ^ 1'd1);

assign select_ln1632_1_fu_208_p3 = ((p_read[0:0] == 1'b1) ? 16'd0 : 16'd2);

assign select_ln1632_fu_225_p3 = ((p_read[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign start_out = real_start;

assign stream_out_422_din = grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_stream_out_422_din;

assign trunc_ln1597_fu_221_p1 = loopWidth_fu_215_p2[14:0];

assign y_2_fu_254_p2 = (y_fu_60 + 15'd1);

assign zext_ln1634_fu_245_p1 = y_fu_60;

always @ (posedge ap_clk) begin
    select_ln1632_reg_488[0] <= 1'b0;
end

endmodule //bd_3a92_hsc_0_v_hcresampler_core_1
