<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - output.info - js/src/jit/x86-shared/Lowering-x86-shared.cpp</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">js/src/jit/x86-shared</a> - Lowering-x86-shared.cpp<span style="font-size: 80%;"> (source / <a href="Lowering-x86-shared.cpp.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">output.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">12</td>
            <td class="headerCovTableEntry">500</td>
            <td class="headerCovTableEntryLo">2.4 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2017-07-14 16:53:18</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">2</td>
            <td class="headerCovTableEntry">39</td>
            <td class="headerCovTableEntryLo">5.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-</a>
<span class="lineNum">       2 </span>            :  * vim: set ts=8 sts=4 et sw=4 tw=99:
<span class="lineNum">       3 </span>            :  * This Source Code Form is subject to the terms of the Mozilla Public
<span class="lineNum">       4 </span>            :  * License, v. 2.0. If a copy of the MPL was not distributed with this
<span class="lineNum">       5 </span>            :  * file, You can obtain one at http://mozilla.org/MPL/2.0/. */
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            : #include &quot;jit/x86-shared/Lowering-x86-shared.h&quot;
<span class="lineNum">       8 </span>            : 
<span class="lineNum">       9 </span>            : #include &quot;mozilla/MathAlgorithms.h&quot;
<span class="lineNum">      10 </span>            : 
<span class="lineNum">      11 </span>            : #include &quot;jit/MIR.h&quot;
<span class="lineNum">      12 </span>            : 
<span class="lineNum">      13 </span>            : #include &quot;jit/shared/Lowering-shared-inl.h&quot;
<span class="lineNum">      14 </span>            : 
<span class="lineNum">      15 </span>            : using namespace js;
<span class="lineNum">      16 </span>            : using namespace js::jit;
<span class="lineNum">      17 </span>            : 
<span class="lineNum">      18 </span>            : using mozilla::Abs;
<span class="lineNum">      19 </span>            : using mozilla::FloorLog2;
<span class="lineNum">      20 </span>            : using mozilla::Swap;
<a name="21"><span class="lineNum">      21 </span>            : </a>
<span class="lineNum">      22 </span>            : LTableSwitch*
<span class="lineNum">      23 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::newLTableSwitch(const LAllocation&amp; in, const LDefinition&amp; inputCopy,</span>
<span class="lineNum">      24 </span>            :                                        MTableSwitch* tableswitch)
<span class="lineNum">      25 </span>            : {
<span class="lineNum">      26 </span><span class="lineNoCov">          0 :     return new(alloc()) LTableSwitch(in, inputCopy, temp(), tableswitch);</span>
<span class="lineNum">      27 </span>            : }
<a name="28"><span class="lineNum">      28 </span>            : </a>
<span class="lineNum">      29 </span>            : LTableSwitchV*
<span class="lineNum">      30 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::newLTableSwitchV(MTableSwitch* tableswitch)</span>
<span class="lineNum">      31 </span>            : {
<span class="lineNum">      32 </span><span class="lineNoCov">          0 :     return new(alloc()) LTableSwitchV(useBox(tableswitch-&gt;getOperand(0)),</span>
<span class="lineNum">      33 </span><span class="lineNoCov">          0 :                                       temp(), tempDouble(), temp(), tableswitch);</span>
<span class="lineNum">      34 </span>            : }
<a name="35"><span class="lineNum">      35 </span>            : </a>
<span class="lineNum">      36 </span>            : void
<span class="lineNum">      37 </span><span class="lineCov">          8 : LIRGeneratorX86Shared::visitGuardShape(MGuardShape* ins)</span>
<span class="lineNum">      38 </span>            : {
<span class="lineNum">      39 </span><span class="lineCov">          8 :     MOZ_ASSERT(ins-&gt;object()-&gt;type() == MIRType::Object);</span>
<span class="lineNum">      40 </span>            : 
<span class="lineNum">      41 </span><span class="lineCov">          8 :     LGuardShape* guard = new(alloc()) LGuardShape(useRegisterAtStart(ins-&gt;object()));</span>
<span class="lineNum">      42 </span><span class="lineCov">          8 :     assignSnapshot(guard, ins-&gt;bailoutKind());</span>
<span class="lineNum">      43 </span><span class="lineCov">          8 :     add(guard, ins);</span>
<span class="lineNum">      44 </span><span class="lineCov">          8 :     redefine(ins, ins-&gt;object());</span>
<span class="lineNum">      45 </span><span class="lineCov">          8 : }</span>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<span class="lineNum">      47 </span>            : void
<span class="lineNum">      48 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitGuardObjectGroup(MGuardObjectGroup* ins)</span>
<span class="lineNum">      49 </span>            : {
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;object()-&gt;type() == MIRType::Object);</span>
<span class="lineNum">      51 </span>            : 
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :     LGuardObjectGroup* guard = new(alloc()) LGuardObjectGroup(useRegisterAtStart(ins-&gt;object()));</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :     assignSnapshot(guard, ins-&gt;bailoutKind());</span>
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :     add(guard, ins);</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :     redefine(ins, ins-&gt;object());</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 : }</span>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<span class="lineNum">      58 </span>            : void
<span class="lineNum">      59 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitPowHalf(MPowHalf* ins)</span>
<span class="lineNum">      60 </span>            : {
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :     MDefinition* input = ins-&gt;input();</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(input-&gt;type() == MIRType::Double);</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :     LPowHalfD* lir = new(alloc()) LPowHalfD(useRegisterAtStart(input));</span>
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :     define(lir, ins);</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 : }</span>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<span class="lineNum">      67 </span>            : void
<span class="lineNum">      68 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerForShift(LInstructionHelper&lt;1, 2, 0&gt;* ins, MDefinition* mir,</span>
<span class="lineNum">      69 </span>            :                                      MDefinition* lhs, MDefinition* rhs)
<span class="lineNum">      70 </span>            : {
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :     ins-&gt;setOperand(0, useRegisterAtStart(lhs));</span>
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            :     // shift operator should be constant or in register ecx
<span class="lineNum">      74 </span>            :     // x86 can't shift a non-ecx register
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :     if (rhs-&gt;isConstant())</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         ins-&gt;setOperand(1, useOrConstantAtStart(rhs));</span>
<span class="lineNum">      77 </span>            :     else
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         ins-&gt;setOperand(1, lhs != rhs ? useFixed(rhs, ecx) : useFixedAtStart(rhs, ecx));</span>
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :     defineReuseInput(ins, mir, 0);</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      82 </span>            : 
<a name="83"><span class="lineNum">      83 </span>            : template&lt;size_t Temps&gt;</a>
<span class="lineNum">      84 </span>            : void
<span class="lineNum">      85 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerForShiftInt64(LInstructionHelper&lt;INT64_PIECES, INT64_PIECES + 1, Temps&gt;* ins,</span>
<span class="lineNum">      86 </span>            :                                           MDefinition* mir, MDefinition* lhs, MDefinition* rhs)
<span class="lineNum">      87 </span>            : {
<span class="lineNum">      88 </span><span class="lineNoCov">          0 :     ins-&gt;setInt64Operand(0, useInt64RegisterAtStart(lhs));</span>
<span class="lineNum">      89 </span>            : #if defined(JS_NUNBOX32)
<span class="lineNum">      90 </span>            :     if (mir-&gt;isRotate())
<span class="lineNum">      91 </span>            :         ins-&gt;setTemp(0, temp());
<span class="lineNum">      92 </span>            : #endif
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span>            :     static_assert(LShiftI64::Rhs == INT64_PIECES, &quot;Assume Rhs is located at INT64_PIECES.&quot;);
<span class="lineNum">      95 </span>            :     static_assert(LRotateI64::Count == INT64_PIECES, &quot;Assume Count is located at INT64_PIECES.&quot;);
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span>            :     // shift operator should be constant or in register ecx
<span class="lineNum">      98 </span>            :     // x86 can't shift a non-ecx register
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :     if (rhs-&gt;isConstant()) {</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :         ins-&gt;setOperand(INT64_PIECES, useOrConstantAtStart(rhs));</span>
<span class="lineNum">     101 </span>            :     } else {
<span class="lineNum">     102 </span>            :         // The operands are int64, but we only care about the lower 32 bits of
<span class="lineNum">     103 </span>            :         // the RHS. On 32-bit, the code below will load that part in ecx and
<span class="lineNum">     104 </span>            :         // will discard the upper half.
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         ensureDefined(rhs);</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         LUse use(ecx);</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         use.setVirtualRegister(rhs-&gt;virtualRegister());</span>
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :         ins-&gt;setOperand(INT64_PIECES, use);</span>
<span class="lineNum">     109 </span>            :     }
<span class="lineNum">     110 </span>            : 
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :     defineInt64ReuseInput(ins, mir, 0);</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     113 </span>            : 
<span class="lineNum">     114 </span>            : template void LIRGeneratorX86Shared::lowerForShiftInt64(
<span class="lineNum">     115 </span>            :     LInstructionHelper&lt;INT64_PIECES, INT64_PIECES+1, 0&gt;* ins, MDefinition* mir,
<span class="lineNum">     116 </span>            :     MDefinition* lhs, MDefinition* rhs);
<span class="lineNum">     117 </span>            : template void LIRGeneratorX86Shared::lowerForShiftInt64(
<span class="lineNum">     118 </span>            :     LInstructionHelper&lt;INT64_PIECES, INT64_PIECES+1, 1&gt;* ins, MDefinition* mir,
<span class="lineNum">     119 </span>            :     MDefinition* lhs, MDefinition* rhs);
<a name="120"><span class="lineNum">     120 </span>            : </a>
<span class="lineNum">     121 </span>            : void
<span class="lineNum">     122 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerForALU(LInstructionHelper&lt;1, 1, 0&gt;* ins, MDefinition* mir,</span>
<span class="lineNum">     123 </span>            :                                    MDefinition* input)
<span class="lineNum">     124 </span>            : {
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :     ins-&gt;setOperand(0, useRegisterAtStart(input));</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :     defineReuseInput(ins, mir, 0);</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 : }</span>
<a name="128"><span class="lineNum">     128 </span>            : </a>
<span class="lineNum">     129 </span>            : void
<span class="lineNum">     130 </span><span class="lineCov">          8 : LIRGeneratorX86Shared::lowerForALU(LInstructionHelper&lt;1, 2, 0&gt;* ins, MDefinition* mir,</span>
<span class="lineNum">     131 </span>            :                                    MDefinition* lhs, MDefinition* rhs)
<span class="lineNum">     132 </span>            : {
<span class="lineNum">     133 </span><span class="lineCov">          8 :     ins-&gt;setOperand(0, useRegisterAtStart(lhs));</span>
<span class="lineNum">     134 </span><span class="lineCov">          8 :     ins-&gt;setOperand(1, lhs != rhs ? useOrConstant(rhs) : useOrConstantAtStart(rhs));</span>
<span class="lineNum">     135 </span><span class="lineCov">          8 :     defineReuseInput(ins, mir, 0);</span>
<span class="lineNum">     136 </span><span class="lineCov">          8 : }</span>
<span class="lineNum">     137 </span>            : 
<a name="138"><span class="lineNum">     138 </span>            : template&lt;size_t Temps&gt;</a>
<span class="lineNum">     139 </span>            : void
<span class="lineNum">     140 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerForFPU(LInstructionHelper&lt;1, 2, Temps&gt;* ins, MDefinition* mir, MDefinition* lhs, MDefinition* rhs)</span>
<span class="lineNum">     141 </span>            : {
<span class="lineNum">     142 </span>            :     // Without AVX, we'll need to use the x86 encodings where one of the
<span class="lineNum">     143 </span>            :     // inputs must be the same location as the output.
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :     if (!Assembler::HasAVX()) {</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         ins-&gt;setOperand(0, useRegisterAtStart(lhs));</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         ins-&gt;setOperand(1, lhs != rhs ? use(rhs) : useAtStart(rhs));</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         defineReuseInput(ins, mir, 0);</span>
<span class="lineNum">     148 </span>            :     } else {
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         ins-&gt;setOperand(0, useRegisterAtStart(lhs));</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         ins-&gt;setOperand(1, useAtStart(rhs));</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         define(ins, mir);</span>
<span class="lineNum">     152 </span>            :     }
<span class="lineNum">     153 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     154 </span>            : 
<span class="lineNum">     155 </span>            : template void LIRGeneratorX86Shared::lowerForFPU(LInstructionHelper&lt;1, 2, 0&gt;* ins, MDefinition* mir,
<span class="lineNum">     156 </span>            :                                                  MDefinition* lhs, MDefinition* rhs);
<span class="lineNum">     157 </span>            : template void LIRGeneratorX86Shared::lowerForFPU(LInstructionHelper&lt;1, 2, 1&gt;* ins, MDefinition* mir,
<span class="lineNum">     158 </span>            :                                                  MDefinition* lhs, MDefinition* rhs);
<a name="159"><span class="lineNum">     159 </span>            : </a>
<span class="lineNum">     160 </span>            : void
<span class="lineNum">     161 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerForCompIx4(LSimdBinaryCompIx4* ins, MSimdBinaryComp* mir, MDefinition* lhs, MDefinition* rhs)</span>
<span class="lineNum">     162 </span>            : {
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :     lowerForALU(ins, mir, lhs, rhs);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 : }</span>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<span class="lineNum">     166 </span>            : void
<span class="lineNum">     167 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerForCompFx4(LSimdBinaryCompFx4* ins, MSimdBinaryComp* mir, MDefinition* lhs, MDefinition* rhs)</span>
<span class="lineNum">     168 </span>            : {
<span class="lineNum">     169 </span>            :     // Swap the operands around to fit the instructions that x86 actually has.
<span class="lineNum">     170 </span>            :     // We do this here, before register allocation, so that we don't need
<span class="lineNum">     171 </span>            :     // temporaries and copying afterwards.
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :     switch (mir-&gt;operation()) {</span>
<span class="lineNum">     173 </span>            :       case MSimdBinaryComp::greaterThan:
<span class="lineNum">     174 </span>            :       case MSimdBinaryComp::greaterThanOrEqual:
<span class="lineNum">     175 </span><span class="lineNoCov">          0 :         mir-&gt;reverse();</span>
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         Swap(lhs, rhs);</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     178 </span>            :       default:
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     180 </span>            :     }
<span class="lineNum">     181 </span>            : 
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :     lowerForFPU(ins, mir, lhs, rhs);</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 : }</span>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<span class="lineNum">     185 </span>            : void
<span class="lineNum">     186 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerForBitAndAndBranch(LBitAndAndBranch* baab, MInstruction* mir,</span>
<span class="lineNum">     187 </span>            :                                                MDefinition* lhs, MDefinition* rhs)
<span class="lineNum">     188 </span>            : {
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :     baab-&gt;setOperand(0, useRegisterAtStart(lhs));</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :     baab-&gt;setOperand(1, useRegisterOrConstantAtStart(rhs));</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :     add(baab, mir);</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 : }</span>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<span class="lineNum">     194 </span>            : void
<span class="lineNum">     195 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerMulI(MMul* mul, MDefinition* lhs, MDefinition* rhs)</span>
<span class="lineNum">     196 </span>            : {
<span class="lineNum">     197 </span>            :     // Note: If we need a negative zero check, lhs is used twice.
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :     LAllocation lhsCopy = mul-&gt;canBeNegativeZero() ? use(lhs) : LAllocation();</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :     LMulI* lir = new(alloc()) LMulI(useRegisterAtStart(lhs), useOrConstant(rhs), lhsCopy);</span>
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :     if (mul-&gt;fallible())</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :         assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :     defineReuseInput(lir, mul, 0);</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 : }</span>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<span class="lineNum">     205 </span>            : void
<span class="lineNum">     206 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerDivI(MDiv* div)</span>
<span class="lineNum">     207 </span>            : {
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :     if (div-&gt;isUnsigned()) {</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         lowerUDiv(div);</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     211 </span>            :     }
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span>            :     // Division instructions are slow. Division by constant denominators can be
<span class="lineNum">     214 </span>            :     // rewritten to use other instructions.
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :     if (div-&gt;rhs()-&gt;isConstant()) {</span>
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :         int32_t rhs = div-&gt;rhs()-&gt;toConstant()-&gt;toInt32();</span>
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span>            :         // Division by powers of two can be done by shifting, and division by
<span class="lineNum">     219 </span>            :         // other numbers can be done by a reciprocal multiplication technique.
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :         int32_t shift = FloorLog2(Abs(rhs));</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :         if (rhs != 0 &amp;&amp; uint32_t(1) &lt;&lt; shift == Abs(rhs)) {</span>
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :             LAllocation lhs = useRegisterAtStart(div-&gt;lhs());</span>
<span class="lineNum">     223 </span>            :             LDivPowTwoI* lir;
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :             if (!div-&gt;canBeNegativeDividend()) {</span>
<span class="lineNum">     225 </span>            :                 // Numerator is unsigned, so does not need adjusting.
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 lir = new(alloc()) LDivPowTwoI(lhs, lhs, shift, rhs &lt; 0);</span>
<span class="lineNum">     227 </span>            :             } else {
<span class="lineNum">     228 </span>            :                 // Numerator is signed, and needs adjusting, and an extra
<span class="lineNum">     229 </span>            :                 // lhs copy register is needed.
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :                 lir = new(alloc()) LDivPowTwoI(lhs, useRegister(div-&gt;lhs()), shift, rhs &lt; 0);</span>
<span class="lineNum">     231 </span>            :             }
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :             if (div-&gt;fallible())</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :             defineReuseInput(lir, div, 0);</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     236 </span>            :         }
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         if (rhs != 0) {</span>
<span class="lineNum">     238 </span>            :             LDivOrModConstantI* lir;
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :             lir = new(alloc()) LDivOrModConstantI(useRegister(div-&gt;lhs()), rhs, tempFixed(eax));</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :             if (div-&gt;fallible())</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :             defineFixed(lir, div, LAllocation(AnyRegister(edx)));</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     244 </span>            :         }
<span class="lineNum">     245 </span>            :     }
<span class="lineNum">     246 </span>            : 
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :     LDivI* lir = new(alloc()) LDivI(useRegister(div-&gt;lhs()), useRegister(div-&gt;rhs()),</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                                     tempFixed(edx));</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :     if (div-&gt;fallible())</span>
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :     defineFixed(lir, div, LAllocation(AnyRegister(eax)));</span>
<span class="lineNum">     252 </span>            : }
<a name="253"><span class="lineNum">     253 </span>            : </a>
<span class="lineNum">     254 </span>            : void
<span class="lineNum">     255 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerModI(MMod* mod)</span>
<span class="lineNum">     256 </span>            : {
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :     if (mod-&gt;isUnsigned()) {</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :         lowerUMod(mod);</span>
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     260 </span>            :     }
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :     if (mod-&gt;rhs()-&gt;isConstant()) {</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         int32_t rhs = mod-&gt;rhs()-&gt;toConstant()-&gt;toInt32();</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         int32_t shift = FloorLog2(Abs(rhs));</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         if (rhs != 0 &amp;&amp; uint32_t(1) &lt;&lt; shift == Abs(rhs)) {</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :             LModPowTwoI* lir = new(alloc()) LModPowTwoI(useRegisterAtStart(mod-&gt;lhs()), shift);</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :             if (mod-&gt;fallible())</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                 assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :             defineReuseInput(lir, mod, 0);</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     271 </span>            :         }
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         if (rhs != 0) {</span>
<span class="lineNum">     273 </span>            :             LDivOrModConstantI* lir;
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :             lir = new(alloc()) LDivOrModConstantI(useRegister(mod-&gt;lhs()), rhs, tempFixed(edx));</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :             if (mod-&gt;fallible())</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :             defineFixed(lir, mod, LAllocation(AnyRegister(eax)));</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :             return;</span>
<span class="lineNum">     279 </span>            :         }
<span class="lineNum">     280 </span>            :     }
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :     LModI* lir = new(alloc()) LModI(useRegister(mod-&gt;lhs()),</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :                                     useRegister(mod-&gt;rhs()),</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                                     tempFixed(eax));</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :     if (mod-&gt;fallible())</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :     defineFixed(lir, mod, LAllocation(AnyRegister(edx)));</span>
<span class="lineNum">     288 </span>            : }
<a name="289"><span class="lineNum">     289 </span>            : </a>
<span class="lineNum">     290 </span>            : void
<span class="lineNum">     291 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitWasmSelect(MWasmSelect* ins)</span>
<span class="lineNum">     292 </span>            : {
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :     if (ins-&gt;type() == MIRType::Int64) {</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         auto* lir = new(alloc()) LWasmSelectI64(useInt64RegisterAtStart(ins-&gt;trueExpr()),</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                                                 useInt64(ins-&gt;falseExpr()),</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                                                 useRegister(ins-&gt;condExpr()));</span>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :         defineInt64ReuseInput(lir, ins, LWasmSelectI64::TrueExprIndex);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     300 </span>            :     }
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :     auto* lir = new(alloc()) LWasmSelect(useRegisterAtStart(ins-&gt;trueExpr()),</span>
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :                                          use(ins-&gt;falseExpr()),</span>
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :                                          useRegister(ins-&gt;condExpr()));</span>
<span class="lineNum">     305 </span>            : 
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :     defineReuseInput(lir, ins, LWasmSelect::TrueExprIndex);</span>
<span class="lineNum">     307 </span>            : }
<a name="308"><span class="lineNum">     308 </span>            : </a>
<span class="lineNum">     309 </span>            : void
<span class="lineNum">     310 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitWasmNeg(MWasmNeg* ins)</span>
<span class="lineNum">     311 </span>            : {
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :     switch (ins-&gt;type()) {</span>
<span class="lineNum">     313 </span>            :       case MIRType::Int32:
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         defineReuseInput(new(alloc()) LNegI(useRegisterAtStart(ins-&gt;input())), ins, 0);</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     316 </span>            :       case MIRType::Float32:
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :         defineReuseInput(new(alloc()) LNegF(useRegisterAtStart(ins-&gt;input())), ins, 0);</span>
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     319 </span>            :       case MIRType::Double:
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :         defineReuseInput(new(alloc()) LNegD(useRegisterAtStart(ins-&gt;input())), ins, 0);</span>
<span class="lineNum">     321 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     322 </span>            :       default:
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         MOZ_CRASH();</span>
<span class="lineNum">     324 </span>            :     }
<span class="lineNum">     325 </span><span class="lineNoCov">          0 : }</span>
<a name="326"><span class="lineNum">     326 </span>            : </a>
<span class="lineNum">     327 </span>            : void
<span class="lineNum">     328 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerUDiv(MDiv* div)</span>
<span class="lineNum">     329 </span>            : {
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :     if (div-&gt;rhs()-&gt;isConstant()) {</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         uint32_t rhs = div-&gt;rhs()-&gt;toConstant()-&gt;toInt32();</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         int32_t shift = FloorLog2(rhs);</span>
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :         LAllocation lhs = useRegisterAtStart(div-&gt;lhs());</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :         if (rhs != 0 &amp;&amp; uint32_t(1) &lt;&lt; shift == rhs) {</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :             LDivPowTwoI* lir = new(alloc()) LDivPowTwoI(lhs, lhs, shift, false);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :             if (div-&gt;fallible())</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :             defineReuseInput(lir, div, 0);</span>
<span class="lineNum">     340 </span>            :         } else {
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :             LUDivOrModConstant* lir = new(alloc()) LUDivOrModConstant(useRegister(div-&gt;lhs()),</span>
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :                                                                       rhs, tempFixed(eax));</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :             if (div-&gt;fallible())</span>
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :                 assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :             defineFixed(lir, div, LAllocation(AnyRegister(edx)));</span>
<span class="lineNum">     346 </span>            :         }
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     348 </span>            :     }
<span class="lineNum">     349 </span>            : 
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :     LUDivOrMod* lir = new(alloc()) LUDivOrMod(useRegister(div-&gt;lhs()),</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :                                               useRegister(div-&gt;rhs()),</span>
<span class="lineNum">     352 </span><span class="lineNoCov">          0 :                                               tempFixed(edx));</span>
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :     if (div-&gt;fallible())</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :     defineFixed(lir, div, LAllocation(AnyRegister(eax)));</span>
<span class="lineNum">     356 </span>            : }
<a name="357"><span class="lineNum">     357 </span>            : </a>
<span class="lineNum">     358 </span>            : void
<span class="lineNum">     359 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerUMod(MMod* mod)</span>
<span class="lineNum">     360 </span>            : {
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :     if (mod-&gt;rhs()-&gt;isConstant()) {</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :         uint32_t rhs = mod-&gt;rhs()-&gt;toConstant()-&gt;toInt32();</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :         int32_t shift = FloorLog2(rhs);</span>
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         if (rhs != 0 &amp;&amp; uint32_t(1) &lt;&lt; shift == rhs) {</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :             LModPowTwoI* lir = new(alloc()) LModPowTwoI(useRegisterAtStart(mod-&gt;lhs()), shift);</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :             if (mod-&gt;fallible())</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :             defineReuseInput(lir, mod, 0);</span>
<span class="lineNum">     370 </span>            :         } else {
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :             LUDivOrModConstant* lir = new(alloc()) LUDivOrModConstant(useRegister(mod-&gt;lhs()),</span>
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                                                                       rhs, tempFixed(edx));</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :             if (mod-&gt;fallible())</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                 assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :             defineFixed(lir, mod, LAllocation(AnyRegister(eax)));</span>
<span class="lineNum">     376 </span>            :         }
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     378 </span>            :     }
<span class="lineNum">     379 </span>            : 
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :     LUDivOrMod* lir = new(alloc()) LUDivOrMod(useRegister(mod-&gt;lhs()),</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                                               useRegister(mod-&gt;rhs()),</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                                               tempFixed(eax));</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :     if (mod-&gt;fallible())</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         assignSnapshot(lir, Bailout_DoubleOutput);</span>
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :     defineFixed(lir, mod, LAllocation(AnyRegister(edx)));</span>
<span class="lineNum">     386 </span>            : }
<a name="387"><span class="lineNum">     387 </span>            : </a>
<span class="lineNum">     388 </span>            : void
<span class="lineNum">     389 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerUrshD(MUrsh* mir)</span>
<span class="lineNum">     390 </span>            : {
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :     MDefinition* lhs = mir-&gt;lhs();</span>
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :     MDefinition* rhs = mir-&gt;rhs();</span>
<span class="lineNum">     393 </span>            : 
<span class="lineNum">     394 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(lhs-&gt;type() == MIRType::Int32);</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(rhs-&gt;type() == MIRType::Int32);</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(mir-&gt;type() == MIRType::Double);</span>
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span>            : #ifdef JS_CODEGEN_X64
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ecx == rcx);</span>
<span class="lineNum">     400 </span>            : #endif
<span class="lineNum">     401 </span>            : 
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :     LUse lhsUse = useRegisterAtStart(lhs);</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :     LAllocation rhsAlloc = rhs-&gt;isConstant() ? useOrConstant(rhs) : useFixed(rhs, ecx);</span>
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :     LUrshD* lir = new(alloc()) LUrshD(lhsUse, rhsAlloc, tempCopy(lhs, 0));</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :     define(lir, mir);</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 : }</span>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<span class="lineNum">     409 </span>            : void
<span class="lineNum">     410 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerTruncateDToInt32(MTruncateToInt32* ins)</span>
<span class="lineNum">     411 </span>            : {
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :     MDefinition* opd = ins-&gt;input();</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(opd-&gt;type() == MIRType::Double);</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :     LDefinition maybeTemp = Assembler::HasSSE3() ? LDefinition::BogusTemp() : tempDouble();</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :     define(new(alloc()) LTruncateDToInt32(useRegister(opd), maybeTemp), ins);</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 : }</span>
<a name="418"><span class="lineNum">     418 </span>            : </a>
<span class="lineNum">     419 </span>            : void
<span class="lineNum">     420 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerTruncateFToInt32(MTruncateToInt32* ins)</span>
<span class="lineNum">     421 </span>            : {
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :     MDefinition* opd = ins-&gt;input();</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(opd-&gt;type() == MIRType::Float32);</span>
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :     LDefinition maybeTemp = Assembler::HasSSE3() ? LDefinition::BogusTemp() : tempFloat32();</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :     define(new(alloc()) LTruncateFToInt32(useRegister(opd), maybeTemp), ins);</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 : }</span>
<a name="428"><span class="lineNum">     428 </span>            : </a>
<span class="lineNum">     429 </span>            : void
<span class="lineNum">     430 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerCompareExchangeTypedArrayElement(MCompareExchangeTypedArrayElement* ins,</span>
<span class="lineNum">     431 </span>            :                                                              bool useI386ByteRegisters)
<span class="lineNum">     432 </span>            : {
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;arrayType() != Scalar::Float32);</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;arrayType() != Scalar::Float64);</span>
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;elements()-&gt;type() == MIRType::Elements);</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;index()-&gt;type() == MIRType::Int32);</span>
<span class="lineNum">     438 </span>            : 
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :     const LUse elements = useRegister(ins-&gt;elements());</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :     const LAllocation index = useRegisterOrConstant(ins-&gt;index());</span>
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span>            :     // If the target is a floating register then we need a temp at the
<span class="lineNum">     443 </span>            :     // lower level; that temp must be eax.
<span class="lineNum">     444 </span>            :     //
<span class="lineNum">     445 </span>            :     // Otherwise the target (if used) is an integer register, which
<span class="lineNum">     446 </span>            :     // must be eax.  If the target is not used the machine code will
<span class="lineNum">     447 </span>            :     // still clobber eax, so just pretend it's used.
<span class="lineNum">     448 </span>            :     //
<span class="lineNum">     449 </span>            :     // oldval must be in a register.
<span class="lineNum">     450 </span>            :     //
<span class="lineNum">     451 </span>            :     // newval must be in a register.  If the source is a byte array
<span class="lineNum">     452 </span>            :     // then newval must be a register that has a byte size: on x86
<span class="lineNum">     453 </span>            :     // this must be ebx, ecx, or edx (eax is taken for the output).
<span class="lineNum">     454 </span>            :     //
<span class="lineNum">     455 </span>            :     // Bug #1077036 describes some further optimization opportunities.
<span class="lineNum">     456 </span>            : 
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :     bool fixedOutput = false;</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :     LDefinition tempDef = LDefinition::BogusTemp();</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :     LAllocation newval;</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :     if (ins-&gt;arrayType() == Scalar::Uint32 &amp;&amp; IsFloatingPointType(ins-&gt;type())) {</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :         tempDef = tempFixed(eax);</span>
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :         newval = useRegister(ins-&gt;newval());</span>
<span class="lineNum">     463 </span>            :     } else {
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :         fixedOutput = true;</span>
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :         if (useI386ByteRegisters &amp;&amp; ins-&gt;isByteArray())</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :             newval = useFixed(ins-&gt;newval(), ebx);</span>
<span class="lineNum">     467 </span>            :         else
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :             newval = useRegister(ins-&gt;newval());</span>
<span class="lineNum">     469 </span>            :     }
<span class="lineNum">     470 </span>            : 
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :     const LAllocation oldval = useRegister(ins-&gt;oldval());</span>
<span class="lineNum">     472 </span>            : 
<span class="lineNum">     473 </span>            :     LCompareExchangeTypedArrayElement* lir =
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :         new(alloc()) LCompareExchangeTypedArrayElement(elements, index, oldval, newval, tempDef);</span>
<span class="lineNum">     475 </span>            : 
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :     if (fixedOutput)</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         defineFixed(lir, ins, LAllocation(AnyRegister(eax)));</span>
<span class="lineNum">     478 </span>            :     else
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :         define(lir, ins);</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 : }</span>
<a name="481"><span class="lineNum">     481 </span>            : </a>
<span class="lineNum">     482 </span>            : void
<span class="lineNum">     483 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerAtomicExchangeTypedArrayElement(MAtomicExchangeTypedArrayElement* ins,</span>
<span class="lineNum">     484 </span>            :                                                             bool useI386ByteRegisters)
<span class="lineNum">     485 </span>            : {
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;arrayType() &lt;= Scalar::Uint32);</span>
<span class="lineNum">     487 </span>            : 
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;elements()-&gt;type() == MIRType::Elements);</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;index()-&gt;type() == MIRType::Int32);</span>
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :     const LUse elements = useRegister(ins-&gt;elements());</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :     const LAllocation index = useRegisterOrConstant(ins-&gt;index());</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :     const LAllocation value = useRegister(ins-&gt;value());</span>
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span>            :     // The underlying instruction is XCHG, which can operate on any
<span class="lineNum">     496 </span>            :     // register.
<span class="lineNum">     497 </span>            :     //
<span class="lineNum">     498 </span>            :     // If the target is a floating register (for Uint32) then we need
<span class="lineNum">     499 </span>            :     // a temp into which to exchange.
<span class="lineNum">     500 </span>            :     //
<span class="lineNum">     501 </span>            :     // If the source is a byte array then we need a register that has
<span class="lineNum">     502 </span>            :     // a byte size; in this case -- on x86 only -- pin the output to
<span class="lineNum">     503 </span>            :     // an appropriate register and use that as a temp in the back-end.
<span class="lineNum">     504 </span>            : 
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :     LDefinition tempDef = LDefinition::BogusTemp();</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :     if (ins-&gt;arrayType() == Scalar::Uint32) {</span>
<span class="lineNum">     507 </span>            :         // This restriction is bug 1077305.
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ins-&gt;type() == MIRType::Double);</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :         tempDef = temp();</span>
<span class="lineNum">     510 </span>            :     }
<span class="lineNum">     511 </span>            : 
<span class="lineNum">     512 </span>            :     LAtomicExchangeTypedArrayElement* lir =
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         new(alloc()) LAtomicExchangeTypedArrayElement(elements, index, value, tempDef);</span>
<span class="lineNum">     514 </span>            : 
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :     if (useI386ByteRegisters &amp;&amp; ins-&gt;isByteArray())</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :         defineFixed(lir, ins, LAllocation(AnyRegister(eax)));</span>
<span class="lineNum">     517 </span>            :     else
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :         define(lir, ins);</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 : }</span>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<span class="lineNum">     521 </span>            : void
<span class="lineNum">     522 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::lowerAtomicTypedArrayElementBinop(MAtomicTypedArrayElementBinop* ins,</span>
<span class="lineNum">     523 </span>            :                                                          bool useI386ByteRegisters)
<span class="lineNum">     524 </span>            : {
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;arrayType() != Scalar::Uint8Clamped);</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;arrayType() != Scalar::Float32);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;arrayType() != Scalar::Float64);</span>
<span class="lineNum">     528 </span>            : 
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;elements()-&gt;type() == MIRType::Elements);</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(ins-&gt;index()-&gt;type() == MIRType::Int32);</span>
<span class="lineNum">     531 </span>            : 
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :     const LUse elements = useRegister(ins-&gt;elements());</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :     const LAllocation index = useRegisterOrConstant(ins-&gt;index());</span>
<span class="lineNum">     534 </span>            : 
<span class="lineNum">     535 </span>            :     // Case 1: the result of the operation is not used.
<span class="lineNum">     536 </span>            :     //
<span class="lineNum">     537 </span>            :     // We'll emit a single instruction: LOCK ADD, LOCK SUB, LOCK AND,
<span class="lineNum">     538 </span>            :     // LOCK OR, or LOCK XOR.  We can do this even for the Uint32 case.
<span class="lineNum">     539 </span>            : 
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :     if (!ins-&gt;hasUses()) {</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         LAllocation value;</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         if (useI386ByteRegisters &amp;&amp; ins-&gt;isByteArray() &amp;&amp; !ins-&gt;value()-&gt;isConstant())</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :             value = useFixed(ins-&gt;value(), ebx);</span>
<span class="lineNum">     544 </span>            :         else
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :             value = useRegisterOrConstant(ins-&gt;value());</span>
<span class="lineNum">     546 </span>            : 
<span class="lineNum">     547 </span>            :         LAtomicTypedArrayElementBinopForEffect* lir =
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :             new(alloc()) LAtomicTypedArrayElementBinopForEffect(elements, index, value);</span>
<span class="lineNum">     549 </span>            : 
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         add(lir, ins);</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     552 </span>            :     }
<span class="lineNum">     553 </span>            : 
<span class="lineNum">     554 </span>            :     // Case 2: the result of the operation is used.
<span class="lineNum">     555 </span>            :     //
<span class="lineNum">     556 </span>            :     // For ADD and SUB we'll use XADD:
<span class="lineNum">     557 </span>            :     //
<span class="lineNum">     558 </span>            :     //    movl       src, output
<span class="lineNum">     559 </span>            :     //    lock xaddl output, mem
<span class="lineNum">     560 </span>            :     //
<span class="lineNum">     561 </span>            :     // For the 8-bit variants XADD needs a byte register for the output.
<span class="lineNum">     562 </span>            :     //
<span class="lineNum">     563 </span>            :     // For AND/OR/XOR we need to use a CMPXCHG loop:
<span class="lineNum">     564 </span>            :     //
<span class="lineNum">     565 </span>            :     //    movl          *mem, eax
<span class="lineNum">     566 </span>            :     // L: mov           eax, temp
<span class="lineNum">     567 </span>            :     //    andl          src, temp
<span class="lineNum">     568 </span>            :     //    lock cmpxchg  temp, mem  ; reads eax also
<span class="lineNum">     569 </span>            :     //    jnz           L
<span class="lineNum">     570 </span>            :     //    ; result in eax
<span class="lineNum">     571 </span>            :     //
<span class="lineNum">     572 </span>            :     // Note the placement of L, cmpxchg will update eax with *mem if
<span class="lineNum">     573 </span>            :     // *mem does not have the expected value, so reloading it at the
<span class="lineNum">     574 </span>            :     // top of the loop would be redundant.
<span class="lineNum">     575 </span>            :     //
<span class="lineNum">     576 </span>            :     // If the array is not a uint32 array then:
<span class="lineNum">     577 </span>            :     //  - eax should be the output (one result of the cmpxchg)
<span class="lineNum">     578 </span>            :     //  - there is a temp, which must have a byte register if
<span class="lineNum">     579 </span>            :     //    the array has 1-byte elements elements
<span class="lineNum">     580 </span>            :     //
<span class="lineNum">     581 </span>            :     // If the array is a uint32 array then:
<span class="lineNum">     582 </span>            :     //  - eax is the first temp
<span class="lineNum">     583 </span>            :     //  - we also need a second temp
<span class="lineNum">     584 </span>            :     //
<span class="lineNum">     585 </span>            :     // There are optimization opportunities:
<span class="lineNum">     586 </span>            :     //  - better register allocation in the x86 8-bit case, Bug #1077036.
<span class="lineNum">     587 </span>            : 
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :     bool bitOp = !(ins-&gt;operation() == AtomicFetchAddOp || ins-&gt;operation() == AtomicFetchSubOp);</span>
<span class="lineNum">     589 </span><span class="lineNoCov">          0 :     bool fixedOutput = true;</span>
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :     bool reuseInput = false;</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :     LDefinition tempDef1 = LDefinition::BogusTemp();</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :     LDefinition tempDef2 = LDefinition::BogusTemp();</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :     LAllocation value;</span>
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :     if (ins-&gt;arrayType() == Scalar::Uint32 &amp;&amp; IsFloatingPointType(ins-&gt;type())) {</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :         value = useRegisterOrConstant(ins-&gt;value());</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :         fixedOutput = false;</span>
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :         if (bitOp) {</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :             tempDef1 = tempFixed(eax);</span>
<span class="lineNum">     600 </span><span class="lineNoCov">          0 :             tempDef2 = temp();</span>
<span class="lineNum">     601 </span>            :         } else {
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :             tempDef1 = temp();</span>
<span class="lineNum">     603 </span>            :         }
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :     } else if (useI386ByteRegisters &amp;&amp; ins-&gt;isByteArray()) {</span>
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :         if (ins-&gt;value()-&gt;isConstant())</span>
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :             value = useRegisterOrConstant(ins-&gt;value());</span>
<span class="lineNum">     607 </span>            :         else
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :             value = useFixed(ins-&gt;value(), ebx);</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :         if (bitOp)</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :             tempDef1 = tempFixed(ecx);</span>
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :     } else if (bitOp) {</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :         value = useRegisterOrConstant(ins-&gt;value());</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         tempDef1 = temp();</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :     } else if (ins-&gt;value()-&gt;isConstant()) {</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :         fixedOutput = false;</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :         value = useRegisterOrConstant(ins-&gt;value());</span>
<span class="lineNum">     617 </span>            :     } else {
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         fixedOutput = false;</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         reuseInput = true;</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         value = useRegisterAtStart(ins-&gt;value());</span>
<span class="lineNum">     621 </span>            :     }
<span class="lineNum">     622 </span>            : 
<span class="lineNum">     623 </span>            :     LAtomicTypedArrayElementBinop* lir =
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :         new(alloc()) LAtomicTypedArrayElementBinop(elements, index, value, tempDef1, tempDef2);</span>
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :     if (fixedOutput)</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :         defineFixed(lir, ins, LAllocation(AnyRegister(eax)));</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :     else if (reuseInput)</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :         defineReuseInput(lir, ins, LAtomicTypedArrayElementBinop::valueOp);</span>
<span class="lineNum">     630 </span>            :     else
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         define(lir, ins);</span>
<span class="lineNum">     632 </span>            : }
<a name="633"><span class="lineNum">     633 </span>            : </a>
<span class="lineNum">     634 </span>            : void
<span class="lineNum">     635 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdInsertElement(MSimdInsertElement* ins)</span>
<span class="lineNum">     636 </span>            : {
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;type()));</span>
<span class="lineNum">     638 </span>            : 
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :     LUse vec = useRegisterAtStart(ins-&gt;vector());</span>
<span class="lineNum">     640 </span><span class="lineNoCov">          0 :     LUse val = useRegister(ins-&gt;value());</span>
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :     switch (ins-&gt;type()) {</span>
<span class="lineNum">     642 </span>            :       case MIRType::Int8x16:
<span class="lineNum">     643 </span>            :       case MIRType::Bool8x16:
<span class="lineNum">     644 </span>            :         // When SSE 4.1 is not available, we need to go via the stack.
<span class="lineNum">     645 </span>            :         // This requires the value to be inserted to be in %eax-%edx.
<span class="lineNum">     646 </span>            :         // Pick %ebx since other instructions use %eax or %ecx hard-wired.
<span class="lineNum">     647 </span>            : #if defined(JS_CODEGEN_X86)
<span class="lineNum">     648 </span>            :         if (!AssemblerX86Shared::HasSSE41())
<span class="lineNum">     649 </span>            :             val = useFixed(ins-&gt;value(), ebx);
<span class="lineNum">     650 </span>            : #endif
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :         defineReuseInput(new(alloc()) LSimdInsertElementI(vec, val), ins, 0);</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     653 </span>            :       case MIRType::Int16x8:
<span class="lineNum">     654 </span>            :       case MIRType::Int32x4:
<span class="lineNum">     655 </span>            :       case MIRType::Bool16x8:
<span class="lineNum">     656 </span>            :       case MIRType::Bool32x4:
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :         defineReuseInput(new(alloc()) LSimdInsertElementI(vec, val), ins, 0);</span>
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     659 </span>            :       case MIRType::Float32x4:
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :         defineReuseInput(new(alloc()) LSimdInsertElementF(vec, val), ins, 0);</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     662 </span>            :       default:
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unknown SIMD kind when generating constant&quot;);</span>
<span class="lineNum">     664 </span>            :     }
<span class="lineNum">     665 </span><span class="lineNoCov">          0 : }</span>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<span class="lineNum">     667 </span>            : void
<span class="lineNum">     668 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdExtractElement(MSimdExtractElement* ins)</span>
<span class="lineNum">     669 </span>            : {
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;input()-&gt;type()));</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(!IsSimdType(ins-&gt;type()));</span>
<span class="lineNum">     672 </span>            : 
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :     switch (ins-&gt;input()-&gt;type()) {</span>
<span class="lineNum">     674 </span>            :       case MIRType::Int8x16:
<span class="lineNum">     675 </span>            :       case MIRType::Int16x8:
<span class="lineNum">     676 </span>            :       case MIRType::Int32x4: {
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ins-&gt;signedness() != SimdSign::NotApplicable);</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :         LUse use = useRegisterAtStart(ins-&gt;input());</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         if (ins-&gt;type() == MIRType::Double) {</span>
<span class="lineNum">     680 </span>            :             // Extract an Uint32 lane into a double.
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :             MOZ_ASSERT(ins-&gt;signedness() == SimdSign::Unsigned);</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :             define(new (alloc()) LSimdExtractElementU2D(use, temp()), ins);</span>
<span class="lineNum">     683 </span>            :         } else {
<span class="lineNum">     684 </span><span class="lineNoCov">          0 :             auto* lir = new (alloc()) LSimdExtractElementI(use);</span>
<span class="lineNum">     685 </span>            : #if defined(JS_CODEGEN_X86)
<span class="lineNum">     686 </span>            :             // On x86 (32-bit), we may need to use movsbl or movzbl instructions
<span class="lineNum">     687 </span>            :             // to sign or zero extend the extracted lane to 32 bits. The 8-bit
<span class="lineNum">     688 </span>            :             // version of these instructions require a source register that is
<span class="lineNum">     689 </span>            :             // %al, %bl, %cl, or %dl.
<span class="lineNum">     690 </span>            :             // Fix it to %ebx since we can't express that constraint better.
<span class="lineNum">     691 </span>            :             if (ins-&gt;input()-&gt;type() == MIRType::Int8x16) {
<span class="lineNum">     692 </span>            :                 defineFixed(lir, ins, LAllocation(AnyRegister(ebx)));
<span class="lineNum">     693 </span>            :                 return;
<span class="lineNum">     694 </span>            :             }
<span class="lineNum">     695 </span>            : #endif
<span class="lineNum">     696 </span><span class="lineNoCov">          0 :             define(lir, ins);</span>
<span class="lineNum">     697 </span>            :         }
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     699 </span>            :       }
<span class="lineNum">     700 </span>            :       case MIRType::Float32x4: {
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ins-&gt;signedness() == SimdSign::NotApplicable);</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :         LUse use = useRegisterAtStart(ins-&gt;input());</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :         define(new(alloc()) LSimdExtractElementF(use), ins);</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     705 </span>            :       }
<span class="lineNum">     706 </span>            :       case MIRType::Bool8x16:
<span class="lineNum">     707 </span>            :       case MIRType::Bool16x8:
<span class="lineNum">     708 </span>            :       case MIRType::Bool32x4: {
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ins-&gt;signedness() == SimdSign::NotApplicable);</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :         LUse use = useRegisterAtStart(ins-&gt;input());</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :         define(new(alloc()) LSimdExtractElementB(use), ins);</span>
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     713 </span>            :       }
<span class="lineNum">     714 </span>            :       default:
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unknown SIMD kind when extracting element&quot;);</span>
<span class="lineNum">     716 </span>            :     }
<span class="lineNum">     717 </span><span class="lineNoCov">          0 : }</span>
<a name="718"><span class="lineNum">     718 </span>            : </a>
<span class="lineNum">     719 </span>            : void
<span class="lineNum">     720 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdBinaryArith(MSimdBinaryArith* ins)</span>
<span class="lineNum">     721 </span>            : {
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;lhs()-&gt;type()));</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;rhs()-&gt;type()));</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;type()));</span>
<span class="lineNum">     725 </span>            : 
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :     MDefinition* lhs = ins-&gt;lhs();</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :     MDefinition* rhs = ins-&gt;rhs();</span>
<span class="lineNum">     728 </span>            : 
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :     if (ins-&gt;isCommutative())</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :         ReorderCommutative(&amp;lhs, &amp;rhs, ins);</span>
<span class="lineNum">     731 </span>            : 
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :     switch (ins-&gt;type()) {</span>
<span class="lineNum">     733 </span>            :       case MIRType::Int8x16: {
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :           LSimdBinaryArithIx16* lir = new (alloc()) LSimdBinaryArithIx16();</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :           lir-&gt;setTemp(0, LDefinition::BogusTemp());</span>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :           lowerForFPU(lir, ins, lhs, rhs);</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :           return;</span>
<span class="lineNum">     738 </span>            :       }
<span class="lineNum">     739 </span>            : 
<span class="lineNum">     740 </span>            :       case MIRType::Int16x8: {
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :           LSimdBinaryArithIx8* lir = new (alloc()) LSimdBinaryArithIx8();</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :           lir-&gt;setTemp(0, LDefinition::BogusTemp());</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :           lowerForFPU(lir, ins, lhs, rhs);</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :           return;</span>
<span class="lineNum">     745 </span>            :       }
<span class="lineNum">     746 </span>            : 
<span class="lineNum">     747 </span>            :       case MIRType::Int32x4: {
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :           LSimdBinaryArithIx4* lir = new (alloc()) LSimdBinaryArithIx4();</span>
<span class="lineNum">     749 </span>            :           bool needsTemp =
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :               ins-&gt;operation() == MSimdBinaryArith::Op_mul &amp;&amp; !MacroAssembler::HasSSE41();</span>
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :           lir-&gt;setTemp(0, needsTemp ? temp(LDefinition::SIMD128INT) : LDefinition::BogusTemp());</span>
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :           lowerForFPU(lir, ins, lhs, rhs);</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :           return;</span>
<span class="lineNum">     754 </span>            :       }
<span class="lineNum">     755 </span>            : 
<span class="lineNum">     756 </span>            :       case MIRType::Float32x4: {
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :           LSimdBinaryArithFx4* lir = new (alloc()) LSimdBinaryArithFx4();</span>
<span class="lineNum">     758 </span>            : 
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :           bool needsTemp = ins-&gt;operation() == MSimdBinaryArith::Op_max ||</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :               ins-&gt;operation() == MSimdBinaryArith::Op_minNum ||</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :               ins-&gt;operation() == MSimdBinaryArith::Op_maxNum;</span>
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :           lir-&gt;setTemp(0,</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                        needsTemp ? temp(LDefinition::SIMD128FLOAT) : LDefinition::BogusTemp());</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :           lowerForFPU(lir, ins, lhs, rhs);</span>
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :           return;</span>
<span class="lineNum">     766 </span>            :       }
<span class="lineNum">     767 </span>            : 
<span class="lineNum">     768 </span>            :       default:
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;unknown simd type on binary arith operation&quot;);</span>
<span class="lineNum">     770 </span>            :     }
<span class="lineNum">     771 </span>            : }
<a name="772"><span class="lineNum">     772 </span>            : </a>
<span class="lineNum">     773 </span>            : void
<span class="lineNum">     774 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdBinarySaturating(MSimdBinarySaturating* ins)</span>
<span class="lineNum">     775 </span>            : {
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;lhs()-&gt;type()));</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;rhs()-&gt;type()));</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;type()));</span>
<span class="lineNum">     779 </span>            : 
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :     MDefinition* lhs = ins-&gt;lhs();</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :     MDefinition* rhs = ins-&gt;rhs();</span>
<span class="lineNum">     782 </span>            : 
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :     if (ins-&gt;isCommutative())</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :         ReorderCommutative(&amp;lhs, &amp;rhs, ins);</span>
<span class="lineNum">     785 </span>            : 
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :     LSimdBinarySaturating* lir = new (alloc()) LSimdBinarySaturating();</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :     lowerForFPU(lir, ins, lhs, rhs);</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 : }</span>
<a name="789"><span class="lineNum">     789 </span>            : </a>
<span class="lineNum">     790 </span>            : void
<span class="lineNum">     791 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdSelect(MSimdSelect* ins)</span>
<span class="lineNum">     792 </span>            : {
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;type()));</span>
<span class="lineNum">     794 </span>            : 
<span class="lineNum">     795 </span><span class="lineNoCov">          0 :     LSimdSelect* lins = new(alloc()) LSimdSelect;</span>
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :     MDefinition* r0 = ins-&gt;getOperand(0);</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :     MDefinition* r1 = ins-&gt;getOperand(1);</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :     MDefinition* r2 = ins-&gt;getOperand(2);</span>
<span class="lineNum">     799 </span>            : 
<span class="lineNum">     800 </span><span class="lineNoCov">          0 :     lins-&gt;setOperand(0, useRegister(r0));</span>
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :     lins-&gt;setOperand(1, useRegister(r1));</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :     lins-&gt;setOperand(2, useRegister(r2));</span>
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :     lins-&gt;setTemp(0, temp(LDefinition::SIMD128FLOAT));</span>
<span class="lineNum">     804 </span>            : 
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :     define(lins, ins);</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 : }</span>
<a name="807"><span class="lineNum">     807 </span>            : </a>
<span class="lineNum">     808 </span>            : void
<span class="lineNum">     809 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdSplat(MSimdSplat* ins)</span>
<span class="lineNum">     810 </span>            : {
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :     LAllocation x = useRegisterAtStart(ins-&gt;getOperand(0));</span>
<span class="lineNum">     812 </span>            : 
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :     switch (ins-&gt;type()) {</span>
<span class="lineNum">     814 </span>            :       case MIRType::Int8x16:
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :         define(new (alloc()) LSimdSplatX16(x), ins);</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     817 </span>            :       case MIRType::Int16x8:
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         define(new (alloc()) LSimdSplatX8(x), ins);</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     820 </span>            :       case MIRType::Int32x4:
<span class="lineNum">     821 </span>            :       case MIRType::Float32x4:
<span class="lineNum">     822 </span>            :       case MIRType::Bool8x16:
<span class="lineNum">     823 </span>            :       case MIRType::Bool16x8:
<span class="lineNum">     824 </span>            :       case MIRType::Bool32x4:
<span class="lineNum">     825 </span>            :         // Use the SplatX4 instruction for all boolean splats. Since the input
<span class="lineNum">     826 </span>            :         // value is a 32-bit int that is either 0 or -1, the X4 splat gives
<span class="lineNum">     827 </span>            :         // the right result for all boolean geometries.
<span class="lineNum">     828 </span>            :         // For floats, (Non-AVX) codegen actually wants the input and the output
<span class="lineNum">     829 </span>            :         // to be in the same register, but we can't currently use
<span class="lineNum">     830 </span>            :         // defineReuseInput because they have different types (scalar vs
<span class="lineNum">     831 </span>            :         // vector), so a spill slot for one may not be suitable for the other.
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :         define(new (alloc()) LSimdSplatX4(x), ins);</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     834 </span>            :       default:
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unknown SIMD kind&quot;);</span>
<span class="lineNum">     836 </span>            :     }
<span class="lineNum">     837 </span><span class="lineNoCov">          0 : }</span>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<span class="lineNum">     839 </span>            : void
<span class="lineNum">     840 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdValueX4(MSimdValueX4* ins)</span>
<span class="lineNum">     841 </span>            : {
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :     switch (ins-&gt;type()) {</span>
<span class="lineNum">     843 </span>            :       case MIRType::Float32x4: {
<span class="lineNum">     844 </span>            :         // Ideally, x would be used at start and reused for the output, however
<span class="lineNum">     845 </span>            :         // register allocation currently doesn't permit us to tie together two
<span class="lineNum">     846 </span>            :         // virtual registers with different types.
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :         LAllocation x = useRegister(ins-&gt;getOperand(0));</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         LAllocation y = useRegister(ins-&gt;getOperand(1));</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         LAllocation z = useRegister(ins-&gt;getOperand(2));</span>
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :         LAllocation w = useRegister(ins-&gt;getOperand(3));</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         LDefinition t = temp(LDefinition::SIMD128FLOAT);</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :         define(new (alloc()) LSimdValueFloat32x4(x, y, z, w, t), ins);</span>
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     854 </span>            :       }
<span class="lineNum">     855 </span>            :       case MIRType::Bool32x4:
<span class="lineNum">     856 </span>            :       case MIRType::Int32x4: {
<span class="lineNum">     857 </span>            :         // No defineReuseInput =&gt; useAtStart for everyone.
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         LAllocation x = useRegisterAtStart(ins-&gt;getOperand(0));</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         LAllocation y = useRegisterAtStart(ins-&gt;getOperand(1));</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :         LAllocation z = useRegisterAtStart(ins-&gt;getOperand(2));</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         LAllocation w = useRegisterAtStart(ins-&gt;getOperand(3));</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :         define(new(alloc()) LSimdValueInt32x4(x, y, z, w), ins);</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :         break;</span>
<span class="lineNum">     864 </span>            :       }
<span class="lineNum">     865 </span>            :       default:
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unknown SIMD kind&quot;);</span>
<span class="lineNum">     867 </span>            :     }
<span class="lineNum">     868 </span><span class="lineNoCov">          0 : }</span>
<a name="869"><span class="lineNum">     869 </span>            : </a>
<span class="lineNum">     870 </span>            : void
<span class="lineNum">     871 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdSwizzle(MSimdSwizzle* ins)</span>
<span class="lineNum">     872 </span>            : {
<span class="lineNum">     873 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;input()-&gt;type()));</span>
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;type()));</span>
<span class="lineNum">     875 </span>            : 
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :     if (IsIntegerSimdType(ins-&gt;input()-&gt;type())) {</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :         LUse use = useRegisterAtStart(ins-&gt;input());</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :         LSimdSwizzleI* lir = new (alloc()) LSimdSwizzleI(use);</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :         define(lir, ins);</span>
<span class="lineNum">     880 </span>            :         // We need a GPR temp register for pre-SSSE3 codegen (no vpshufb).
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :         if (Assembler::HasSSSE3()) {</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :             lir-&gt;setTemp(0, LDefinition::BogusTemp());</span>
<span class="lineNum">     883 </span>            :         } else {
<span class="lineNum">     884 </span>            :             // The temp must be a GPR usable with 8-bit loads and stores.
<span class="lineNum">     885 </span>            : #if defined(JS_CODEGEN_X86)
<span class="lineNum">     886 </span>            :             lir-&gt;setTemp(0, tempFixed(ebx));
<span class="lineNum">     887 </span>            : #else
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :             lir-&gt;setTemp(0, temp());</span>
<span class="lineNum">     889 </span>            : #endif
<span class="lineNum">     890 </span>            :         }
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :     } else if (ins-&gt;input()-&gt;type() == MIRType::Float32x4) {</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :         LUse use = useRegisterAtStart(ins-&gt;input());</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :         LSimdSwizzleF* lir = new (alloc()) LSimdSwizzleF(use);</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :         define(lir, ins);</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :         lir-&gt;setTemp(0, LDefinition::BogusTemp());</span>
<span class="lineNum">     896 </span>            :     } else {
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unknown SIMD kind when getting lane&quot;);</span>
<span class="lineNum">     898 </span>            :     }
<span class="lineNum">     899 </span><span class="lineNoCov">          0 : }</span>
<a name="900"><span class="lineNum">     900 </span>            : </a>
<span class="lineNum">     901 </span>            : void
<span class="lineNum">     902 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdShuffle(MSimdShuffle* ins)</span>
<span class="lineNum">     903 </span>            : {
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;lhs()-&gt;type()));</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;rhs()-&gt;type()));</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;type()));</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :     if (ins-&gt;type() == MIRType::Int32x4 || ins-&gt;type() == MIRType::Float32x4) {</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :         bool zFromLHS = ins-&gt;lane(2) &lt; 4;</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :         bool wFromLHS = ins-&gt;lane(3) &lt; 4;</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :         uint32_t lanesFromLHS = (ins-&gt;lane(0) &lt; 4) + (ins-&gt;lane(1) &lt; 4) + zFromLHS + wFromLHS;</span>
<span class="lineNum">     911 </span>            : 
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :         LSimdShuffleX4* lir = new (alloc()) LSimdShuffleX4();</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :         lowerForFPU(lir, ins, ins-&gt;lhs(), ins-&gt;rhs());</span>
<span class="lineNum">     914 </span>            : 
<span class="lineNum">     915 </span>            :         // See codegen for requirements details.
<span class="lineNum">     916 </span>            :         LDefinition temp =
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :           (lanesFromLHS == 3) ? tempCopy(ins-&gt;rhs(), 1) : LDefinition::BogusTemp();</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :         lir-&gt;setTemp(0, temp);</span>
<span class="lineNum">     919 </span>            :     } else {
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ins-&gt;type() == MIRType::Int8x16 || ins-&gt;type() == MIRType::Int16x8);</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :         LSimdShuffle* lir = new (alloc()) LSimdShuffle();</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :         lir-&gt;setOperand(0, useRegister(ins-&gt;lhs()));</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         lir-&gt;setOperand(1, useRegister(ins-&gt;rhs()));</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :         define(lir, ins);</span>
<span class="lineNum">     925 </span>            :         // We need a GPR temp register for pre-SSSE3 codegen, and an SSE temp
<span class="lineNum">     926 </span>            :         // when using pshufb.
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :         if (Assembler::HasSSSE3()) {</span>
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :             lir-&gt;setTemp(0, temp(LDefinition::SIMD128INT));</span>
<span class="lineNum">     929 </span>            :         } else {
<span class="lineNum">     930 </span>            :             // The temp must be a GPR usable with 8-bit loads and stores.
<span class="lineNum">     931 </span>            : #if defined(JS_CODEGEN_X86)
<span class="lineNum">     932 </span>            :             lir-&gt;setTemp(0, tempFixed(ebx));
<span class="lineNum">     933 </span>            : #else
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :             lir-&gt;setTemp(0, temp());</span>
<span class="lineNum">     935 </span>            : #endif
<span class="lineNum">     936 </span>            :         }
<span class="lineNum">     937 </span>            :     }
<span class="lineNum">     938 </span><span class="lineNoCov">          0 : }</span>
<a name="939"><span class="lineNum">     939 </span>            : </a>
<span class="lineNum">     940 </span>            : void
<span class="lineNum">     941 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitSimdGeneralShuffle(MSimdGeneralShuffle* ins)</span>
<span class="lineNum">     942 </span>            : {
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsSimdType(ins-&gt;type()));</span>
<span class="lineNum">     944 </span>            : 
<span class="lineNum">     945 </span>            :     LSimdGeneralShuffleBase* lir;
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :     if (IsIntegerSimdType(ins-&gt;type())) {</span>
<span class="lineNum">     947 </span>            : #if defined(JS_CODEGEN_X86)
<span class="lineNum">     948 </span>            :         // The temp register must be usable with 8-bit load and store
<span class="lineNum">     949 </span>            :         // instructions, so one of %eax-%edx.
<span class="lineNum">     950 </span>            :         LDefinition t;
<span class="lineNum">     951 </span>            :         if (ins-&gt;type() == MIRType::Int8x16)
<span class="lineNum">     952 </span>            :             t = tempFixed(ebx);
<span class="lineNum">     953 </span>            :         else
<span class="lineNum">     954 </span>            :             t = temp();
<span class="lineNum">     955 </span>            : #else
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :         LDefinition t = temp();</span>
<span class="lineNum">     957 </span>            : #endif
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :         lir = new (alloc()) LSimdGeneralShuffleI(t);</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :     } else if (ins-&gt;type() == MIRType::Float32x4) {</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :         lir = new (alloc()) LSimdGeneralShuffleF(temp());</span>
<span class="lineNum">     961 </span>            :     } else {
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :         MOZ_CRASH(&quot;Unknown SIMD kind when doing a shuffle&quot;);</span>
<span class="lineNum">     963 </span>            :     }
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :     if (!lir-&gt;init(alloc(), ins-&gt;numVectors() + ins-&gt;numLanes()))</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :         return;</span>
<span class="lineNum">     967 </span>            : 
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :     for (unsigned i = 0; i &lt; ins-&gt;numVectors(); i++) {</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(IsSimdType(ins-&gt;vector(i)-&gt;type()));</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 :         lir-&gt;setOperand(i, useRegister(ins-&gt;vector(i)));</span>
<span class="lineNum">     971 </span>            :     }
<span class="lineNum">     972 </span>            : 
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :     for (unsigned i = 0; i &lt; ins-&gt;numLanes(); i++) {</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :         MOZ_ASSERT(ins-&gt;lane(i)-&gt;type() == MIRType::Int32);</span>
<span class="lineNum">     975 </span>            :         // Note that there can be up to 16 lane arguments, so we can't assume
<span class="lineNum">     976 </span>            :         // that they all get an allocated register.
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :         lir-&gt;setOperand(i + ins-&gt;numVectors(), use(ins-&gt;lane(i)));</span>
<span class="lineNum">     978 </span>            :     }
<span class="lineNum">     979 </span>            : 
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :     assignSnapshot(lir, Bailout_BoundsCheck);</span>
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :     define(lir, ins);</span>
<span class="lineNum">     982 </span>            : }
<a name="983"><span class="lineNum">     983 </span>            : </a>
<span class="lineNum">     984 </span>            : void
<span class="lineNum">     985 </span><span class="lineNoCov">          0 : LIRGeneratorX86Shared::visitCopySign(MCopySign* ins)</span>
<span class="lineNum">     986 </span>            : {
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :     MDefinition* lhs = ins-&gt;lhs();</span>
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :     MDefinition* rhs = ins-&gt;rhs();</span>
<span class="lineNum">     989 </span>            : 
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(IsFloatingPointType(lhs-&gt;type()));</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(lhs-&gt;type() == rhs-&gt;type());</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :     MOZ_ASSERT(lhs-&gt;type() == ins-&gt;type());</span>
<span class="lineNum">     993 </span>            : 
<span class="lineNum">     994 </span>            :     LInstructionHelper&lt;1, 2, 2&gt;* lir;
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :     if (lhs-&gt;type() == MIRType::Double)</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :         lir = new(alloc()) LCopySignD();</span>
<span class="lineNum">     997 </span>            :     else
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :         lir = new(alloc()) LCopySignF();</span>
<span class="lineNum">     999 </span>            : 
<span class="lineNum">    1000 </span>            :     // As lowerForFPU, but we want rhs to be in a FP register too.
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :     lir-&gt;setOperand(0, useRegisterAtStart(lhs));</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :     lir-&gt;setOperand(1, lhs != rhs ? useRegister(rhs) : useRegisterAtStart(rhs));</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :     if (!Assembler::HasAVX())</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         defineReuseInput(lir, ins, 0);</span>
<span class="lineNum">    1005 </span>            :     else
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         define(lir, ins);</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
