cell=49 inst=1 term=9970 leaf=901 net=1865 parm=6986 alias=0                    
c M7S_DLL
i clkin
i pwrdown
i dllrst
i fp_dll_rst
o clkout0
o clkout1
o clkout2
i dll_msel0_user 3 0
o clkout3
o locked
e
c CFG_CARRY_SKIP_IN
o c_in
i mux_alt_cin
i c4_in
i c_skip4_in
i c_skip8_in
i r4_in_b
i p4_in_b
i p8_in_b
e
c LUT4C
o dx
o s
o co
i f3
i f2
i f1
i f0
i ci
i ca
e
c M7S_IO_CAL
o id_q_1 1 0
o id_q_0 1 0
o NDR_out 4 0
o PDR_out 4 0
o TPD_out 7 0
o TPU_out 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
o cal_done
i cal_start
b PAD1
b PAD0
e
c M7A_DM
o mem_wdata_0 31 0
o mem_raddr_0 12 0
o mem_waddr_0 12 0
o mem_wen_0
o mem_ren_0
o mem_rclk_0
o mem_wclk_0
o mem_wdata_1 31 0
o mem_raddr_1 12 0
o mem_waddr_1 12 0
o mem_wen_1
o mem_ren_1
o mem_rclk_1
o mem_wclk_1
i ref_clk_0
i ref_clk_1
i mem_rdata_0 31 0
i mem_rdata_1 31 0
i data_in_1 31 0
i data_in_0 31 0
i trig_in_1 31 0
i trig_in_0 31 0
e
c M7S_EMB18K
o wfull
o wfull_almost
o rempty
o rempty_almost
o overflow
o wr_ack
o underflow
o rd_ack
o rd_ha 1 0
o rd_la 5 0
o c1r4_q 17 0
o c1r3_q 17 0
o c1r2_q 17 0
o c1r1_q 17 0
i c1r4_aa 11 0
i c1r4_ab 11 0
i c1r4_cea
i c1r4_ceb
i c1r4_clka
i c1r4_clkb
i c1r4_da 17 0
i c1r4_db 17 0
i c1r4_rstna
i c1r4_rstnb
i c1r4_wea
i c1r4_web
i c1r3_aa 11 0
i c1r3_ab 11 0
i c1r3_cea
i c1r3_ceb
i c1r3_clka
i c1r3_clkb
i c1r3_da 17 0
i c1r3_db 17 0
i c1r3_rstna
i c1r3_rstnb
i c1r3_wea
i c1r3_web
i c1r2_aa 11 0
i c1r2_ab 11 0
i c1r2_cea
i c1r2_ceb
i c1r2_clka
i c1r2_clkb
i c1r2_da 17 0
i c1r2_db 17 0
i c1r2_rstna
i c1r2_rstnb
i c1r2_wea
i c1r2_web
i c1r1_aa 11 0
i c1r1_ab 11 0
i c1r1_cea
i c1r1_ceb
i c1r1_clka
i c1r1_clkb
i c1r1_da 17 0
i c1r1_db 17 0
i c1r1_rstna
i c1r1_rstnb
i c1r1_wea
i c1r1_web
i cea
i ceb
i fifo_clr
i wr_req_n
i rd_req_n
i haa 1 0
i hab 1 0
i wea
i web
e
c IBUF
i pad
o o
e
c CONST
o out
e
c BIBUF
i i
i t
o o
b pad
e
c M7S_DGPIO
i clk0
i rstn
i setn
i clk_en
i oen
i od_d
o id_q
b pad
e
c M7S_PLL
i clkin0
i clkin1
i fbclkin
i pwrdown
i pllrst
i fp_pll_rst
o ACTIVECK
o CKBAD0
o CKBAD1
o clkout0
o clkout1
o clkout2
o clkout3
o locked
e
c LBUF
o sh 1 0
o a_sr
o mclk_b
o sclk
i clk
i en
i sr
i rc 1 0
e
c M7S_SOC
i c2r1_dll_clk
i fp_clk_sys
i fp_clk_adc
i fp_clk_arm
i fp_lvds_sclk
i fp_clk_usb
o gpio_0_out_o 31 0
o gpio_0_oe_o 31 0
i gpio_0_in_i 31 0
o i2c1_scl_oe_o
o i2c1_sda_oe_o
i i2c1_scl_i
i i2c1_sda_i
o i2c0_scl_oe_o
o i2c0_sda_oe_o
i i2c0_scl_i
i i2c0_sda_i
o uart1_rts_o
o uart1_txd_o
i uart1_cts_i
i uart1_rxd_i
o uart0_rts_o
o uart0_txd_o
i uart0_cts_i
i uart0_rxd_i
o spi1_mosi
o spi1_sck
o spi1_ssn
i spi1_miso
o spi0_mosi
o spi0_sck
o spi0_ssn
i spi0_miso
o pad_can1_o_clk
o pad_can1_o_tx1
o pad_can1_o_tx0
o pad_can1_oen_tx1
o pad_can1_oen_tx0
i pad_can1_i_rx0
o pad_can0_o_clk
o pad_can0_o_tx1
o pad_can0_o_tx0
o pad_can0_oen_tx1
o pad_can0_oen_tx0
i pad_can0_i_rx0
i clk_ahb_fp0
i rst_ahb_fp0_n
i fp0_m_ahb_mastlock
i fp0_m_ahb_prot 3 0
i fp0_m_ahb_size 2 0
i fp0_m_ahb_addr 31 0
i fp0_m_ahb_write
i fp0_m_ahb_burst 2 0
i fp0_m_ahb_trans 1 0
i fp0_m_ahb_wdata 31 0
o fp0_m_ahb_ready
o fp0_m_ahb_resp
o fp0_m_ahb_rdata 31 0
o fp0_s_ahb_mastlock
o fp0_s_ahb_prot 3 0
o fp0_s_ahb_size 2 0
o fp0_s_ahb_sel
o fp0_s_ahb_addr 31 0
o fp0_s_ahb_write
o fp0_s_ahb_burst 2 0
o fp0_s_ahb_trans 1 0
o fp0_s_ahb_wdata 31 0
i fp0_s_ahb_readyout
i fp0_s_ahb_resp
i fp0_s_ahb_rdata 31 0
i clk_ahb_fp1
i rst_ahb_fp1_n
i fp1_m_ahb_mastlock
i fp1_m_ahb_prot 3 0
i fp1_m_ahb_size 2 0
i fp1_m_ahb_addr 31 0
i fp1_m_ahb_write
i fp1_m_ahb_burst 2 0
i fp1_m_ahb_trans 1 0
i fp1_m_ahb_wdata 31 0
o fp1_m_ahb_ready
o fp1_m_ahb_resp
o fp1_m_ahb_rdata 31 0
o fp1_s_ahb_mastlock
o fp1_s_ahb_prot 3 0
o fp1_s_ahb_size 2 0
o fp1_s_ahb_sel
o fp1_s_ahb_addr 31 0
o fp1_s_ahb_write
o fp1_s_ahb_burst 2 0
o fp1_s_ahb_trans 1 0
o fp1_s_ahb_wdata 31 0
i fp1_s_ahb_readyout
i fp1_s_ahb_resp
i fp1_s_ahb_rdata 31 0
i clk_eth_tx
i fp2soc_rst_n
i fp_INTNMI 15 0
e
c OBUFDS
i i
o padp
o padn
e
c VCC
o Y
e
c GBUF
i in
o out
e
c CFG_DYN_SWITCH_S3
o out
i in0
i in1
i fp_sel
e
c TBUF
i i
i t
o pad
e
c DDR_IO
o idp
o idn
i odp
i odn
i oen
i clk
i rstn
i setn
i clk_en
b pad
e
c M7S_EMB5K
i clka
i clkb
i rstna
i rstnb
i cea
i ceb
i wea
i web
i aa 11 0
i ab 11 0
i da 17 0
i db 17 0
o q 17 0
e
c CFG_CLK_GATING
i clk
i en
o clk_out
e
c CLK_GATING
i clk
i en
o clk_out
e
c OBUF
i i
o pad
e
c M7A_MAC
o a_mac_out 24 0
o b_mac_out 24 0
o a_overflow
o b_overflow
i a_dinxy_cen
i b_dinxy_cen
i a_dinz_cen
i b_dinz_cen
i a_mac_out_cen
i b_mac_out_cen
i a_in_sr
i b_in_sr
i a_out_sr
i b_out_sr
i a_dinx 13 0
i a_diny 9 0
i b_dinx 13 0
i b_diny 9 0
i a_dinz 24 0
i b_dinz 24 0
i clk
i a_sload
i b_sload
i a_acc_en
i a_dinz_en
i b_acc_en
i b_dinz_en
e
c IBUFDS
i padp
i padn
o o
e
c TBUFDS
i i
i t
o padp
o padn
e
c REG
o qx
o qs
o up_o
o down_o
i di
i a_sr
i en
i mclk_b
i sclk
i shift
i up_i
i down_i
e
c CLKBUFDS
i padp
i padn
o o
e
c RBUF
i in
o out
e
c REGS
o qx
o qs
o up_o
o down_o
i di
i a_sr
i mclk_b
i sclk
i shift
i up_i
i down_i
e
c GBUF_GATE
i clk
i en
o clk_out
e
c M7S_IO_DQS
o clkpol_o
o dqsr90_o
o dqsr_en
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i clkpol_user
i dqsr90_0
i dqsr90_1
i dqsr_en_rstn
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c OSC
o outclk
e
c M7S_POR
o z0
e
c M7S_IO_VREF
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c CRYSTAL
o outclk
e
c M7A_JTAG
o jtag_fp_drck
o jtag_fp_reset
o jtag_fp_sel 1 0
o jtag_fp_capture
o jtag_fp_shift
o jtag_fp_update
o jtag_fp_tdi
i jtag_fp_usermode
i jtag_fp_tdo
e
c M7S_IO_PCISG
o id
i clk
i clk_en
i rstn
i setn
i od
i oen
b PAD
e
c M7S_IO_DDR
o id_q_1 1 0
o id_q_0 1 0
i NDR_in 4 0
i PDR_in 4 0
i TPD_in 7 0
i TPU_in 7 0
i clk_0
i clk_1
i clk_en_1
i clk_en_0
i clkpol_0
i clkpol_1
i dqsr90_0
i dqsr90_1
i gsclk270_in
i gsclk180_in
i gsclk90_in
i gsclk_in
i od_d_1 1 0
i od_d_0 1 0
i oen_1
i oen_0
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c RBUF_GATE
i clk
i en
o clk_out
e
c GND
o Y
e
c LUT4
o dx
i f3
i f2
i f1
i f0
e
c __flat__
i buttonIn2
i buttonIn3
i buttonIn4
i clk_i
o clk_out_n
o clk_out_p
i display_sel
i rstn_i
i spi_miso
o spi_mosi
o spi_sck
o spi_ssn
o tx_out_n 3 0
o tx_out_p 3 0
e
c CARRY_SKIP_OUT
o r4_out_b
o p4_out_b
o p8_out_b
i p4_in_b
i p0b
i p1b
i p2b
i p3b
e
c M7S_IO_LVDS
o id_1
o id_0
o id_q_1 3 0
o id_q_0 3 0
i align_rstn
i alignwd
i clk_en_1
i clk_en_0
o io_reg_clk
i geclk
i geclk90
i geclk180
i geclk270
i od_d_1 3 0
i od_d_0 3 0
i oen_1
i oen_0
i clk_0
i clk_1
i rstn_0
i rstn_1
i setn_0
i setn_1
b PAD1
b PAD0
e
c demo_sd_to_lcd
i buttonIn2
i buttonIn3
i buttonIn4
i clk_i
o clk_out_n
o clk_out_p
i display_sel
i rstn_i
i spi_miso
o spi_mosi
o spi_sck
o spi_ssn
o tx_out_n 3 0
o tx_out_p 3 0
e
c M7A_SPRAM
o fp_r_data 31 0
i clk_mem_fp
i rst_mem_fp_n
i fp_ce_n
i fp_wr
i fp_w_data 31 0
i fp_addr 15 0
i fp_byte_en 3 0
e
c CLKBUF
i pad
o o
e
c BIBUFDS
i i
i t
o o
b padp
b padn
e
.
( . demo_sd_to_lcd
n 1 1'b0
n 2 1'b1
n 3 $nc$
n 4 buttonIn2 
n 5 buttonIn3 
n 6 buttonIn4 
n 7 clk_i 
n 8 clk_out_n 
n 9 clk_out_p 
n 10 display_sel 
n 11 rstn_i 
n 12 spi_miso 
n 13 spi_mosi 
n 14 spi_sck 
n 15 spi_ssn 
n 16 tx_out_n [3]
n 17 tx_out_n [2]
n 18 tx_out_n [1]
n 19 tx_out_n [0]
n 20 tx_out_p [3]
n 21 tx_out_p [2]
n 22 tx_out_p [1]
n 23 tx_out_p [0]
n 24 u_sdram_to_RGB_emb_rdata_1_r__reg[10]|qx_net 
n 25 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net 
n 26 ii0762|co_net 
n 27 u_colorgen_v_cnt__reg[9].sr_out 
n 28 ii0714|dx_net 
n 29 sbid1_0_0_dx1_out 
n 30 ii0593|dx_net 
n 31 ii0603|dx_net 
n 32 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net 
n 33 u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_rc [1]
n 34 u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf_rc [0]
n 35 ii0482|dx_net 
n 36 u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net 
n 37 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net 
n 38 ii0756|dx_net 
n 39 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]|qx_net 
n 40 ii0645|dx_net 
n 41 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sr_out 
n 42 u_colorgen_v_cnt__reg[8].mclk_out 
n 43 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net 
n 44 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sclk_out 
n 45 ii0534|dx_net 
n 46 u_sdram_to_RGB_emb_addr_rd__reg[3].mclk_out 
n 47 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]|qx_net 
n 48 u_sdram_to_RGB_dma_addr__reg[28]|qx_net 
n 49 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out 
n 50 u_sdram_to_RGB_v_valid_r__reg[0].sh0 
n 51 u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_rc [1]
n 52 u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf_rc [0]
n 53 u_sdram_to_RGB_dma_start_xfer__reg.lbuf_rc [1]
n 54 u_sdram_to_RGB_dma_start_xfer__reg.lbuf_rc [0]
n 55 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]|qx_net 
n 56 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sclk_out 
n 57 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].mclk_out 
n 58 ii0687|dx_net 
n 59 u_sdram_to_RGB_emb_rdata_1_r__reg[6]|qx_net 
n 60 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sr_out 
n 61 ii0576|dx_net 
n 62 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sr_out 
n 63 u_sdram_to_RGB_de_i_r__reg[1]|qx_net 
n 64 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sr_out 
n 65 ii0465|dx_net 
n 66 u_sdram_to_RGB_emb_rdata_0_r__reg[8]|qx_net 
n 67 u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]|qx_net 
n 68 ii0739|dx_net 
n 69 ii0740|dx_net 
n 70 u_colorgen_h_cnt__reg[4]|qx_net 
n 71 u_sdram_to_RGB_dma_addr__reg[11]|qx_net 
n 72 u_sdram_to_RGB_addr_cnt__reg[5].mclk_out 
n 73 u_sdram_to_RGB_emb_addr_rd__reg[1]|qx_net 
n 74 ii0628|dx_net 
n 75 ii0517|dx_net 
n 76 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]|qx_net 
n 77 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]|qx_net 
n 78 u_sdram_to_RGB_addr_cnt__reg[7].sclk_out 
n 79 u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_rc [1]
n 80 u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf_rc [0]
n 81 ii0782|dx_net 
n 82 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_rc [1]
n 83 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf_rc [0]
n 84 ii0671|dx_net 
n 85 rstn_final__reg.sclk_out 
n 86 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sclk_out 
n 87 ii0559|dx_net 
n 88 ii0560|dx_net 
n 89 u_sdram_to_RGB_ahm_rdata_r__reg[5].sclk_out 
n 90 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sclk_out 
n 91 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sclk_out 
n 92 u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net 
n 93 u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net 
n 94 u_sdram_to_RGB_emb_rdata_0_r__reg[6].sh0 
n 95 io_cell_spi_miso_inst|id_q_net 
n 96 u_sdram_to_RGB_de_i_r_sclk__reg[3].sr_out 
n 97 ii0723|dx_net 
n 98 u_sdram_to_RGB_emb_rdata_0_r__reg[9].sh0 
n 99 ii0612|dx_net 
n 100 u_sdram_to_RGB_dma_addr__reg[27].sclk_out 
n 101 u_sdram_to_RGB_emb_addr_wr__reg[6].sr_out 
n 102 u_sdram_to_RGB_bmp_fig_cnt__reg[3].sclk_out 
n 103 u_sdram_to_RGB_dma_start_xfer__reg.sclk_out 
n 104 ii0491|dx_net 
n 105 ii0501|dx_net 
n 106 u_arm_u_soc|spi0_ssn_net 
n 107 u_colorgen_v_cnt__reg[8]|qx_net 
n 108 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sclk_out 
n 109 u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net 
n 110 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf_rc [1]
n 111 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf_rc [0]
n 112 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net 
n 113 u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_rc [1]
n 114 u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf_rc [0]
n 115 ii0654|dx_net 
n 116 u_sdram_to_RGB_addr_cnt__reg[2].lbuf_rc [1]
n 117 u_sdram_to_RGB_addr_cnt__reg[2].lbuf_rc [0]
n 118 u_sdram_to_RGB_emb_rdata_1_r__reg[11].sh0 
n 119 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sh0 
n 120 ii0543|dx_net 
n 121 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net 
n 122 u_colorgen_h_cnt__reg[8].mclk_out 
n 123 u_sdram_to_RGB_dma_addr__reg[15].mclk_out 
n 124 u_sdram_to_RGB_emb_rdata_0_r__reg[12]|qx_net 
n 125 u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]|qx_net 
n 126 u_sdram_to_RGB_addr_cnt__reg[10].mclk_out 
n 127 ii0696|dx_net 
n 128 ii0706|dx_net 
n 129 u_arm_u_soc|fp0_m_ahb_rdata[0]_net 
n 130 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]|qx_net 
n 131 u_sdram_to_RGB_addr_cnt__reg[8]|qx_net 
n 132 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sclk_out 
n 133 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].mclk_out 
n 134 ii0585|dx_net 
n 135 u_sdram_to_RGB_emb_rdata_r__reg[15].sr_out 
n 136 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sr_out 
n 137 u_sdram_to_RGB_text__reg[9].sh0 
n 138 u_arm_u_soc|fp0_m_ahb_rdata[3]_net 
n 139 u_sdram_to_RGB_dma_addr__reg[17].sclk_out 
n 140 ii0474|dx_net 
n 141 u_sdram_to_RGB_dma_addr__reg[17].sh0 
n 142 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]|qx_net 
n 143 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]|qx_net 
n 144 u_sdram_to_RGB_dma_addr__reg[23]|qx_net 
n 145 ii0748|dx_net 
n 146 u_arm_u_soc|fp0_m_ahb_rdata[6]_net 
n 147 u_pll_pll_u0|locked_net 
n 148 u_sdram_to_RGB_emb_rdata_1_r__reg[12].mclk_out 
n 149 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].mclk_out 
n 150 ii0637|dx_net 
n 151 u_sdram_to_RGB_emb_addr_rd__reg[8].sr_out 
n 152 u_arm_u_soc|fp0_m_ahb_rdata[9]_net 
n 153 u_sdram_to_RGB_emb_rdata_1_r__reg[1]|qx_net 
n 154 ii0526|dx_net 
n 155 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sr_out 
n 156 u_sdram_to_RGB_dma_addr__reg[27].sh0 
n 157 u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_rc [1]
n 158 u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf_rc [0]
n 159 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf_rc [1]
n 160 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf_rc [0]
n 161 u_sdram_to_RGB_emb_rdata_0_r__reg[3]|qx_net 
n 162 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sh0 
n 163 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_rc [1]
n 164 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf_rc [0]
n 165 ii0679|dx_net 
n 166 ii0680|dx_net 
n 167 u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net 
n 168 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net 
n 169 u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_rc [1]
n 170 u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf_rc [0]
n 171 ii0568|dx_net 
n 172 u_sdram_to_RGB_dma_addr__reg[31].sh0 
n 173 u_sdram_to_RGB_v_valid_r__reg[1].sr_out 
n 174 u_sdram_to_RGB_ahm_rdata_r__reg[5].sh0 
n 175 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sh0 
n 176 u_sdram_to_RGB_addr_cnt__reg[5].lbuf_rc [1]
n 177 u_sdram_to_RGB_addr_cnt__reg[5].lbuf_rc [0]
n 178 u_sdram_to_RGB_ahm_rdata_r__reg[1].sr_out 
n 179 u_sdram_to_RGB_ahm_rdata_r__reg[8].sh0 
n 180 u_sdram_to_RGB_emb_rdata_r__reg[8]|qx_net 
n 181 ii0732|dx_net 
n 182 ii0621|dx_net 
n 183 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf_rc [1]
n 184 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf_rc [0]
n 185 ii0499|dx_net 
n 186 ii0509|dx_net 
n 187 ii0510|dx_net 
n 188 u_sdram_to_RGB_de_i_r_sclk__reg[2]|qx_net 
n 189 u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net 
n 190 u_sdram_to_RGB_emb_addr_wr_r__reg[7].sr_out 
n 191 u_colorgen_h_cnt__reg[9].lbuf_rc [1]
n 192 u_colorgen_h_cnt__reg[9].lbuf_rc [0]
n 193 u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net 
n 194 ii0663|dx_net 
n 195 u_colorgen_v_cnt__reg[9].mclk_out 
n 196 u_sdram_to_RGB_emb_rdata_1_r__reg[12].sr_out 
n 197 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sr_out 
n 198 u_sdram_to_RGB_emb_addr_rd__reg[8].sh0 
n 199 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sclk_out 
n 200 u_sdram_to_RGB_addr_cnt__reg[10]|qx_net 
n 201 ii0552|dx_net 
n 202 u_colorgen_v_cnt__reg[3]|qx_net 
n 203 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].mclk_out 
n 204 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [17]
n 205 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [16]
n 206 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [15]
n 207 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [14]
n 208 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [13]
n 209 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [12]
n 210 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [11]
n 211 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [10]
n 212 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [9]
n 213 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [8]
n 214 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [7]
n 215 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [6]
n 216 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [5]
n 217 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [4]
n 218 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [3]
n 219 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [2]
n 220 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [1]
n 221 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r2_da_1 [0]
n 222 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf_rc [1]
n 223 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf_rc [0]
n 224 ii0763|co_net 
n 225 ii0715|dx_net 
n 226 u_pll_pll_u0|clkout1_net 
n 227 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net 
n 228 ii0594|dx_net 
n 229 ii0604|dx_net 
n 230 u_sdram_to_RGB_emb_rdata_0_r__reg[6].sclk_out 
n 231 u_arm_u_soc|fp0_m_ahb_rdata[12]_net 
n 232 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf_rc [1]
n 233 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf_rc [0]
n 234 ii0483|dx_net 
n 235 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net 
n 236 u_sdram_to_RGB_addr_cnt__reg[8].lbuf_rc [1]
n 237 u_sdram_to_RGB_addr_cnt__reg[8].lbuf_rc [0]
n 238 u_sdram_to_RGB_dma_addr__reg[31].sr_out 
n 239 u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_rc [1]
n 240 u_sdram_to_RGB_de_i_start_pulse__reg.lbuf_rc [0]
n 241 ii0757|dx_net 
n 242 u_arm_u_soc|fp0_m_ahb_rdata[15]_net 
n 243 u_sdram_to_RGB_emb_rdata_r__reg[14]|qx_net 
n 244 u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]|qx_net 
n 245 ii0646|dx_net 
n 246 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sr_out 
n 247 u_sdram_to_RGB_addr_cnt__reg[3]|qx_net 
n 248 u_sdram_to_RGB_emb_rdata_r__reg[10].mclk_out 
n 249 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf_rc [1]
n 250 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf_rc [0]
n 251 u_arm_u_soc|fp0_m_ahb_rdata[18]_net 
n 252 ii0535|dx_net 
n 253 u_sdram_to_RGB_emb_rdata_r__reg[10].sr_out 
n 254 u_sdram_to_RGB_emb_rdata_1_r__reg[0].sclk_out 
n 255 u_sdram_to_RGB_addr_cnt__reg[8].sclk_out 
n 256 u_sdram_to_RGB_emb_addr_wr__reg[2].sh0 
n 257 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]|qx_net 
n 258 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sh0 
n 259 u_arm_u_soc|fp0_m_ahb_rdata[22]_net 
n 260 u_sdram_to_RGB_dma_addr__reg[17]|qx_net 
n 261 u_sdram_to_RGB_emb_addr_rd__reg[7]|qx_net 
n 262 ii0688|dx_net 
n 263 u_sdram_to_RGB_dma_addr__reg[5]|qx_net 
n 264 u_arm_u_soc|fp0_m_ahb_rdata[25]_net 
n 265 u_sdram_to_RGB_dma_addr__reg[20].lbuf_rc [1]
n 266 u_sdram_to_RGB_dma_addr__reg[20].lbuf_rc [0]
n 267 ii0577|dx_net 
n 268 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]|qx_net 
n 269 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]|qx_net 
n 270 u_sdram_to_RGB_de_i_start_pulse__reg.sclk_out 
n 271 u_sdram_to_RGB_emb_addr_rd__reg[3].sr_out 
n 272 u_sdram_to_RGB_emb_addr_wr__reg[8].sh0 
n 273 ii0466|dx_net 
n 274 u_sdram_to_RGB_bmp_fig_cnt__reg[2].mclk_out 
n 275 u_arm_u_soc|fp0_m_ahb_rdata[28]_net 
n 276 u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_rc [1]
n 277 u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf_rc [0]
n 278 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sr_out 
n 279 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sr_out 
n 280 ii0741|dx_net 
n 281 u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out 
n 282 u_sdram_to_RGB_v_valid_r__reg[0]|qx_net 
n 283 u_sdram_to_RGB_dma_addr__reg[28].sclk_out 
n 284 ii0629|dx_net 
n 285 ii0630|dx_net 
n 286 u_sdram_to_RGB_other_1_beat_valid__reg|qx_net 
n 287 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_rc [1]
n 288 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf_rc [0]
n 289 io_cell_buttonIn2_inst|id_q_net 
n 290 u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net 
n 291 u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net 
n 292 u_sdram_to_RGB_buffer_rd_sel__reg|qx_net 
n 293 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net 
n 294 ii0518|dx_net 
n 295 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sr_out 
n 296 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sh0 
n 297 u_sdram_to_RGB_de_o__reg.sclk_out 
n 298 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_rc [1]
n 299 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf_rc [0]
n 300 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_rc [1]
n 301 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf_rc [0]
n 302 u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_rc [1]
n 303 u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf_rc [0]
n 304 u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net 
n 305 u_sdram_to_RGB_dma_start_xfer__reg|qx_net 
n 306 u_sdram_to_RGB_emb_rdata_r__reg[3]|qx_net 
n 307 ii0672|dx_net 
n 308 sbid1_0_0_p8_in_b 
n 309 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].mclk_out 
n 310 ii0561|dx_net 
n 311 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sh0 
n 312 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]|qx_net 
n 313 u_sdram_to_RGB_display_before_bmp__reg.sclk_out 
n 314 u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net 
n 315 u_colorgen_h_cnt__reg[9].mclk_out 
n 316 u_sdram_to_RGB_emb_rdata_1_r__reg[11]|qx_net 
n 317 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net 
n 318 sbid1_0_0_dx3_out 
n 319 ii0724|dx_net 
n 320 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sclk_out 
n 321 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_rc [1]
n 322 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf_rc [0]
n 323 io_cell_clk_i_inst|id_q_net 
n 324 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].mclk_out 
n 325 u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net 
n 326 ii0613|dx_net 
n 327 u_sdram_to_RGB_v_valid_r__reg[0].sclk_out 
n 328 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sh0 
n 329 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net 
n 330 ii0492|dx_net 
n 331 ii0502|dx_net 
n 332 u_sdram_to_RGB_dma_addr__reg[23].lbuf_rc [1]
n 333 u_sdram_to_RGB_dma_addr__reg[23].lbuf_rc [0]
n 334 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net 
n 335 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sr_out 
n 336 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sh0 
n 337 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sh0 
n 338 ii0655|dx_net 
n 339 u_sdram_to_RGB_display_period_align__reg.mclk_out 
n 340 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net 
n 341 ii0544|dx_net 
n 342 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]|qx_net 
n 343 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sclk_out 
n 344 u_sdram_to_RGB_dma_addr__reg[29]|qx_net 
n 345 u_sdram_to_RGB_dma_addr__reg[30]|qx_net 
n 346 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net 
n 347 u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf_rc [1]
n 348 u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf_rc [0]
n 349 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sclk_out 
n 350 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]|qx_net 
n 351 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_rc [1]
n 352 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf_rc [0]
n 353 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.sh0 
n 354 ii0697|dx_net 
n 355 ii0707|dx_net 
n 356 u_sdram_to_RGB_emb_rdata_1_r__reg[7]|qx_net 
n 357 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sr_out 
n 358 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].sh0 
n 359 ii0586|dx_net 
n 360 u_sdram_to_RGB_addr_cnt__reg[10].sh0 
n 361 ii0475|dx_net 
n 362 u_colorgen_h_cnt__reg[2].sclk_out 
n 363 u_sdram_to_RGB_emb_rdata_0_r__reg[9]|qx_net 
n 364 u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]|qx_net 
n 365 ii0749|dx_net 
n 366 ii0750|dx_net 
n 367 u_colorgen_h_cnt__reg[5]|qx_net 
n 368 u_sdram_to_RGB_dma_addr__reg[12]|qx_net 
n 369 u_sdram_to_RGB_emb_addr_rd__reg[2]|qx_net 
n 370 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf_rc [1]
n 371 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf_rc [0]
n 372 ii0638|dx_net 
n 373 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].mclk_out 
n 374 ii0527|dx_net 
n 375 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]|qx_net 
n 376 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net 
n 377 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sr_out 
n 378 u_sdram_to_RGB_de_o__reg|qx_net 
n 379 u_sdram_to_RGB_de_o__reg.sh0 
n 380 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out 
n 381 ii0681|dx_net 
n 382 ii0569|dx_net 
n 383 ii0570|dx_net 
n 384 u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net 
n 385 u_sdram_to_RGB_buffer_wr_sel__reg|qx_net 
n 386 ii0458|dx_net 
n 387 u_sdram_to_RGB_de_i_start_pulse__reg.sh0 
n 388 u_sdram_to_RGB_emb_addr_rd__reg[7].sclk_out 
n 389 ii0733|dx_net 
n 390 u_sdram_to_RGB_emb_rdata_1_r__reg[0].sh0 
n 391 ii0622|dx_net 
n 392 u_sdram_to_RGB_emb_rdata_r__reg[15].sh0 
n 393 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sh0 
n 394 ii0511|dx_net 
n 395 u_colorgen_v_cnt__reg[9]|qx_net 
n 396 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[0]_net 
n 397 u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net 
n 398 u_sdram_to_RGB_addr_cnt__reg[7].mclk_out 
n 399 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net 
n 400 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[3]_net 
n 401 ii0664|dx_net 
n 402 rstn_final__reg.mclk_out 
n 403 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[2]_net 
n 404 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf_rc [1]
n 405 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf_rc [0]
n 406 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.mclk_out 
n 407 ii0553|dx_net 
n 408 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out 
n 409 u_sdram_to_RGB_emb_rdata_1_r__reg[1].sclk_out 
n 410 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].mclk_out 
n 411 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].mclk_out 
n 412 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net 
n 413 u_sdram_to_RGB_emb_rdata_0_r__reg[13]|qx_net 
n 414 u_sdram_to_RGB_emb_rdata_r__reg[13].sclk_out 
n 415 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net 
n 416 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net 
n 417 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[1]_net 
n 418 ii0764|co_net 
n 419 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sr_out 
n 420 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [17]
n 421 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [16]
n 422 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [15]
n 423 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [14]
n 424 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [13]
n 425 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [12]
n 426 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [11]
n 427 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [10]
n 428 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [9]
n 429 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [8]
n 430 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [7]
n 431 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [6]
n 432 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [5]
n 433 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [4]
n 434 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [3]
n 435 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [2]
n 436 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [1]
n 437 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_da_1 [0]
n 438 ii0716|dx_net 
n 439 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net 
n 440 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[0]_net 
n 441 u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_rc [1]
n 442 u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf_rc [0]
n 443 u_sdram_to_RGB_addr_cnt__reg[9]|qx_net 
n 444 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sclk_out 
n 445 u_sdram_to_RGB_dma_addr__reg[30].lbuf_rc [1]
n 446 u_sdram_to_RGB_dma_addr__reg[30].lbuf_rc [0]
n 447 ii0595|dx_net 
n 448 ii0605|dx_net 
n 449 u_sdram_to_RGB_dma_addr__reg[27].mclk_out 
n 450 u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out 
n 451 u_sdram_to_RGB_dma_start_xfer__reg.mclk_out 
n 452 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[3]_net 
n 453 ii0484|dx_net 
n 454 u_sdram_to_RGB_addr_cnt__reg[5].sr_out 
n 455 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]|qx_net 
n 456 u_sdram_to_RGB_dma_addr__reg[24]|qx_net 
n 457 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.sclk_out 
n 458 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].mclk_out 
n 459 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sr_out 
n 460 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]|qx_net 
n 461 u_sdram_to_RGB_dma_addr__reg[30].sclk_out 
n 462 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]|qx_net 
n 463 u_sdram_to_RGB_dma_addr__reg[20].sr_out 
n 464 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[2]_net 
n 465 ii0647|dx_net 
n 466 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg|qx_net 
n 467 u_sdram_to_RGB_emb_addr_rd__reg[9].sr_out 
n 468 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[1]_net 
n 469 u_sdram_to_RGB_emb_rdata_1_r__reg[2]|qx_net 
n 470 ii0536|dx_net 
n 471 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[0]_net 
n 472 u_sdram_to_RGB_emb_rdata_0_r__reg[4]|qx_net 
n 473 ii0689|dx_net 
n 474 ii0690|dx_net 
n 475 ii0700|dx_net 
n 476 u_colorgen_h_cnt__reg[0]|qx_net 
n 477 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].mclk_out 
n 478 u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net 
n 479 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net 
n 480 ii0578|dx_net 
n 481 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sclk_out 
n 482 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[3]_net 
n 483 u_sdram_to_RGB_dma_addr__reg[17].mclk_out 
n 484 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[2]_net 
n 485 ii0467|dx_net 
n 486 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net 
n 487 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_rc [1]
n 488 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf_rc [0]
n 489 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sr_out 
n 490 u_sdram_to_RGB_emb_rdata_r__reg[9]|qx_net 
n 491 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sh0 
n 492 ii0742|dx_net 
n 493 u_sdram_to_RGB_addr_cnt__reg[1].sh0 
n 494 u_sdram_to_RGB_v_valid_r__reg[1].sclk_out 
n 495 ii0631|dx_net 
n 496 u_sdram_to_RGB_dma_addr__reg[20].sclk_out 
n 497 ii0519|dx_net 
n 498 ii0520|dx_net 
n 499 u_sdram_to_RGB_de_i_r_sclk__reg[3]|qx_net 
n 500 u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net 
n 501 u_sdram_to_RGB_emb_addr_wr__reg[2].sclk_out 
n 502 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sr_out 
n 503 u_sdram_to_RGB_emb_addr_wr_r__reg[8].sr_out 
n 504 u_sdram_to_RGB_bmp_fig_chg__reg[1].sclk_out 
n 505 u_sdram_to_RGB_addr_cnt__reg[7].sh0 
n 506 u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net 
n 507 ii0673|dx_net 
n 508 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sclk_out 
n 509 ii0562|dx_net 
n 510 u_colorgen_v_cnt__reg[7].lbuf_rc [1]
n 511 u_colorgen_v_cnt__reg[7].lbuf_rc [0]
n 512 u_lvds_pll_u0|clkout0_net 
n 513 u_sdram_to_RGB_emb_addr_wr__reg[2].sr_out 
n 514 u_arm_u_soc|gpio_0_out_o[1]_net 
n 515 u_colorgen_v_cnt__reg[7].sh0 
n 516 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sr_out 
n 517 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sr_out 
n 518 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf_rc [1]
n 519 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf_rc [0]
n 520 u_colorgen_v_cnt__reg[4]|qx_net 
n 521 GND_0_inst|Y_net 
n 522 ii0725|dx_net 
n 523 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net 
n 524 ii0614|dx_net 
n 525 u_arm_u_soc|spi0_mosi_net 
n 526 ii0493|dx_net 
n 527 ii0503|dx_net 
n 528 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net 
n 529 u_sdram_to_RGB_emb_rdata_r__reg[15]|qx_net 
n 530 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sh0 
n 531 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]|qx_net 
n 532 ii0656|dx_net 
n 533 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sr_out 
n 534 u_sdram_to_RGB_addr_cnt__reg[4]|qx_net 
n 535 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].mclk_out 
n 536 ii0545|dx_net 
n 537 rstn_final__reg.sr_out 
n 538 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]|qx_net 
n 539 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]|qx_net 
n 540 u_sdram_to_RGB_dma_addr__reg[18]|qx_net 
n 541 u_sdram_to_RGB_emb_addr_rd__reg[8]|qx_net 
n 542 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sclk_out 
n 543 ii0698|dx_net 
n 544 ii0708|dx_net 
n 545 u_sdram_to_RGB_dma_addr__reg[6]|qx_net 
n 546 u_sdram_to_RGB_other_1_beat_start_pulse__reg|qx_net 
n 547 u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf_rc [1]
n 548 u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf_rc [0]
n 549 u_sdram_to_RGB_de_i_r_sclk__reg[3].sclk_out 
n 550 ii0587|dx_net 
n 551 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net 
n 552 u_sdram_to_RGB_emb_rdata_0_r__reg[6].mclk_out 
n 553 ii0476|dx_net 
n 554 u_sdram_to_RGB_emb_addr_wr_r__reg[7].sh0 
n 555 u_sdram_to_RGB_emb_addr_rd__reg[8].sclk_out 
n 556 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sr_out 
n 557 ii0751|dx_net 
n 558 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf_rc [1]
n 559 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf_rc [0]
n 560 u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_rc [1]
n 561 u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf_rc [0]
n 562 u_sdram_to_RGB_v_valid_r__reg[1]|qx_net 
n 563 ii0639|dx_net 
n 564 ii0640|dx_net 
n 565 u_sdram_to_RGB_v_valid_r__reg[1].sh0 
n 566 u_sdram_to_RGB_text__reg[7]|qx_net 
n 567 u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net 
n 568 u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net 
n 569 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net 
n 570 ii0528|dx_net 
n 571 u_sdram_to_RGB_emb_rdata_1_r__reg[0].mclk_out 
n 572 u_sdram_to_RGB_addr_cnt__reg[8].mclk_out 
n 573 VCC_0_inst|Y_net 
n 574 u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_rc [1]
n 575 u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf_rc [0]
n 576 u_sdram_to_RGB_emb_rdata_r__reg[4]|qx_net 
n 577 ii0682|dx_net 
n 578 ii0571|dx_net 
n 579 u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out 
n 580 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]|qx_net 
n 581 u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net 
n 582 ii0459|dx_net 
n 583 ii0460|dx_net 
n 584 u_colorgen_h_cnt__reg[2].lbuf_rc [1]
n 585 u_colorgen_h_cnt__reg[2].lbuf_rc [0]
n 586 io_cell_buttonIn3_inst|id_q_net 
n 587 u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net 
n 588 u_sdram_to_RGB_emb_rdata_1_r__reg[12]|qx_net 
n 589 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net 
n 590 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net 
n 591 ii0734|dx_net 
n 592 u_sdram_to_RGB_ahm_rdata_r__reg[8].sclk_out 
n 593 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sclk_out 
n 594 u_sdram_to_RGB_dma_addr__reg[28].mclk_out 
n 595 u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net 
n 596 ii0623|dx_net 
n 597 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net 
n 598 ii0512|dx_net 
n 599 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sclk_out 
n 600 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net 
n 601 u_sdram_to_RGB_de_o__reg.mclk_out 
n 602 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sr_out 
n 603 ii0776|dx_net 
n 604 u_sdram_to_RGB_dma_addr__reg[31].sclk_out 
n 605 u_sdram_to_RGB_de_i_start_pulse__reg.sr_out 
n 606 ii0665|dx_net 
n 607 sbid1_0_0_c_in 
n 608 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net 
n 609 u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_rc [1]
n 610 u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf_rc [0]
n 611 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sr_out 
n 612 ii0554|dx_net 
n 613 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]|qx_net 
n 614 u_sdram_to_RGB_addr_cnt__reg[1].lbuf_rc [1]
n 615 u_sdram_to_RGB_addr_cnt__reg[1].lbuf_rc [0]
n 616 u_sdram_to_RGB_dma_addr__reg[31]|qx_net 
n 617 u_sdram_to_RGB_addr_cnt__reg[1].sclk_out 
n 618 u_sdram_to_RGB_display_before_bmp__reg.mclk_out 
n 619 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net 
n 620 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sr_out 
n 621 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net 
n 622 ii0717|dx_net 
n 623 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].mclk_out 
n 624 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].sclk_out 
n 625 u_sdram_to_RGB_emb_rdata_r__reg[10]|qx_net 
n 626 u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf_rc [1]
n 627 u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf_rc [0]
n 628 u_sdram_to_RGB_emb_rdata_1_r__reg[8]|qx_net 
n 629 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sr_out 
n 630 ii0596|dx_net 
n 631 ii0606|dx_net 
n 632 u_sdram_to_RGB_v_valid_r__reg[0].mclk_out 
n 633 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_rc [1]
n 634 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf_rc [0]
n 635 u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_rc [1]
n 636 u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf_rc [0]
n 637 ii0485|dx_net 
n 638 u_colorgen_h_cnt__reg[2].sh0 
n 639 u_sdram_to_RGB_emb_rdata_1_r__reg[12].sh0 
n 640 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]|qx_net 
n 641 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sh0 
n 642 u_colorgen_h_cnt__reg[6]|qx_net 
n 643 u_sdram_to_RGB_dma_addr__reg[13]|qx_net 
n 644 u_sdram_to_RGB_dma_addr__reg[12].lbuf_rc [1]
n 645 u_sdram_to_RGB_dma_addr__reg[12].lbuf_rc [0]
n 646 u_colorgen_h_cnt__reg[5].lbuf_rc [1]
n 647 u_colorgen_h_cnt__reg[5].lbuf_rc [0]
n 648 sbid1_0_0_p4_out_b 
n 649 sbid1_0_0_dx0_out 
n 650 u_sdram_to_RGB_emb_addr_rd__reg[3]|qx_net 
n 651 ii0648|dx_net 
n 652 u_colorgen_h_cnt__reg[5].sh0 
n 653 u_sdram_to_RGB_dma_addr__reg[12].sh0 
n 654 u_sdram_to_RGB_emb_rdata_0_r__reg[6].sr_out 
n 655 u_colorgen_h_cnt__reg[2].sr_out 
n 656 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sh0 
n 657 ii0537|dx_net 
n 658 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]|qx_net 
n 659 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]|qx_net 
n 660 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].mclk_out 
n 661 u_arm_u_soc|fp0_m_ahb_rdata[1]_net 
n 662 u_sdram_to_RGB_ahm_rdata_r__reg[8].sr_out 
n 663 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]|qx_net 
n 664 u_colorgen_h_cnt__reg[8].sh0 
n 665 u_sdram_to_RGB_dma_addr__reg[15].sh0 
n 666 u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf_rc [1]
n 667 u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf_rc [0]
n 668 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.mclk_out 
n 669 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sr_out 
n 670 u_arm_u_soc|fp0_m_ahb_rdata[4]_net 
n 671 ii0691|dx_net 
n 672 ii0701|dx_net 
n 673 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg|qx_net 
n 674 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sclk_out 
n 675 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sh0 
n 676 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_rc [1]
n 677 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf_rc [0]
n 678 ii0579|dx_net 
n 679 ii0580|dx_net 
n 680 u_arm_u_soc|fp0_m_ahb_rdata[7]_net 
n 681 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf_rc [1]
n 682 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf_rc [0]
n 683 sbid1_0_0_c_skip4_in 
n 684 u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net 
n 685 ii0468|dx_net 
n 686 u_colorgen_h_cnt__reg[2].mclk_out 
n 687 u_colorgen_h_cnt__reg[10]|qx_net 
n 688 ii0743|dx_net 
n 689 u_sdram_to_RGB_ahm_rdata_r__reg[0].sh0 
n 690 u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_rc [1]
n 691 u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf_rc [0]
n 692 ii0632|dx_net 
n 693 u_sdram_to_RGB_emb_addr_wr__reg[8].sr_out 
n 694 u_sdram_to_RGB_dma_addr__reg[28].sh0 
n 695 ii0521|dx_net 
n 696 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net 
n 697 u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net 
n 698 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf_rc [1]
n 699 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf_rc [0]
n 700 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net 
n 701 u_colorgen_h_valid__reg|qx_net 
n 702 ii0674|dx_net 
n 703 u_sdram_to_RGB_dma_addr__reg[15].lbuf_rc [1]
n 704 u_sdram_to_RGB_dma_addr__reg[15].lbuf_rc [0]
n 705 u_colorgen_h_cnt__reg[8].lbuf_rc [1]
n 706 u_colorgen_h_cnt__reg[8].lbuf_rc [0]
n 707 u_sdram_to_RGB_ahm_rdata_r__reg[9].sh0 
n 708 ii0563|dx_net 
n 709 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net 
n 710 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net 
n 711 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sclk_out 
n 712 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sclk_out 
n 713 u_sdram_to_RGB_emb_rdata_0_r__reg[14]|qx_net 
n 714 u_sdram_to_RGB_emb_addr_rd__reg[3].sh0 
n 715 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sr_out 
n 716 u_sdram_to_RGB_emb_addr_rd__reg[7].mclk_out 
n 717 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]|qx_net 
n 718 ii0726|dx_net 
n 719 u_sdram_to_RGB_emb_rdata_0_r__reg[10].sr_out 
n 720 ii0615|dx_net 
n 721 io_cell_display_sel_inst|id_q_net 
n 722 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sclk_out 
n 723 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]|qx_net 
n 724 ii0504|dx_net 
n 725 ii0494|dx_net 
n 726 u_sdram_to_RGB_emb_addr_rd__reg[9].sclk_out 
n 727 u_sdram_to_RGB_dma_addr__reg[25]|qx_net 
n 728 u_sdram_to_RGB_emb_addr_rd__reg[9].sh0 
n 729 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf_rc [1]
n 730 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf_rc [0]
n 731 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]|qx_net 
n 732 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]|qx_net 
n 733 u_sdram_to_RGB_emb_rdata_0_r__reg[9].sclk_out 
n 734 u_sdram_to_RGB_addr_cnt__reg[7].lbuf_rc [1]
n 735 u_sdram_to_RGB_addr_cnt__reg[7].lbuf_rc [0]
n 736 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sclk_out 
n 737 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sclk_out 
n 738 ii0657|dx_net 
n 739 u_sdram_to_RGB_emb_rdata_1_r__reg[3]|qx_net 
n 740 sbid1_0_0_p8_out_b 
n 741 u_sdram_to_RGB_emb_rdata_1_r__reg[1].mclk_out 
n 742 ii0546|dx_net 
n 743 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [17]
n 744 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [16]
n 745 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [15]
n 746 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [14]
n 747 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [13]
n 748 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [12]
n 749 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [11]
n 750 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [10]
n 751 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [9]
n 752 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [8]
n 753 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [7]
n 754 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [6]
n 755 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [5]
n 756 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [4]
n 757 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [3]
n 758 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [2]
n 759 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [1]
n 760 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r3_da_1 [0]
n 761 u_arm_u_soc|fp0_m_ahb_rdata[10]_net 
n 762 u_sdram_to_RGB_emb_rdata_r__reg[13].mclk_out 
n 763 u_sdram_to_RGB_emb_rdata_0_r__reg[5]|qx_net 
n 764 u_arm_u_soc|fp0_m_ahb_rdata[13]_net 
n 765 u_colorgen_h_cnt__reg[1]|qx_net 
n 766 ii0710|dx_net 
n 767 ii0709|dx_net 
n 768 ii0699|dx_net 
n 769 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out 
n 770 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net 
n 771 u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net 
n 772 ii0588|dx_net 
n 773 u_arm_u_soc|fp0_m_ahb_rdata[16]_net 
n 774 u_sdram_to_RGB_de_o__reg.lbuf_rc [1]
n 775 u_sdram_to_RGB_de_o__reg.lbuf_rc [0]
n 776 u_sdram_to_RGB_display_before_bmp__reg.lbuf_rc [1]
n 777 u_sdram_to_RGB_display_before_bmp__reg.lbuf_rc [0]
n 778 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].sclk_out 
n 779 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net 
n 780 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net 
n 781 u_sdram_to_RGB_text__reg[9].sr_out 
n 782 u_sdram_to_RGB_emb_rdata_r__reg[15].sclk_out 
n 783 ii0477|dx_net 
n 784 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.mclk_out 
n 785 u_sdram_to_RGB_ahm_rdata_r__reg[9].sclk_out 
n 786 u_arm_u_soc|fp0_m_ahb_rdata[20]_net 
n 787 u_arm_u_soc|fp0_m_ahb_rdata[19]_net 
n 788 ii0752|dx_net 
n 789 u_sdram_to_RGB_dma_addr__reg[30].mclk_out 
n 790 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].sh0 
n 791 ii0641|dx_net 
n 792 u_arm_u_soc|fp0_m_ahb_rdata[23]_net 
n 793 ii0530|dx_net 
n 794 ii0529|dx_net 
n 795 u_sdram_to_RGB_emb_addr_wr__reg[6].sh0 
n 796 u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net 
n 797 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sr_out 
n 798 u_arm_u_soc|fp0_m_ahb_rdata[26]_net 
n 799 u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_rc [1]
n 800 u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf_rc [0]
n 801 u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net 
n 802 ii0683|dx_net 
n 803 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf_rc [1]
n 804 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf_rc [0]
n 805 u_arm_u_soc|fp0_m_ahb_rdata[30]_net 
n 806 u_arm_u_soc|fp0_m_ahb_rdata[29]_net 
n 807 u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf_rc [1]
n 808 u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf_rc [0]
n 809 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out 
n 810 ii0572|dx_net 
n 811 u_sdram_to_RGB_addr_cnt__reg[2].sclk_out 
n 812 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sr_out 
n 813 ii0461|dx_net 
n 814 u_colorgen_v_cnt__reg[5]|qx_net 
n 815 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].sh0 
n 816 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf_rc [1]
n 817 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf_rc [0]
n 818 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].sh0 
n 819 ii0735|dx_net 
n 820 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net 
n 821 u_sdram_to_RGB_ahm_rdata_r__reg[0].sclk_out 
n 822 u_sdram_to_RGB_v_valid_r__reg[1].mclk_out 
n 823 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sh0 
n 824 u_sdram_to_RGB_dma_addr__reg[20].mclk_out 
n 825 ii0624|dx_net 
n 826 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_rc [1]
n 827 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf_rc [0]
n 828 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf_rc [1]
n 829 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf_rc [0]
n 830 ii0513|dx_net 
n 831 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net 
n 832 u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg|qx_net 
n 833 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sh0 
n 834 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sr_out 
n 835 u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out 
n 836 ii0777|dx_net 
n 837 u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]|qx_net 
n 838 u_sdram_to_RGB_bmp_fig_chg__reg[1].mclk_out 
n 839 ii0666|dx_net 
n 840 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sh0 
n 841 u_sdram_to_RGB_addr_cnt__reg[5]|qx_net 
n 842 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].mclk_out 
n 843 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].sclk_out 
n 844 ii0555|dx_net 
n 845 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net 
n 846 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sh0 
n 847 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]|qx_net 
n 848 u_sdram_to_RGB_addr_cnt__reg[1].sr_out 
n 849 u_sdram_to_RGB_dma_addr__reg[20]|qx_net 
n 850 u_sdram_to_RGB_dma_addr__reg[19]|qx_net 
n 851 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_rc [1]
n 852 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf_rc [0]
n 853 u_sdram_to_RGB_emb_addr_rd__reg[9]|qx_net 
n 854 u_sdram_to_RGB_dma_addr__reg[7]|qx_net 
n 855 ii0718|dx_net 
n 856 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sh0 
n 857 u_sdram_to_RGB_dma_addr__reg[15].sr_out 
n 858 u_colorgen_h_cnt__reg[8].sr_out 
n 859 ii0607|dx_net 
n 860 ii0597|dx_net 
n 861 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_rc [1]
n 862 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf_rc [0]
n 863 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sh0 
n 864 u_sdram_to_RGB_display_before_bmp__reg.sr_out 
n 865 ii0486|dx_net 
n 866 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].sr_out 
n 867 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sr_out 
n 868 u_sdram_to_RGB_display_period_align__reg.sh0 
n 869 u_sdram_to_RGB_emb_rdata_0_r__reg[0]|qx_net 
n 870 u_sdram_to_RGB_dma_addr__reg[12].sclk_out 
n 871 u_pll_pll_u0|clkout0_net 
n 872 u_colorgen_h_cnt__reg[5].sclk_out 
n 873 ii0650|dx_net 
n 874 ii0649|dx_net 
n 875 u_sdram_to_RGB_text__reg[8]|qx_net 
n 876 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net 
n 877 u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net 
n 878 u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net 
n 879 ii0538|dx_net 
n 880 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].sh0 
n 881 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sr_out 
n 882 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].mclk_out 
n 883 u_sdram_to_RGB_emb_rdata_r__reg[5]|qx_net 
n 884 ii0702|dx_net 
n 885 ii0692|dx_net 
n 886 sbid1_0_1_c_skip8_in 
n 887 u_sdram_to_RGB_de_i_r_sclk__reg[3].mclk_out 
n 888 ii0581|dx_net 
n 889 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]|qx_net 
n 890 u_sdram_to_RGB_addr_cnt__reg[10].lbuf_rc [1]
n 891 u_sdram_to_RGB_addr_cnt__reg[10].lbuf_rc [0]
n 892 u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net 
n 893 ii0470|dx_net 
n 894 ii0469|dx_net 
n 895 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sclk_out 
n 896 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sclk_out 
n 897 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net 
n 898 u_sdram_to_RGB_emb_rdata_1_r__reg[13]|qx_net 
n 899 u_sdram_to_RGB_emb_addr_rd__reg[8].mclk_out 
n 900 u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net 
n 901 ii0744|dx_net 
n 902 u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net 
n 903 u_sdram_to_RGB_bmp_fig_cnt__reg[2].sh0 
n 904 ii0633|dx_net 
n 905 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net 
n 906 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net 
n 907 u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_rc [1]
n 908 u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf_rc [0]
n 909 ii0522|dx_net 
n 910 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net 
n 911 u_sdram_to_RGB_display_period_align__reg.lbuf_rc [1]
n 912 u_sdram_to_RGB_display_period_align__reg.lbuf_rc [0]
n 913 u_colorgen_v_cnt__reg[0]|qx_net 
n 914 u_sdram_to_RGB_emb_rdata_r__reg[10].sh0 
n 915 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].sclk_out 
n 916 u_sdram_to_RGB_emb_rdata_r__reg[8].sh0 
n 917 ii0675|dx_net 
n 918 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net 
n 919 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]|qx_net 
n 920 u_sdram_to_RGB_emb_rdata_r__reg[13].sh0 
n 921 sbid1_0_0_c_skip8_in 
n 922 ii0564|dx_net 
n 923 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_rc [1]
n 924 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf_rc [0]
n 925 u_sdram_to_RGB_emb_rdata_1_r__reg[1].sh0 
n 926 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net 
n 927 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]|qx_net 
n 928 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sr_out 
n 929 u_sdram_to_RGB_dma_addr__reg[27].sr_out 
n 930 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out 
n 931 u_colorgen_v_valid__reg|qx_net 
n 932 ii0727|dx_net 
n 933 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[1]_net 
n 934 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out 
n 935 u_sdram_to_RGB_emb_rdata_r__reg[11]|qx_net 
n 936 rstn_final__reg|qx_net 
n 937 u_sdram_to_RGB_emb_rdata_1_r__reg[9]|qx_net 
n 938 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[0]_net 
n 939 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].sr_out 
n 940 ii0616|dx_net 
n 941 u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_rc [1]
n 942 u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf_rc [0]
n 943 u_sdram_to_RGB_addr_cnt__reg[0]|qx_net 
n 944 u_sdram_to_RGB_dma_addr__reg[28].lbuf_rc [1]
n 945 u_sdram_to_RGB_dma_addr__reg[28].lbuf_rc [0]
n 946 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out 
n 947 ii0505|dx_net 
n 948 ii0495|dx_net 
n 949 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[3]_net 
n 950 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]|qx_net 
n 951 u_sdram_to_RGB_dma_addr__reg[31].mclk_out 
n 952 u_sdram_to_RGB_dma_addr__reg[14]|qx_net 
n 953 u_colorgen_h_cnt__reg[7]|qx_net 
n 954 sbid1_0_0_dx2_out 
n 955 u_sdram_to_RGB_emb_addr_rd__reg[4]|qx_net 
n 956 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [17]
n 957 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [16]
n 958 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [15]
n 959 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [14]
n 960 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [13]
n 961 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [12]
n 962 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [11]
n 963 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [10]
n 964 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [9]
n 965 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [8]
n 966 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [7]
n 967 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [6]
n 968 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [5]
n 969 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [4]
n 970 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [3]
n 971 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [2]
n 972 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [1]
n 973 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_da_1 [0]
n 974 u_sdram_to_RGB_dma_addr__reg[2]|qx_net 
n 975 ii0658|dx_net 
n 976 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[2]_net 
n 977 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]|qx_net 
n 978 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]|qx_net 
n 979 ii0547|dx_net 
n 980 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[1]_net 
n 981 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net 
n 982 u_sdram_to_RGB_ahm_rdata_r__reg[9].sr_out 
n 983 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [17]
n 984 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [16]
n 985 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [15]
n 986 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [14]
n 987 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [13]
n 988 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [12]
n 989 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [11]
n 990 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [10]
n 991 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [9]
n 992 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [8]
n 993 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [7]
n 994 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [6]
n 995 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [5]
n 996 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [4]
n 997 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [3]
n 998 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [2]
n 999 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [1]
n 1000 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_da_1 [0]
n 1001 u_sdram_to_RGB_addr_cnt__reg[1].mclk_out 
n 1002 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_rc [1]
n 1003 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf_rc [0]
n 1004 u_sdram_to_RGB_emb_rdata_r__reg[8].sclk_out 
n 1005 u_sdram_to_RGB_v_valid_r__reg[1].lbuf_rc [1]
n 1006 u_sdram_to_RGB_v_valid_r__reg[1].lbuf_rc [0]
n 1007 u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_rc [1]
n 1008 u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf_rc [0]
n 1009 ii0758|co_net 
n 1010 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].mclk_out 
n 1011 ii0711|dx_net 
n 1012 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[0]_net 
n 1013 u_sdram_to_RGB_addr_cnt__reg[3].sclk_out 
n 1014 ii0600|dx_net 
n 1015 ii0590|dx_net 
n 1016 ii0589|dx_net 
n 1017 u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net 
n 1018 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[3]_net 
n 1019 ii0478|dx_net 
n 1020 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[2]_net 
n 1021 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sclk_out 
n 1022 u_sdram_to_RGB_ahm_rdata_r__reg[1].sclk_out 
n 1023 ii0753|dx_net 
n 1024 u_sdram_to_RGB_emb_rdata_r__reg[0]|qx_net 
n 1025 u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net 
n 1026 ii0642|dx_net 
n 1027 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[1]_net 
n 1028 ii0531|dx_net 
n 1029 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[0]_net 
n 1030 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net 
n 1031 u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net 
n 1032 u_sdram_to_RGB_dma_addr__reg[23].sclk_out 
n 1033 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net 
n 1034 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[3]_net 
n 1035 u_colorgen_v_cnt__reg[7].sr_out 
n 1036 ii0684|dx_net 
n 1037 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].mclk_out 
n 1038 ii0573|dx_net 
n 1039 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net 
n 1040 u_sdram_to_RGB_addr_cnt__reg[2].sh0 
n 1041 u_sdram_to_RGB_de_i_start_pulse__reg|qx_net 
n 1042 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net 
n 1043 u_sdram_to_RGB_emb_rdata_0_r__reg[15]|qx_net 
n 1044 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]|qx_net 
n 1045 ii0736|dx_net 
n 1046 u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf_rc [1]
n 1047 u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf_rc [0]
n 1048 u_sdram_to_RGB_addr_cnt__reg[5].sh0 
n 1049 ii0625|dx_net 
n 1050 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]|qx_net 
n 1051 u_sdram_to_RGB_emb_addr_wr_r__reg[7].sclk_out 
n 1052 u_sdram_to_RGB_addr_cnt__reg[8].sh0 
n 1053 u_sdram_to_RGB_addr_cnt__reg[7].sr_out 
n 1054 ii0514|dx_net 
n 1055 u_sdram_to_RGB_dma_addr__reg[26]|qx_net 
n 1056 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]|qx_net 
n 1057 ii0778|dx_net 
n 1058 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]|qx_net 
n 1059 u_colorgen_v_cnt__reg[8].sh0 
n 1060 ii0667|dx_net 
n 1061 u_sdram_to_RGB_emb_rdata_1_r__reg[4]|qx_net 
n 1062 ii0556|dx_net 
n 1063 u_sdram_to_RGB_display_period_align__reg.sr_out 
n 1064 u_sdram_to_RGB_emb_rdata_1_r__reg[0].sr_out 
n 1065 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].mclk_out 
n 1066 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].mclk_out 
n 1067 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_rc [1]
n 1068 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf_rc [0]
n 1069 u_sdram_to_RGB_emb_rdata_0_r__reg[6]|qx_net 
n 1070 u_sdram_to_RGB_bmp_fig_chg__reg[1].sr_out 
n 1071 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sh0 
n 1072 u_colorgen_h_cnt__reg[2]|qx_net 
n 1073 ii0720|dx_net 
n 1074 ii0719|dx_net 
n 1075 u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net 
n 1076 ii0608|dx_net 
n 1077 ii0598|dx_net 
n 1078 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sh0 
n 1079 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].mclk_out 
n 1080 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net 
n 1081 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].sclk_out 
n 1082 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net 
n 1083 ii0487|dx_net 
n 1084 u_sdram_to_RGB_emb_addr_rd__reg[9].mclk_out 
n 1085 u_colorgen_v_cnt__reg[9].lbuf_rc [1]
n 1086 u_colorgen_v_cnt__reg[9].lbuf_rc [0]
n 1087 u_sdram_to_RGB_emb_rdata_0_r__reg[9].mclk_out 
n 1088 sbid1_0_0_r4_out_b 
n 1089 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].mclk_out 
n 1090 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out 
n 1091 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].sclk_out 
n 1092 ii0651|dx_net 
n 1093 ii0540|dx_net 
n 1094 ii0539|dx_net 
n 1095 u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net 
n 1096 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sh0 
n 1097 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sr_out 
n 1098 u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net 
n 1099 u_sdram_to_RGB_emb_addr_wr_r__reg[8].sh0 
n 1100 ii0703|dx_net 
n 1101 ii0693|dx_net 
n 1102 rstn_final__reg.lbuf_rc [1]
n 1103 rstn_final__reg.lbuf_rc [0]
n 1104 ii0582|dx_net 
n 1105 u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].mclk_out 
n 1106 u_sdram_to_RGB_emb_rdata_r__reg[15].mclk_out 
n 1107 ii0471|dx_net 
n 1108 u_colorgen_v_cnt__reg[6]|qx_net 
n 1109 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].sclk_out 
n 1110 u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out 
n 1111 ii0745|dx_net 
n 1112 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net 
n 1113 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net 
n 1114 ii0634|dx_net 
n 1115 u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].sh0 
n 1116 u_sdram_to_RGB_emb_rdata_0_r__reg[10].sclk_out 
n 1117 u_colorgen_v_cnt__reg[7].sclk_out 
n 1118 ii0523|dx_net 
n 1119 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net 
n 1120 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].sclk_out 
n 1121 u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]|qx_net 
n 1122 u_sdram_to_RGB_emb_rdata_0_r__reg[10]|qx_net 
n 1123 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.sh0 
n 1124 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]|qx_net 
n 1125 ii0676|dx_net 
n 1126 u_sdram_to_RGB_addr_cnt__reg[6]|qx_net 
n 1127 u_sdram_to_RGB_emb_rdata_r__reg[13].sr_out 
n 1128 ii0565|dx_net 
n 1129 u_sdram_to_RGB_addr_cnt__reg[2].mclk_out 
n 1130 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_rc [1]
n 1131 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf_rc [0]
n 1132 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]|qx_net 
n 1133 u_sdram_to_RGB_addr_cnt__reg[2].sr_out 
n 1134 u_sdram_to_RGB_dma_addr__reg[21]|qx_net 
n 1135 u_sdram_to_RGB_dma_addr__reg[8]|qx_net 
n 1136 ii0728|dx_net 
n 1137 u_sdram_to_RGB_ahm_rdata_r__reg[0].mclk_out 
n 1138 u_colorgen_h_cnt__reg[9].sr_out 
n 1139 u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net 
n 1140 ii0617|dx_net 
n 1141 ii0506|dx_net 
n 1142 ii0496|dx_net 
n 1143 u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net 
n 1144 sbid1_0_1_c_in 
n 1145 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sr_out 
n 1146 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sr_out 
n 1147 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_rc [1]
n 1148 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf_rc [0]
n 1149 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].sclk_out 
n 1150 u_sdram_to_RGB_emb_rdata_0_r__reg[1]|qx_net 
n 1151 u_sdram_to_RGB_de_i_r_sclk__reg[3].sh0 
n 1152 ii0660|dx_net 
n 1153 ii0659|dx_net 
n 1154 u_sdram_to_RGB_text__reg[9]|qx_net 
n 1155 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net 
n 1156 u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net 
n 1157 u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net 
n 1158 u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net 
n 1159 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].mclk_out 
n 1160 ii0548|dx_net 
n 1161 u_sdram_to_RGB_emb_rdata_r__reg[6]|qx_net 
n 1162 ii0760|co_net 
n 1163 ii0759|co_net 
n 1164 ii0712|dx_net 
n 1165 u_sdram_to_RGB_emb_addr_wr__reg[6].sclk_out 
n 1166 ii0601|dx_net 
n 1167 ii0591|dx_net 
n 1168 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]|qx_net 
n 1169 u_sdram_to_RGB_bmp_fig_cnt__reg[2].sr_out 
n 1170 ii0480|dx_net 
n 1171 ii0479|dx_net 
n 1172 u_sdram_to_RGB_de_i_r_sclk__reg[0]|qx_net 
n 1173 u_sdram_to_RGB_emb_rdata_1_r__reg[14]|qx_net 
n 1174 u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net 
n 1175 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sh0 
n 1176 ii0754|dx_net 
n 1177 u_sdram_to_RGB_addr_cnt__reg[3].lbuf_rc [1]
n 1178 u_sdram_to_RGB_addr_cnt__reg[3].lbuf_rc [0]
n 1179 u_arm_u_soc|fp0_m_ahb_rdata[2]_net 
n 1180 u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net 
n 1181 u_colorgen_h_cnt__reg[9].sh0 
n 1182 u_sdram_to_RGB_dma_addr__reg[12].mclk_out 
n 1183 u_colorgen_h_cnt__reg[5].mclk_out 
n 1184 ii0643|dx_net 
n 1185 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net 
n 1186 u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out 
n 1187 u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf_rc [1]
n 1188 u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf_rc [0]
n 1189 u_sdram_to_RGB_text__reg[9].sclk_out 
n 1190 u_arm_u_soc|fp0_m_ahb_rdata[5]_net 
n 1191 ii0532|dx_net 
n 1192 u_sdram_to_RGB_dma_addr__reg[20].sh0 
n 1193 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net 
n 1194 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.sclk_out 
n 1195 u_colorgen_v_cnt__reg[1]|qx_net 
n 1196 u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf_rc [1]
n 1197 u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf_rc [0]
n 1198 u_arm_u_soc|fp0_m_ahb_rdata[8]_net 
n 1199 u_sdram_to_RGB_dma_addr__reg[23].sh0 
n 1200 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].sh0 
n 1201 ii0685|dx_net 
n 1202 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net 
n 1203 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sr_out 
n 1204 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]|qx_net 
n 1205 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]|qx_net 
n 1206 ii0574|dx_net 
n 1207 u_sdram_to_RGB_ahm_rdata_r__reg[1].sh0 
n 1208 ii0463|dx_net 
n 1209 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net 
n 1210 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out 
n 1211 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].mclk_out 
n 1212 u_sdram_to_RGB_dma_addr__reg[30].sh0 
n 1213 u_sdram_to_RGB_dma_addr__reg[28].sr_out 
n 1214 ii0737|dx_net 
n 1215 u_sdram_to_RGB_emb_rdata_r__reg[12]|qx_net 
n 1216 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sclk_out 
n 1217 u_sdram_to_RGB_emb_rdata_1_r__reg[11].sclk_out 
n 1218 ii0626|dx_net 
n 1219 u_sdram_to_RGB_addr_cnt__reg[1]|qx_net 
n 1220 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].sh0 
n 1221 ii0515|dx_net 
n 1222 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]|qx_net 
n 1223 u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf_rc [1]
n 1224 u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf_rc [0]
n 1225 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf_rc [1]
n 1226 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf_rc [0]
n 1227 u_sdram_to_RGB_dma_addr__reg[15]|qx_net 
n 1228 u_colorgen_h_cnt__reg[8]|qx_net 
n 1229 ii0780|dx_net 
n 1230 ii0779|dx_net 
n 1231 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out 
n 1232 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].sclk_out 
n 1233 u_sdram_to_RGB_emb_addr_rd__reg[5]|qx_net 
n 1234 u_sdram_to_RGB_dma_addr__reg[3]|qx_net 
n 1235 ii0668|dx_net 
n 1236 u_sdram_to_RGB_display_before_bmp__reg|qx_net 
n 1237 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]|qx_net 
n 1238 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]|qx_net 
n 1239 ii0557|dx_net 
n 1240 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net 
n 1241 u_sdram_to_RGB_emb_addr_rd__reg[7].sh0 
n 1242 ii0721|dx_net 
n 1243 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_rc [1]
n 1244 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf_rc [0]
n 1245 ii0610|dx_net 
n 1246 ii0609|dx_net 
n 1247 ii0599|dx_net 
n 1248 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net 
n 1249 u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net 
n 1250 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [17]
n 1251 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [16]
n 1252 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [15]
n 1253 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [14]
n 1254 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [13]
n 1255 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [12]
n 1256 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [11]
n 1257 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [10]
n 1258 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [9]
n 1259 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [8]
n 1260 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [7]
n 1261 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [6]
n 1262 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [5]
n 1263 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [4]
n 1264 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [3]
n 1265 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [2]
n 1266 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [1]
n 1267 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r1_da_1 [0]
n 1268 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf_rc [1]
n 1269 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf_rc [0]
n 1270 ii0488|dx_net 
n 1271 u_sdram_to_RGB_dma_addr__reg[17].lbuf_rc [1]
n 1272 u_sdram_to_RGB_dma_addr__reg[17].lbuf_rc [0]
n 1273 u_sdram_to_RGB_buffer_rd_sel_r__reg[0]|qx_net 
n 1274 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [17]
n 1275 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [16]
n 1276 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [15]
n 1277 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [14]
n 1278 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [13]
n 1279 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [12]
n 1280 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [11]
n 1281 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [10]
n 1282 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [9]
n 1283 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [8]
n 1284 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [7]
n 1285 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [6]
n 1286 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [5]
n 1287 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [4]
n 1288 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [3]
n 1289 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [2]
n 1290 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [1]
n 1291 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new.c1r4_da_1 [0]
n 1292 u_arm_u_soc|fp0_m_ahb_rdata[11]_net 
n 1293 u_sdram_to_RGB_emb_rdata_r__reg[1]|qx_net 
n 1294 u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net 
n 1295 ii0652|dx_net 
n 1296 u_colorgen_v_cnt__reg[8].sclk_out 
n 1297 u_sdram_to_RGB_emb_addr_rd__reg[3].sclk_out 
n 1298 u_arm_u_soc|fp0_m_ahb_rdata[14]_net 
n 1299 ii0541|dx_net 
n 1300 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sclk_out 
n 1301 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]|qx_net 
n 1302 u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net 
n 1303 u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net 
n 1304 u_sdram_to_RGB_emb_rdata_r__reg[8].mclk_out 
n 1305 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net 
n 1306 u_arm_u_soc|fp0_m_ahb_rdata[17]_net 
n 1307 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sclk_out 
n 1308 u_colorgen_v_cnt__reg[8].sr_out 
n 1309 ii0704|dx_net 
n 1310 ii0694|dx_net 
n 1311 u_sdram_to_RGB_addr_cnt__reg[3].mclk_out 
n 1312 u_arm_u_soc|fp0_m_ahb_rdata[21]_net 
n 1313 ii0583|dx_net 
n 1314 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net 
n 1315 u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_rc [1]
n 1316 u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf_rc [0]
n 1317 ii0472|dx_net 
n 1318 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].sh0 
n 1319 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net 
n 1320 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].mclk_out 
n 1321 u_arm_u_soc|fp0_m_ahb_rdata[24]_net 
n 1322 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]|qx_net 
n 1323 u_sdram_to_RGB_display_before_bmp__reg.sh0 
n 1324 u_sdram_to_RGB_ahm_rdata_r__reg[1].mclk_out 
n 1325 ii0746|dx_net 
n 1326 u_sdram_to_RGB_addr_cnt__reg[5].sclk_out 
n 1327 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf_rc [1]
n 1328 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf_rc [0]
n 1329 u_arm_u_soc|fp0_m_ahb_rdata[27]_net 
n 1330 ii0635|dx_net 
n 1331 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]|qx_net 
n 1332 u_sdram_to_RGB_addr_cnt__reg[8].sr_out 
n 1333 ii0524|dx_net 
n 1334 u_sdram_to_RGB_dma_addr__reg[27]|qx_net 
n 1335 u_arm_u_soc|fp0_m_ahb_rdata[31]_net 
n 1336 io_cell_rstn_i_inst|id_q_net 
n 1337 u_sdram_to_RGB_dma_addr__reg[23].mclk_out 
n 1338 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net 
n 1339 u_sdram_to_RGB_dma_addr__reg[23].sr_out 
n 1340 ii0677|dx_net 
n 1341 sbid1_0_0_p4_in_b 
n 1342 u_sdram_to_RGB_emb_rdata_1_r__reg[5]|qx_net 
n 1343 ii0566|dx_net 
n 1344 u_sdram_to_RGB_de_i_r__reg[0]|qx_net 
n 1345 ii0455|dx_net 
n 1346 u_sdram_to_RGB_emb_rdata_1_r__reg[1].sr_out 
n 1347 sbid1_0_0_c4_in 
n 1348 ii0760|s_net 
n 1349 ii0759|s_net 
n 1350 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].sh0 
n 1351 u_sdram_to_RGB_emb_rdata_0_r__reg[7]|qx_net 
n 1352 u_sdram_to_RGB_dma_addr__reg[10]|qx_net 
n 1353 u_colorgen_h_cnt__reg[3]|qx_net 
n 1354 ii0730|dx_net 
n 1355 ii0729|dx_net 
n 1356 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].sh0 
n 1357 u_sdram_to_RGB_emb_addr_rd__reg[0]|qx_net 
n 1358 u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net 
n 1359 ii0618|dx_net 
n 1360 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]|qx_net 
n 1361 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]|qx_net 
n 1362 u_sdram_to_RGB_emb_addr_wr_r__reg[7].mclk_out 
n 1363 ii0507|dx_net 
n 1364 ii0497|dx_net 
n 1365 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_rc [1]
n 1366 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf_rc [0]
n 1367 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_rc [1]
n 1368 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf_rc [0]
n 1369 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].sr_out 
n 1370 u_sdram_to_RGB_ahm_rdata_r__reg[5].sr_out 
n 1371 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].sh0 
n 1372 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].sh0 
n 1373 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].sh0 
n 1374 ii0761|s_net 
n 1375 ii0661|dx_net 
n 1376 u_sdram_to_RGB_emb_rdata_r__reg[8].sr_out 
n 1377 u_arm_u_soc|fp0_m_ahb_resp_net 
n 1378 ii0549|dx_net 
n 1379 ii0550|dx_net 
n 1380 u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net 
n 1381 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].sh0 
n 1382 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].sh0 
n 1383 u_colorgen_h_cnt__reg[8].sclk_out 
n 1384 u_sdram_to_RGB_dma_addr__reg[15].sclk_out 
n 1385 sbid1_0_0_r4_in_b 
n 1386 ii0761|co_net 
n 1387 u_sdram_to_RGB_addr_cnt__reg[10].sclk_out 
n 1388 ii0713|dx_net 
n 1389 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].sclk_out 
n 1390 ii0592|dx_net 
n 1391 ii0602|dx_net 
n 1392 ii0762|s_net 
n 1393 ii0481|dx_net 
n 1394 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out 
n 1395 sbid1_0_1_mux_alt_cin 
n 1396 u_colorgen_v_cnt__reg[7]|qx_net 
n 1397 u_sdram_to_RGB_addr_cnt__reg[10].sr_out 
n 1398 ii0755|dx_net 
n 1399 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net 
n 1400 u_sdram_to_RGB_emb_rdata_1_r__reg[12].sclk_out 
n 1401 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].sclk_out 
n 1402 ii0644|dx_net 
n 1403 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].mclk_out 
n 1404 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].sh0 
n 1405 ii0533|dx_net 
n 1406 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net 
n 1407 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net 
n 1408 ii0763|s_net 
n 1409 u_arm_u_soc|fp0_m_ahb_ready_net 
n 1410 u_sdram_to_RGB_emb_rdata_0_r__reg[11]|qx_net 
n 1411 u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]|qx_net 
n 1412 ii0686|dx_net 
n 1413 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]|qx_net 
n 1414 u_sdram_to_RGB_addr_cnt__reg[7]|qx_net 
n 1415 ii0575|dx_net 
n 1416 ii0464|dx_net 
n 1417 u_sdram_to_RGB_addr_cnt__reg[3].sr_out 
n 1418 u_sdram_to_RGB_bmp_fig_cnt__reg[3].sh0 
n 1419 u_sdram_to_RGB_dma_start_xfer__reg.sh0 
n 1420 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]|qx_net 
n 1421 u_sdram_to_RGB_dma_addr__reg[22]|qx_net 
n 1422 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_rc [1]
n 1423 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf_rc [0]
n 1424 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].mclk_out 
n 1425 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf_rc [1]
n 1426 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf_rc [0]
n 1427 ii0738|dx_net 
n 1428 u_sdram_to_RGB_dma_addr__reg[9]|qx_net 
n 1429 ii0764|s_net 
n 1430 u_sdram_to_RGB_dma_addr__reg[17].sr_out 
n 1431 ii0627|dx_net 
n 1432 u_sdram_to_RGB_display_period_align__reg|qx_net 
n 1433 u_sdram_to_RGB_emb_addr_rd__reg[7].sr_out 
n 1434 u_sdram_to_RGB_emb_rdata_0_r__reg[10].mclk_out 
n 1435 rstn_final__reg.sh0 
n 1436 u_colorgen_v_cnt__reg[7].mclk_out 
n 1437 u_lvds_pll_u0|clkout1_net 
n 1438 u_sdram_to_RGB_emb_rdata_1_r__reg[0]|qx_net 
n 1439 ii0516|dx_net 
n 1440 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf_rc [1]
n 1441 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf_rc [0]
n 1442 u_sdram_to_RGB_bmp_fig_chg__reg[1]|qx_net 
n 1443 u_sdram_to_RGB_dma_addr__reg[27].lbuf_rc [1]
n 1444 u_sdram_to_RGB_dma_addr__reg[27].lbuf_rc [0]
n 1445 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].mclk_out 
n 1446 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].sr_out 
n 1447 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].sr_out 
n 1448 ii0781|dx_net 
n 1449 u_sdram_to_RGB_emb_rdata_0_r__reg[2]|qx_net 
n 1450 ii0669|dx_net 
n 1451 ii0670|dx_net 
n 1452 u_colorgen_v_cnt__reg[9].sclk_out 
n 1453 u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net 
n 1454 u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net 
n 1455 u_sdram_to_RGB_emb_rdata_0_r__reg[10].sh0 
n 1456 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net 
n 1457 ii0558|dx_net 
n 1458 u_sdram_to_RGB_v_valid_r__reg[0].sr_out 
n 1459 ii0765|s_net 
n 1460 u_sdram_to_RGB_u_1kx16_1_u_emb5k_0|q[2]_net 
n 1461 u_sdram_to_RGB_ahm_rdata_r__reg[0].sr_out 
n 1462 u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].sh0 
n 1463 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0|q[1]_net 
n 1464 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].sclk_out 
n 1465 u_sdram_to_RGB_emb_rdata_r__reg[7]|qx_net 
n 1466 u_sdram_to_RGB_v_valid_r__reg[0].lbuf_rc [1]
n 1467 u_sdram_to_RGB_v_valid_r__reg[0].lbuf_rc [0]
n 1468 ii0722|dx_net 
n 1469 u_arm_u_soc|spi0_sck_net 
n 1470 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf_rc [1]
n 1471 u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf_rc [0]
n 1472 ii0611|dx_net 
n 1473 u_sdram_to_RGB_bmp_fig_cnt__reg[3].sr_out 
n 1474 u_sdram_to_RGB_dma_start_xfer__reg.sr_out 
n 1475 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[0]_net 
n 1476 ii0489|dx_net 
n 1477 ii0490|dx_net 
n 1478 ii0500|dx_net 
n 1479 u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net 
n 1480 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [17]
n 1481 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [16]
n 1482 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [15]
n 1483 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [14]
n 1484 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [13]
n 1485 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [12]
n 1486 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [11]
n 1487 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [10]
n 1488 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [9]
n 1489 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [8]
n 1490 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [7]
n 1491 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [6]
n 1492 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [5]
n 1493 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [4]
n 1494 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [3]
n 1495 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [2]
n 1496 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [1]
n 1497 u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_da_1 [0]
n 1498 u_sdram_to_RGB_de_i_r_sclk__reg[1]|qx_net 
n 1499 u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net 
n 1500 u_sdram_to_RGB_emb_rdata_1_r__reg[15]|qx_net 
n 1501 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].mclk_out 
n 1502 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].sr_out 
n 1503 u_sdram_to_RGB_u_1kx16_1_u_emb5k_1|q[3]_net 
n 1504 u_sdram_to_RGB_u_1kx16_0_u_emb5k_1|q[2]_net 
n 1505 u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net 
n 1506 ii0653|dx_net 
n 1507 u_sdram_to_RGB_emb_rdata_1_r__reg[11].sr_out 
n 1508 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].sr_out 
n 1509 u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net 
n 1510 u_sdram_to_RGB_emb_rdata_r__reg[10].sclk_out 
n 1511 ii0542|dx_net 
n 1512 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net 
n 1513 u_sdram_to_RGB_u_1kx16_1_u_emb5k_2|q[1]_net 
n 1514 u_colorgen_v_cnt__reg[2]|qx_net 
n 1515 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[0]_net 
n 1516 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_rc [1]
n 1517 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf_rc [0]
n 1518 u_sdram_to_RGB_dma_addr__reg[31].lbuf_rc [1]
n 1519 u_sdram_to_RGB_dma_addr__reg[31].lbuf_rc [0]
n 1520 ii0695|dx_net 
n 1521 ii0705|dx_net 
n 1522 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net 
n 1523 u_sdram_to_RGB_emb_addr_wr__reg[6].mclk_out 
n 1524 u_sdram_to_RGB_u_1kx16_0_u_emb5k_2|q[3]_net 
n 1525 ii0584|dx_net 
n 1526 u_sdram_to_RGB_bmp_fig_chg__reg[1].sh0 
n 1527 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]|qx_net 
n 1528 ii0473|dx_net 
n 1529 u_sdram_to_RGB_bmp_fig_cnt__reg[2].sclk_out 
n 1530 u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net 
n 1531 u_sdram_to_RGB_dma_addr__reg[30].sr_out 
n 1532 u_sdram_to_RGB_u_1kx16_1_u_emb5k_3|q[2]_net 
n 1533 ii0747|dx_net 
n 1534 u_sdram_to_RGB_emb_addr_wr__reg[8].sclk_out 
n 1535 u_sdram_to_RGB_emb_rdata_r__reg[13]|qx_net 
n 1536 u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]|qx_net 
n 1537 u_sdram_to_RGB_u_1kx16_0_u_emb5k_3|q[1]_net 
n 1538 u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf_rc [1]
n 1539 u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf_rc [0]
n 1540 ii0636|dx_net 
n 1541 u_sdram_to_RGB_addr_cnt__reg[2]|qx_net 
n 1542 u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out 
n 1543 ii0525|dx_net 
n 1544 u_sdram_to_RGB_text__reg[9].mclk_out 
n 1545 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]|qx_net 
n 1546 u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out 
n 1547 u_sdram_to_RGB_dma_addr__reg[16]|qx_net 
n 1548 u_colorgen_h_cnt__reg[9]|qx_net 
n 1549 u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].sh0 
n 1550 u_arm_dll_u0|clkout0_net 
n 1551 u_sdram_to_RGB_emb_addr_rd__reg[6]|qx_net 
n 1552 u_sdram_to_RGB_dma_addr__reg[4]|qx_net 
n 1553 u_sdram_to_RGB_addr_cnt__reg[3].sh0 
n 1554 ii0678|dx_net 
n 1555 u_sdram_to_RGB_emb_rdata_0_r__reg[9].sr_out 
n 1556 u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].sclk_out 
n 1557 u_sdram_to_RGB_dma_addr__reg[12].sr_out 
n 1558 u_colorgen_h_cnt__reg[5].sr_out 
n 1559 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]|qx_net 
n 1560 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]|qx_net 
n 1561 ii0567|dx_net 
n 1562 u_colorgen_h_cnt__reg[9].sclk_out 
n 1563 ii0456|dx_net 
n 1564 u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].sr_out 
n 1565 u_sdram_to_RGB_de_o__reg.sr_out 
n 1566 ii0731|dx_net 
n 1567 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].sclk_out 
n 1568 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf_rc [1]
n 1569 u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf_rc [0]
n 1570 u_arm_u_soc|gpio_0_out_o[0]_net 
n 1571 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].mclk_out 
n 1572 u_sdram_to_RGB_emb_rdata_1_r__reg[11].mclk_out 
n 1573 ii0620|dx_net 
n 1574 ii0619|dx_net 
n 1575 u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net 
n 1576 u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net 
n 1577 ii0508|dx_net 
n 1578 ii0498|dx_net 
n 1579 u_colorgen_v_cnt__reg[9].sh0 
n 1580 u_sdram_to_RGB_text__reg[9].lbuf_rc [1]
n 1581 u_sdram_to_RGB_text__reg[9].lbuf_rc [0]
n 1582 u_sdram_to_RGB_buffer_rd_sel_r__reg[1]|qx_net 
n 1583 u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net 
n 1584 u_sdram_to_RGB_emb_rdata_r__reg[2]|qx_net 
n 1585 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].mclk_out 
n 1586 ii0662|dx_net 
n 1587 u_sdram_to_RGB_display_period_align__reg.sclk_out 
n 1588 u_colorgen_v_cnt__reg[8].lbuf_rc [1]
n 1589 u_colorgen_v_cnt__reg[8].lbuf_rc [0]
n 1590 ii0551|dx_net 
n 1591 u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]|qx_net 
n 1592 u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net 
n 1593 nc166 
n 1594 nc167 
n 1595 nc168 
n 1596 nc169 
n 1597 nc170 
n 1598 nc171 
n 1599 nc172 
n 1600 nc173 
n 1601 nc177 
n 1602 nc178 
n 1603 nc179 
n 1604 nc174 
n 1605 nc175 
n 1606 nc176 
n 1607 nc180 
n 1608 nc181 
n 1609 nc182 
n 1610 nc183 
n 1611 nc184 
n 1612 nc185 
n 1613 nc186 
n 1614 nc187 
n 1615 nc188 
n 1616 nc189 
n 1617 nc190 
n 1618 nc233 
n 1619 nc234 
n 1620 nc235 
n 1621 nc236 
n 1622 nc237 
n 1623 nc238 
n 1624 nc239 
n 1625 nc240 
n 1626 nc241 
n 1627 nc242 
n 1628 nc243 
n 1629 nc244 
n 1630 nc245 
n 1631 nc246 
n 1632 nc219 
n 1633 nc220 
n 1634 nc221 
n 1635 nc222 
n 1636 nc223 
n 1637 nc224 
n 1638 nc225 
n 1639 nc226 
n 1640 nc227 
n 1641 nc228 
n 1642 nc229 
n 1643 nc230 
n 1644 nc231 
n 1645 nc232 
n 1646 nc205 
n 1647 nc206 
n 1648 nc207 
n 1649 nc208 
n 1650 nc209 
n 1651 nc210 
n 1652 nc211 
n 1653 nc212 
n 1654 nc213 
n 1655 nc214 
n 1656 nc215 
n 1657 nc216 
n 1658 nc217 
n 1659 nc218 
n 1660 nc191 
n 1661 nc192 
n 1662 nc193 
n 1663 nc194 
n 1664 nc195 
n 1665 nc196 
n 1666 nc197 
n 1667 nc198 
n 1668 nc199 
n 1669 nc200 
n 1670 nc201 
n 1671 nc202 
n 1672 nc203 
n 1673 nc204 
n 1674 nc247 
n 1675 nc248 
n 1676 nc249 
n 1677 nc250 
n 1678 nc251 
n 1679 nc252 
n 1680 nc253 
n 1681 nc254 
n 1682 nc255 
n 1683 nc256 
n 1684 nc257 
n 1685 nc258 
n 1686 nc259 
n 1687 nc260 
n 1688 nc261 
n 1689 nc262 
n 1690 nc263 
n 1691 nc264 
n 1692 nc265 
n 1693 nc266 
n 1694 nc267 
n 1695 nc268 
n 1696 nc269 
n 1697 nc270 
n 1698 nc271 
n 1699 nc272 
n 1700 nc273 
n 1701 nc274 
n 1702 nc275 
n 1703 nc276 
n 1704 nc277 
n 1705 nc278 
n 1706 nc279 
n 1707 nc280 
n 1708 nc281 
n 1709 nc282 
n 1710 nc283 
n 1711 nc284 
n 1712 nc285 
n 1713 nc286 
n 1714 nc287 
n 1715 nc288 
n 1716 nc289 
n 1717 nc290 
n 1718 nc291 
n 1719 nc292 
n 1720 nc293 
n 1721 nc294 
n 1722 nc295 
n 1723 nc296 
n 1724 nc297 
n 1725 nc298 
n 1726 nc299 
n 1727 nc300 
n 1728 nc301 
n 1729 nc302 
n 1730 nc303 
n 1731 nc304 
n 1732 nc305 
n 1733 nc306 
n 1734 nc307 
n 1735 nc308 
n 1736 nc309 
n 1737 nc310 
n 1738 nc311 
n 1739 nc312 
n 1740 nc355 
n 1741 nc356 
n 1742 nc357 
n 1743 nc358 
n 1744 nc359 
n 1745 nc360 
n 1746 nc361 
n 1747 nc362 
n 1748 nc363 
n 1749 nc364 
n 1750 nc365 
n 1751 nc366 
n 1752 nc367 
n 1753 nc368 
n 1754 nc341 
n 1755 nc342 
n 1756 nc343 
n 1757 nc344 
n 1758 nc345 
n 1759 nc346 
n 1760 nc347 
n 1761 nc348 
n 1762 nc349 
n 1763 nc350 
n 1764 nc351 
n 1765 nc352 
n 1766 nc353 
n 1767 nc354 
n 1768 nc327 
n 1769 nc328 
n 1770 nc329 
n 1771 nc330 
n 1772 nc331 
n 1773 nc332 
n 1774 nc333 
n 1775 nc334 
n 1776 nc335 
n 1777 nc336 
n 1778 nc337 
n 1779 nc338 
n 1780 nc339 
n 1781 nc340 
n 1782 nc313 
n 1783 nc314 
n 1784 nc315 
n 1785 nc316 
n 1786 nc317 
n 1787 nc318 
n 1788 nc319 
n 1789 nc320 
n 1790 nc321 
n 1791 nc322 
n 1792 nc323 
n 1793 nc324 
n 1794 nc325 
n 1795 nc326 
n 1796 nc369 
n 1797 nc370 
n 1798 nc371 
n 1799 nc372 
n 1800 nc373 
n 1801 nc374 
n 1802 nc375 
n 1803 nc376 
n 1804 nc377 
n 1805 nc378 
n 1806 nc379 
n 1807 nc380 
n 1808 nc381 
n 1809 nc382 
n 1810 nc383 
n 1811 nc384 
n 1812 nc385 
n 1813 nc386 
n 1814 nc387 
n 1815 nc388 
n 1816 nc389 
n 1817 nc390 
n 1818 nc391 
n 1819 nc392 
n 1820 nc393 
n 1821 nc394 
n 1822 nc395 
n 1823 nc396 
n 1824 nc397 
n 1825 nc398 
n 1826 nc399 
n 1827 nc400 
n 1828 nc401 
n 1829 nc402 
n 1830 nc403 
n 1831 nc404 
n 1832 nc405 
n 1833 nc406 
n 1834 nc407 
n 1835 nc408 
n 1836 nc409 
n 1837 nc410 
n 1838 nc411 
n 1839 nc412 
n 1840 nc413 
n 1841 nc414 
n 1842 nc415 
n 1843 nc416 
n 1844 nc417 
n 1845 nc418 
n 1846 nc419 
n 1847 nc420 
n 1848 nc421 
n 1849 nc422 
n 1850 nc423 
n 1851 nc424 
n 1852 nc428 
n 1853 nc429 
n 1854 nc430 
n 1855 nc425 
n 1856 nc426 
n 1857 nc427 
n 1858 nc431 
n 1859 nc432 
n 1860 nc433 
n 1861 nc434 
n 1862 nc435 
n 1863 nc436 
n 1864 nc437 
n 1865 nc438 
[ u_sdram_to_RGB_emb_addr_rd__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 955 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 201 di 
t 1433 a_sr 
t 716 mclk_b 
t 388 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1150 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 440 di 
t 1138 a_sr 
t 315 mclk_b 
t 1562 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R14_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1584 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 679 di 
t 1127 a_sr 
t 762 mclk_b 
t 414 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_bmp_fig_cnt__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1583 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1543 di 
t 1169 a_sr 
t 274 mclk_b 
t 1529 sclk 
t 903 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 193 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1561 di 
t 101 a_sr 
t 1523 mclk_b 
t 1165 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1593 sh [1]
t 393 sh [0]
t 136 a_sr 
t 1105 mclk_b 
t 778 sclk 
t 226 clk 
t 31 en 
t 936 sr 
t 633 rc [1]
t 634 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_r__reg[15].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1594 sh [1]
t 392 sh [0]
t 135 a_sr 
t 1106 mclk_b 
t 782 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 635 rc [1]
t 636 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[1].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1595 sh [1]
t 925 sh [0]
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 441 rc [1]
t 442 rc [0]
]
[ u_sdram_to_RGB_emb_addr_rd__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1233 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 612 di 
t 1433 a_sr 
t 716 mclk_b 
t 388 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1449 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1515 di 
t 196 a_sr 
t 148 mclk_b 
t 1400 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 306 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 888 di 
t 135 a_sr 
t 1106 mclk_b 
t 782 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R14_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_bmp_fig_cnt__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 304 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 374 di 
t 1473 a_sr 
t 450 mclk_b 
t 102 sclk 
t 1418 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_start_xfer__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 305 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 36 di 
t 1474 a_sr 
t 451 mclk_b 
t 103 sclk 
t 1419 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 506 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 171 di 
t 101 a_sr 
t 1523 mclk_b 
t 1165 sclk 
t 795 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_h_valid__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 701 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1170 di 
t 1064 a_sr 
t 571 mclk_b 
t 254 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1551 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 844 di 
t 467 a_sr 
t 1084 mclk_b 
t 726 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 161 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1029 di 
t 1064 a_sr 
t 571 mclk_b 
t 254 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 576 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1104 di 
t 135 a_sr 
t 1106 mclk_b 
t 782 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R15_ble1_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 801 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 383 di 
t 693 a_sr 
t 281 mclk_b 
t 1534 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[0].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1596 sh [1]
t 390 sh [0]
t 1064 a_sr 
t 571 mclk_b 
t 254 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 941 rc [1]
t 942 rc [0]
]
[ C35R15_ble0_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 261 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1239 di 
t 1433 a_sr 
t 716 mclk_b 
t 388 sclk 
t 1241 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 472 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1463 di 
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 883 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1313 di 
t 1127 a_sr 
t 762 mclk_b 
t 414 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_v_valid_r__reg[1].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1597 sh [1]
t 565 sh [0]
t 173 a_sr 
t 822 mclk_b 
t 494 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1005 rc [1]
t 1006 rc [0]
]
[ u_sdram_to_RGB_emb_addr_wr__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1098 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 578 di 
t 693 a_sr 
t 281 mclk_b 
t 1534 sclk 
t 272 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[13].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1598 sh [1]
t 920 sh [0]
t 1127 a_sr 
t 762 mclk_b 
t 414 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 79 rc [1]
t 80 rc [0]
]
[ C35R16_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 541 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1457 di 
t 151 a_sr 
t 899 mclk_b 
t 555 sclk 
t 198 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 763 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 980 di 
t 654 a_sr 
t 552 mclk_b 
t 230 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R15_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1161 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1525 di 
t 1127 a_sr 
t 762 mclk_b 
t 414 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 853 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 88 di 
t 467 a_sr 
t 1084 mclk_b 
t 726 sclk 
t 728 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_v_valid_r__reg[0].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1599 sh [1]
t 50 sh [0]
t 1458 a_sr 
t 632 mclk_b 
t 327 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1466 rc [1]
t 1467 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1069 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 468 di 
t 654 a_sr 
t 552 mclk_b 
t 230 sclk 
t 94 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1465 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 134 di 
t 1127 a_sr 
t 762 mclk_b 
t 414 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u318_inst M7S_IO_PCISG
p cfg_nc 0
p ns_lv_fastestn 0
p cfg_userio_en 0
p ns_lv_cfg 0
p pdr_cfg 0
p ndr_cfg 0
p keep_cfg 0
p rx_dig_en_cfg 1
p in_del 0
p out_del 0
p vpci_en 0
p cfg_oen_inv 0
p cfg_oen_sel 0
p cfg_od_inv 0
p cfg_od_sel 0
p cfg_id_sel 0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
t 3 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 3 PAD 
]
[ C35R16_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1351 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1537 di 
t 196 a_sr 
t 148 mclk_b 
t 1400 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R18_ble3_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 180 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 359 di 
t 1376 a_sr 
t 1304 mclk_b 
t 1004 sclk 
t 916 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R16_ble0_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 67 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1073 di 
t 867 a_sr 
t 1037 mclk_b 
t 674 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 66 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 403 di 
t 196 a_sr 
t 148 mclk_b 
t 1400 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 490 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 550 di 
t 135 a_sr 
t 1106 mclk_b 
t 782 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ rstn_final__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "true"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1600 sh [1]
t 1435 sh [0]
t 537 a_sr 
t 402 mclk_b 
t 85 sclk 
t 512 clk 
t 3 en 
t 386 sr 
t 1102 rc [1]
t 1103 rc [0]
]
[ C29R18_ble3_const CONST
p sel 1
t 3 out 
]
[ io_cell_spi_sck_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 0
p pdr_cfg_1 8
p ndr_cfg_1 8
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 0
p pdr_cfg_0 8
p ndr_cfg_0 8
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 1601 od_d_1 [3]
t 1602 od_d_1 [2]
t 1603 od_d_1 [1]
t 1469 od_d_1 [0]
t 1604 od_d_0 [3]
t 1605 od_d_0 [2]
t 1606 od_d_0 [1]
t 525 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 14 PAD1 
t 13 PAD0 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[8].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1607 sh [1]
t 916 sh [0]
t 1376 a_sr 
t 1304 mclk_b 
t 1004 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 666 rc [1]
t 667 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 364 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1242 di 
t 867 a_sr 
t 1037 mclk_b 
t 674 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 363 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1504 di 
t 1555 a_sr 
t 1087 mclk_b 
t 733 sclk 
t 98 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R17_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_de_i_start_pulse__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 387 sh [1]
t 1608 sh [0]
t 605 a_sr 
t 579 mclk_b 
t 270 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 239 rc [1]
t 240 rc [0]
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[8].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1099 sh [1]
t 1609 sh [0]
t 503 a_sr 
t 1542 mclk_b 
t 1186 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 690 rc [1]
t 691 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_r__reg[10].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1610 sh [1]
t 914 sh [0]
t 253 a_sr 
t 248 mclk_b 
t 1510 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 33 rc [1]
t 34 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 640 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 97 di 
t 620 a_sr 
t 133 mclk_b 
t 1389 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R18_ble2_const CONST
p sel 1
t 3 out 
]
[ C35R18_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 950 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 522 di 
t 620 a_sr 
t 133 mclk_b 
t 1389 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ GND_0_inst GND
t 521 Y 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[9].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 728 sh [1]
t 1611 sh [0]
t 467 a_sr 
t 1084 mclk_b 
t 726 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 302 rc [1]
t 303 rc [0]
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[7].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 554 sh [1]
t 1612 sh [0]
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1187 rc [1]
t 1188 rc [0]
]
[ VCC_0_inst VCC
t 573 Y 
]
[ C39R10_ble0_const CONST
p sel 1
t 3 out 
]
[ dedicated_io_cell_u275_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1222 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 718 di 
t 620 a_sr 
t 133 mclk_b 
t 1389 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ sbid1_0_1_csi_logic CFG_CARRY_SKIP_IN
p is_le_cin_below "true"
p le_skip_en "true"
p is_le_cin_inv "false"
t 1144 c_in 
t 1395 mux_alt_cin 
t 1386 c4_in 
t 607 c_skip4_in 
t 886 c_skip8_in 
t 1088 r4_in_b 
t 648 p4_in_b 
t 740 p8_in_b 
]
[ u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1613 sh [1]
t 1096 sh [0]
t 295 a_sr 
t 1546 mclk_b 
t 1194 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 351 rc [1]
t 352 rc [0]
]
[ C29R19_ble2_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[8].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1614 sh [1]
t 198 sh [0]
t 151 a_sr 
t 899 mclk_b 
t 555 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 807 rc [1]
t 808 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1545 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 932 di 
t 928 a_sr 
t 324 mclk_b 
t 1567 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 257 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1136 di 
t 928 a_sr 
t 324 mclk_b 
t 1567 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ sbid1_0_0_cso_logic CARRY_SKIP_OUT
p is_le_cin_below "false"
p le_skip_en "false"
t 1088 r4_out_b 
t 648 p4_out_b 
t 740 p8_out_b 
t 1341 p4_in_b 
t 649 p0b 
t 29 p1b 
t 954 p2b 
t 318 p3b 
]
[ C39R11_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[7].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1615 sh [1]
t 1241 sh [0]
t 1433 a_sr 
t 716 mclk_b 
t 388 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 1315 rc [1]
t 1316 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 539 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1355 di 
t 928 a_sr 
t 324 mclk_b 
t 1567 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u255_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ C39R12_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 847 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1354 di 
t 928 a_sr 
t 324 mclk_b 
t 1567 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R19_ble0_const CONST
p sel 1
t 3 out 
]
[ dedicated_io_cell_u245_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1132 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1566 di 
t 928 a_sr 
t 324 mclk_b 
t 1567 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C45R13_ble1_const CONST
p sel 0
t 3 out 
]
[ C39R12_ble0_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1418 sh [1]
t 1616 sh [0]
t 1473 a_sr 
t 450 mclk_b 
t 102 sclk 
t 226 clk 
t 1118 en 
t 936 sr 
t 51 rc [1]
t 52 rc [0]
]
[ u_sdram_to_RGB_dma_start_xfer__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1617 sh [1]
t 1419 sh [0]
t 1474 a_sr 
t 451 mclk_b 
t 103 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 53 rc [1]
t 54 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1420 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 181 di 
t 797 a_sr 
t 1585 mclk_b 
t 1232 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new M7S_EMB18K
p width_ext_mode 1'b0
p depth_ext_mode 1'b0
p dedicated_cfg 16'hffff
p fifo_en 1'b0
p async_en 1'b0
p r_width 5'h0
p w_width 5'h0
p af_level 15'h0
p ae_level 15'h0
p emb5k_1_modea_sel 12
p emb5k_1_modeb_sel 8
p emb5k_1_porta_wr_mode 1
p emb5k_1_portb_wr_mode 1
p emb5k_1_porta_reg_out 0
p emb5k_1_portb_reg_out 0
p emb5k_1_reset_value_a 0
p emb5k_1_reset_value_b 0
p emb5k_1_porta_data_width 4
p emb5k_1_portb_data_width 8
p emb5k_1_operation_mode "simple_dual_port"
p emb5k_1_init_file ""
p emb5k_1_porta_prog 240
p emb5k_1_portb_prog 15
p emb5k_2_modea_sel 12
p emb5k_2_modeb_sel 8
p emb5k_2_porta_wr_mode 1
p emb5k_2_portb_wr_mode 1
p emb5k_2_porta_reg_out 0
p emb5k_2_portb_reg_out 0
p emb5k_2_reset_value_a 0
p emb5k_2_reset_value_b 0
p emb5k_2_porta_data_width 4
p emb5k_2_portb_data_width 8
p emb5k_2_operation_mode "simple_dual_port"
p emb5k_2_init_file ""
p emb5k_2_porta_prog 240
p emb5k_2_portb_prog 15
p emb5k_3_modea_sel 12
p emb5k_3_modeb_sel 8
p emb5k_3_porta_wr_mode 1
p emb5k_3_portb_wr_mode 1
p emb5k_3_porta_reg_out 0
p emb5k_3_portb_reg_out 0
p emb5k_3_reset_value_a 0
p emb5k_3_reset_value_b 0
p emb5k_3_porta_data_width 4
p emb5k_3_portb_data_width 8
p emb5k_3_operation_mode "simple_dual_port"
p emb5k_3_init_file ""
p emb5k_3_porta_prog 240
p emb5k_3_portb_prog 15
p emb5k_4_modea_sel 12
p emb5k_4_modeb_sel 8
p emb5k_4_porta_wr_mode 1
p emb5k_4_portb_wr_mode 1
p emb5k_4_porta_reg_out 0
p emb5k_4_portb_reg_out 0
p emb5k_4_reset_value_a 0
p emb5k_4_reset_value_b 0
p emb5k_4_porta_data_width 4
p emb5k_4_portb_data_width 8
p emb5k_4_operation_mode "simple_dual_port"
p emb5k_4_init_file ""
p emb5k_4_porta_prog 240
p emb5k_4_portb_prog 15
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 1618 c1r4_q [17]
t 1619 c1r4_q [16]
t 1620 c1r4_q [15]
t 1621 c1r4_q [14]
t 1622 c1r4_q [13]
t 1623 c1r4_q [12]
t 1624 c1r4_q [11]
t 1625 c1r4_q [10]
t 1626 c1r4_q [9]
t 1627 c1r4_q [8]
t 1628 c1r4_q [7]
t 1629 c1r4_q [6]
t 1630 c1r4_q [5]
t 1631 c1r4_q [4]
t 1503 c1r4_q [3]
t 976 c1r4_q [2]
t 417 c1r4_q [1]
t 1475 c1r4_q [0]
t 1632 c1r3_q [17]
t 1633 c1r3_q [16]
t 1634 c1r3_q [15]
t 1635 c1r3_q [14]
t 1636 c1r3_q [13]
t 1637 c1r3_q [12]
t 1638 c1r3_q [11]
t 1639 c1r3_q [10]
t 1640 c1r3_q [9]
t 1641 c1r3_q [8]
t 1642 c1r3_q [7]
t 1643 c1r3_q [6]
t 1644 c1r3_q [5]
t 1645 c1r3_q [4]
t 1018 c1r3_q [3]
t 464 c1r3_q [2]
t 1513 c1r3_q [1]
t 1012 c1r3_q [0]
t 1646 c1r2_q [17]
t 1647 c1r2_q [16]
t 1648 c1r2_q [15]
t 1649 c1r2_q [14]
t 1650 c1r2_q [13]
t 1651 c1r2_q [12]
t 1652 c1r2_q [11]
t 1653 c1r2_q [10]
t 1654 c1r2_q [9]
t 1655 c1r2_q [8]
t 1656 c1r2_q [7]
t 1657 c1r2_q [6]
t 1658 c1r2_q [5]
t 1659 c1r2_q [4]
t 482 c1r2_q [3]
t 1532 c1r2_q [2]
t 1027 c1r2_q [1]
t 471 c1r2_q [0]
t 1660 c1r1_q [17]
t 1661 c1r1_q [16]
t 1662 c1r1_q [15]
t 1663 c1r1_q [14]
t 1664 c1r1_q [13]
t 1665 c1r1_q [12]
t 1666 c1r1_q [11]
t 1667 c1r1_q [10]
t 1668 c1r1_q [9]
t 1669 c1r1_q [8]
t 1670 c1r1_q [7]
t 1671 c1r1_q [6]
t 1672 c1r1_q [5]
t 1673 c1r1_q [4]
t 949 c1r1_q [3]
t 403 c1r1_q [2]
t 1463 c1r1_q [1]
t 938 c1r1_q [0]
t 853 c1r4_aa [11]
t 541 c1r4_aa [10]
t 261 c1r4_aa [9]
t 1551 c1r4_aa [8]
t 1233 c1r4_aa [7]
t 955 c1r4_aa [6]
t 650 c1r4_aa [5]
t 369 c1r4_aa [4]
t 73 c1r4_aa [3]
t 1357 c1r4_aa [2]
t 521 c1r4_aa [1]
t 521 c1r4_aa [0]
t 892 c1r4_ab [11]
t 581 c1r4_ab [10]
t 314 c1r4_ab [9]
t 1592 c1r4_ab [8]
t 1302 c1r4_ab [7]
t 1031 c1r4_ab [6]
t 697 c1r4_ab [5]
t 397 c1r4_ab [4]
t 109 c1r4_ab [3]
t 521 c1r4_ab [2]
t 521 c1r4_ab [1]
t 521 c1r4_ab [0]
t 1563 c1r4_cea 
t 1139 c1r4_ceb 
t 512 c1r4_clka 
t 226 c1r4_clkb 
t 983 c1r4_da [17]
t 984 c1r4_da [16]
t 985 c1r4_da [15]
t 986 c1r4_da [14]
t 987 c1r4_da [13]
t 988 c1r4_da [12]
t 989 c1r4_da [11]
t 990 c1r4_da [10]
t 991 c1r4_da [9]
t 992 c1r4_da [8]
t 993 c1r4_da [7]
t 994 c1r4_da [6]
t 995 c1r4_da [5]
t 996 c1r4_da [4]
t 997 c1r4_da [3]
t 998 c1r4_da [2]
t 999 c1r4_da [1]
t 1000 c1r4_da [0]
t 521 c1r4_db [17]
t 521 c1r4_db [16]
t 1158 c1r4_db [15]
t 1576 c1r4_db [14]
t 384 c1r4_db [13]
t 1095 c1r4_db [12]
t 1499 c1r4_db [11]
t 1358 c1r4_db [10]
t 167 c1r4_db [9]
t 567 c1r4_db [8]
t 1158 c1r4_db [7]
t 1576 c1r4_db [6]
t 384 c1r4_db [5]
t 1095 c1r4_db [4]
t 1499 c1r4_db [3]
t 1358 c1r4_db [2]
t 167 c1r4_db [1]
t 567 c1r4_db [0]
t 573 c1r4_rstna 
t 573 c1r4_rstnb 
t 521 c1r4_wea 
t 573 c1r4_web 
t 853 c1r3_aa [11]
t 541 c1r3_aa [10]
t 261 c1r3_aa [9]
t 1551 c1r3_aa [8]
t 1233 c1r3_aa [7]
t 955 c1r3_aa [6]
t 650 c1r3_aa [5]
t 369 c1r3_aa [4]
t 73 c1r3_aa [3]
t 1357 c1r3_aa [2]
t 521 c1r3_aa [1]
t 521 c1r3_aa [0]
t 892 c1r3_ab [11]
t 581 c1r3_ab [10]
t 314 c1r3_ab [9]
t 1592 c1r3_ab [8]
t 1302 c1r3_ab [7]
t 1031 c1r3_ab [6]
t 697 c1r3_ab [5]
t 397 c1r3_ab [4]
t 109 c1r3_ab [3]
t 521 c1r3_ab [2]
t 521 c1r3_ab [1]
t 521 c1r3_ab [0]
t 1563 c1r3_cea 
t 1139 c1r3_ceb 
t 512 c1r3_clka 
t 226 c1r3_clkb 
t 420 c1r3_da [17]
t 421 c1r3_da [16]
t 422 c1r3_da [15]
t 423 c1r3_da [14]
t 424 c1r3_da [13]
t 425 c1r3_da [12]
t 426 c1r3_da [11]
t 427 c1r3_da [10]
t 428 c1r3_da [9]
t 429 c1r3_da [8]
t 430 c1r3_da [7]
t 431 c1r3_da [6]
t 432 c1r3_da [5]
t 433 c1r3_da [4]
t 434 c1r3_da [3]
t 435 c1r3_da [2]
t 436 c1r3_da [1]
t 437 c1r3_da [0]
t 521 c1r3_db [17]
t 521 c1r3_db [16]
t 1157 c1r3_db [15]
t 291 c1r3_db [14]
t 684 c1r3_db [13]
t 1380 c1r3_db [12]
t 189 c1r3_db [11]
t 587 c1r3_db [10]
t 478 c1r3_db [9]
t 877 c1r3_db [8]
t 1157 c1r3_db [7]
t 291 c1r3_db [6]
t 684 c1r3_db [5]
t 1380 c1r3_db [4]
t 189 c1r3_db [3]
t 587 c1r3_db [2]
t 478 c1r3_db [1]
t 877 c1r3_db [0]
t 573 c1r3_rstna 
t 573 c1r3_rstnb 
t 521 c1r3_wea 
t 573 c1r3_web 
t 853 c1r2_aa [11]
t 541 c1r2_aa [10]
t 261 c1r2_aa [9]
t 1551 c1r2_aa [8]
t 1233 c1r2_aa [7]
t 955 c1r2_aa [6]
t 650 c1r2_aa [5]
t 369 c1r2_aa [4]
t 73 c1r2_aa [3]
t 1357 c1r2_aa [2]
t 521 c1r2_aa [1]
t 521 c1r2_aa [0]
t 892 c1r2_ab [11]
t 581 c1r2_ab [10]
t 314 c1r2_ab [9]
t 1592 c1r2_ab [8]
t 1302 c1r2_ab [7]
t 1031 c1r2_ab [6]
t 697 c1r2_ab [5]
t 397 c1r2_ab [4]
t 109 c1r2_ab [3]
t 521 c1r2_ab [2]
t 521 c1r2_ab [1]
t 521 c1r2_ab [0]
t 1563 c1r2_cea 
t 1139 c1r2_ceb 
t 512 c1r2_clka 
t 226 c1r2_clkb 
t 1480 c1r2_da [17]
t 1481 c1r2_da [16]
t 1482 c1r2_da [15]
t 1483 c1r2_da [14]
t 1484 c1r2_da [13]
t 1485 c1r2_da [12]
t 1486 c1r2_da [11]
t 1487 c1r2_da [10]
t 1488 c1r2_da [9]
t 1489 c1r2_da [8]
t 1490 c1r2_da [7]
t 1491 c1r2_da [6]
t 1492 c1r2_da [5]
t 1493 c1r2_da [4]
t 1494 c1r2_da [3]
t 1495 c1r2_da [2]
t 1496 c1r2_da [1]
t 1497 c1r2_da [0]
t 521 c1r2_db [17]
t 521 c1r2_db [16]
t 1453 c1r2_db [15]
t 568 c1r2_db [14]
t 1017 c1r2_db [13]
t 92 c1r2_db [12]
t 500 c1r2_db [11]
t 900 c1r2_db [10]
t 771 c1r2_db [9]
t 1156 c1r2_db [8]
t 1453 c1r2_db [7]
t 568 c1r2_db [6]
t 1017 c1r2_db [5]
t 92 c1r2_db [4]
t 500 c1r2_db [3]
t 900 c1r2_db [2]
t 771 c1r2_db [1]
t 1156 c1r2_db [0]
t 573 c1r2_rstna 
t 573 c1r2_rstnb 
t 521 c1r2_wea 
t 573 c1r2_web 
t 853 c1r1_aa [11]
t 541 c1r1_aa [10]
t 261 c1r1_aa [9]
t 1551 c1r1_aa [8]
t 1233 c1r1_aa [7]
t 955 c1r1_aa [6]
t 650 c1r1_aa [5]
t 369 c1r1_aa [4]
t 73 c1r1_aa [3]
t 1357 c1r1_aa [2]
t 521 c1r1_aa [1]
t 521 c1r1_aa [0]
t 892 c1r1_ab [11]
t 581 c1r1_ab [10]
t 314 c1r1_ab [9]
t 1592 c1r1_ab [8]
t 1302 c1r1_ab [7]
t 1031 c1r1_ab [6]
t 697 c1r1_ab [5]
t 397 c1r1_ab [4]
t 109 c1r1_ab [3]
t 521 c1r1_ab [2]
t 521 c1r1_ab [1]
t 521 c1r1_ab [0]
t 1345 c1r1_cea 
t 1509 c1r1_ceb 
t 512 c1r1_clka 
t 226 c1r1_clkb 
t 956 c1r1_da [17]
t 957 c1r1_da [16]
t 958 c1r1_da [15]
t 959 c1r1_da [14]
t 960 c1r1_da [13]
t 961 c1r1_da [12]
t 962 c1r1_da [11]
t 963 c1r1_da [10]
t 964 c1r1_da [9]
t 965 c1r1_da [8]
t 966 c1r1_da [7]
t 967 c1r1_da [6]
t 968 c1r1_da [5]
t 969 c1r1_da [4]
t 970 c1r1_da [3]
t 971 c1r1_da [2]
t 972 c1r1_da [1]
t 973 c1r1_da [0]
t 521 c1r1_db [17]
t 521 c1r1_db [16]
t 878 c1r1_db [15]
t 1249 c1r1_db [14]
t 93 c1r1_db [13]
t 796 c1r1_db [12]
t 1174 c1r1_db [11]
t 1075 c1r1_db [10]
t 1454 c1r1_db [9]
t 290 c1r1_db [8]
t 878 c1r1_db [7]
t 1249 c1r1_db [6]
t 93 c1r1_db [5]
t 796 c1r1_db [4]
t 1174 c1r1_db [3]
t 1075 c1r1_db [2]
t 1454 c1r1_db [1]
t 290 c1r1_db [0]
t 573 c1r1_rstna 
t 573 c1r1_rstnb 
t 521 c1r1_wea 
t 573 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 486 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1295 di 
t 1446 a_sr 
t 1211 mclk_b 
t 896 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u235_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_de_o__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1674 sh [1]
t 379 sh [0]
t 1565 a_sr 
t 601 mclk_b 
t 297 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 774 rc [1]
t 775 rc [0]
]
[ u_sdram_to_RGB_bmp_fig_cnt__reg[2].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1675 sh [1]
t 903 sh [0]
t 1169 a_sr 
t 274 mclk_b 
t 1529 sclk 
t 226 clk 
t 1118 en 
t 936 sr 
t 547 rc [1]
t 548 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 143 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 591 di 
t 928 a_sr 
t 324 mclk_b 
t 1567 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 142 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 389 di 
t 620 a_sr 
t 133 mclk_b 
t 1389 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 780 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 166 di 
t 155 a_sr 
t 1394 mclk_b 
t 1081 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 779 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1152 di 
t 155 a_sr 
t 1394 mclk_b 
t 1081 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 455 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 819 di 
t 834 a_sr 
t 1159 mclk_b 
t 843 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C39R13_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1082 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 58 di 
t 1446 a_sr 
t 1211 mclk_b 
t 896 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1080 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1586 di 
t 669 a_sr 
t 1424 mclk_b 
t 1109 sclk 
t 840 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1479 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 465 di 
t 1097 a_sr 
t 406 mclk_b 
t 86 sclk 
t 1123 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 723 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1045 di 
t 834 a_sr 
t 1159 mclk_b 
t 843 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C39R14_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[3].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 714 sh [1]
t 1676 sh [0]
t 271 a_sr 
t 46 mclk_b 
t 1297 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 169 rc [1]
t 170 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1361 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 262 di 
t 1447 a_sr 
t 1210 mclk_b 
t 895 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1360 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 401 di 
t 866 a_sr 
t 882 mclk_b 
t 542 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u215_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1050 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1214 di 
t 620 a_sr 
t 133 mclk_b 
t 1389 sclk 
t 656 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 76 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 474 di 
t 1145 a_sr 
t 1065 mclk_b 
t 711 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 77 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 839 di 
t 866 a_sr 
t 882 mclk_b 
t 542 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ io_cell_buttonIn4_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 1677 id_q_1 [3]
t 1678 id_q_1 [2]
t 1679 id_q_1 [1]
t 721 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 10 PAD1 
t 6 PAD0 
]
[ C39R14_ble0_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1331 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1427 di 
t 928 a_sr 
t 324 mclk_b 
t 1567 sclk 
t 1175 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 375 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 885 di 
t 1564 a_sr 
t 373 mclk_b 
t 44 sclk 
t 846 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 376 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1450 di 
t 1447 a_sr 
t 1210 mclk_b 
t 895 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C39R15_ble1_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 47 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 68 di 
t 502 a_sr 
t 1403 mclk_b 
t 1091 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 658 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1310 di 
t 155 a_sr 
t 1394 mclk_b 
t 1081 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 659 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 84 di 
t 278 a_sr 
t 535 mclk_b 
t 199 sclk 
t 1373 shift 
t 3 up_i 
t 3 down_i 
]
[ sbid1_0_0_csi_logic CFG_CARRY_SKIP_IN
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
t 607 c_in 
t 521 mux_alt_cin 
t 1347 c4_in 
t 683 c_skip4_in 
t 921 c_skip8_in 
t 1385 r4_in_b 
t 1341 p4_in_b 
t 308 p8_in_b 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 342 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 69 di 
t 1502 a_sr 
t 1079 mclk_b 
t 722 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 978 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 127 di 
t 866 a_sr 
t 882 mclk_b 
t 542 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 977 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 507 di 
t 1145 a_sr 
t 1065 mclk_b 
t 711 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C39R15_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 613 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 280 di 
t 1502 a_sr 
t 1079 mclk_b 
t 722 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[9].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1680 sh [1]
t 707 sh [0]
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 113 rc [1]
t 114 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1238 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 543 di 
t 866 a_sr 
t 882 mclk_b 
t 542 sclk 
t 856 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1237 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 917 di 
t 1447 a_sr 
t 1210 mclk_b 
t 895 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 919 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 492 di 
t 1502 a_sr 
t 1079 mclk_b 
t 722 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1560 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 475 di 
t 1146 a_sr 
t 1066 mclk_b 
t 712 sclk 
t 1381 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1559 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1340 di 
t 1145 a_sr 
t 1065 mclk_b 
t 711 sclk 
t 1382 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1681 sh [1]
t 1078 sh [0]
t 797 a_sr 
t 1585 mclk_b 
t 1232 sclk 
t 226 clk 
t 319 en 
t 936 sr 
t 163 rc [1]
t 164 rc [0]
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[8].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 179 sh [1]
t 1682 sh [0]
t 662 a_sr 
t 930 mclk_b 
t 592 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 609 rc [1]
t 610 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1204 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1111 di 
t 834 a_sr 
t 1159 mclk_b 
t 843 sclk 
t 675 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1205 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 688 di 
t 502 a_sr 
t 1403 mclk_b 
t 1091 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ io_cell_clk_i_inst M7S_IO_PCISG
p cfg_nc 4'h0
p ns_lv_fastestn 1'b0
p cfg_userio_en 1
p ns_lv_cfg 2'h0
p pdr_cfg 4'h0
p ndr_cfg 4'h0
p keep_cfg 2'h0
p rx_dig_en_cfg 1
p in_del 0
p out_del 0
p vpci_en 1'b0
p cfg_oen_inv 0
p cfg_oen_sel 2'h0
p cfg_od_inv 0
p cfg_od_sel 2'h0
p cfg_id_sel 1'b0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
t 323 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 7 PAD 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 268 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 577 di 
t 1446 a_sr 
t 1211 mclk_b 
t 896 sclk 
t 336 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 269 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 165 di 
t 1447 a_sr 
t 1210 mclk_b 
t 895 sclk 
t 337 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1527 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1325 di 
t 797 a_sr 
t 1585 mclk_b 
t 1232 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1683 sh [1]
t 530 sh [0]
t 502 a_sr 
t 1403 mclk_b 
t 1091 sclk 
t 226 clk 
t 319 en 
t 936 sr 
t 676 rc [1]
t 677 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 551 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1201 di 
t 155 a_sr 
t 1394 mclk_b 
t 1081 sclk 
t 863 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1220 sh [1]
t 1684 sh [0]
t 377 a_sr 
t 769 mclk_b 
t 444 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1130 rc [1]
t 1131 rc [0]
]
[ C39R17_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_ahm_rdata_push_wr1__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1139 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 498 di 
t 503 a_sr 
t 1542 mclk_b 
t 1186 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_display_period_align__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1432 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 45 di 
t 1063 a_sr 
t 339 mclk_b 
t 1587 sclk 
t 868 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_other_1_beat_valid__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 286 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1016 di 
t 605 a_sr 
t 579 mclk_b 
t 270 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1685 sh [1]
t 1071 sh [0]
t 1502 a_sr 
t 1079 mclk_b 
t 722 sclk 
t 226 clk 
t 319 en 
t 936 sr 
t 110 rc [1]
t 111 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 175 sh [1]
t 1686 sh [0]
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 558 rc [1]
t 559 rc [0]
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[5].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 174 sh [1]
t 1687 sh [0]
t 1370 a_sr 
t 408 mclk_b 
t 89 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 560 rc [1]
t 561 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1688 sh [1]
t 1404 sh [0]
t 867 a_sr 
t 1037 mclk_b 
t 674 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 816 rc [1]
t 817 rc [0]
]
[ u_sdram_to_RGB_dma_addr__reg[31].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1689 sh [1]
t 172 sh [0]
t 238 a_sr 
t 951 mclk_b 
t 604 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1518 rc [1]
t 1519 rc [0]
]
[ C39R18_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_mx_done_r__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 466 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 651 di 
t 64 a_sr 
t 668 mclk_b 
t 349 sclk 
t 353 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1690 sh [1]
t 880 sh [0]
t 556 a_sr 
t 842 mclk_b 
t 508 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1327 rc [1]
t 1328 rc [0]
]
[ u_sdram_to_RGB_dma_addr__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 974 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 1557 a_sr 
t 1182 mclk_b 
t 870 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[30].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1691 sh [1]
t 1212 sh [0]
t 1531 a_sr 
t 789 mclk_b 
t 461 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 445 rc [1]
t 446 rc [0]
]
[ u_sdram_to_RGB_addr_cnt__reg[10].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1692 sh [1]
t 360 sh [0]
t 1397 a_sr 
t 126 mclk_b 
t 1387 sclk 
t 226 clk 
t 305 en 
t 936 sr 
t 890 rc [1]
t 891 rc [0]
]
[ u_sdram_to_RGB_dma_addr__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1234 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 929 a_sr 
t 449 mclk_b 
t 100 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1693 sh [1]
t 358 sh [0]
t 279 a_sr 
t 660 mclk_b 
t 343 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 249 rc [1]
t 250 rc [0]
]
[ C23R19_ble2_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_dma_addr__reg[28].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1694 sh [1]
t 694 sh [0]
t 1213 a_sr 
t 594 mclk_b 
t 283 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 944 rc [1]
t 945 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1124 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 672 di 
t 136 a_sr 
t 1105 mclk_b 
t 778 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1552 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 1370 a_sr 
t 408 mclk_b 
t 89 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 162 sh [1]
t 1695 sh [0]
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 518 rc [1]
t 519 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1413 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 884 di 
t 611 a_sr 
t 1010 mclk_b 
t 624 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 263 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 929 a_sr 
t 449 mclk_b 
t 100 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_h_cnt__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 476 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 813 di 
t 655 a_sr 
t 686 mclk_b 
t 362 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C23R19_ble1_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_dma_addr__reg[27].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1696 sh [1]
t 156 sh [0]
t 929 a_sr 
t 449 mclk_b 
t 100 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1443 rc [1]
t 1444 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 130 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1309 di 
t 136 a_sr 
t 1105 mclk_b 
t 778 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_other_1_beat_start_pulse__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 546 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 772 di 
t 605 a_sr 
t 579 mclk_b 
t 270 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[1].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1697 sh [1]
t 1207 sh [0]
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1046 rc [1]
t 1047 rc [0]
]
[ u_sdram_to_RGB_dma_addr__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 545 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 1213 a_sr 
t 594 mclk_b 
t 283 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_mx_done_r__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1698 sh [1]
t 353 sh [0]
t 64 a_sr 
t 668 mclk_b 
t 349 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1470 rc [1]
t 1471 rc [0]
]
[ u_colorgen_h_cnt__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 765 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 685 di 
t 655 a_sr 
t 686 mclk_b 
t 362 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 439 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 128 di 
t 136 a_sr 
t 1105 mclk_b 
t 778 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C23R19_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_dma_addr__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 854 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 1370 a_sr 
t 408 mclk_b 
t 89 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_h_cnt__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1072 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 893 di 
t 655 a_sr 
t 686 mclk_b 
t 362 sclk 
t 638 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_v_cnt__reg[9].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1699 sh [1]
t 1579 sh [0]
t 27 a_sr 
t 195 mclk_b 
t 1452 sclk 
t 512 clk 
t 865 en 
t 936 sr 
t 1085 rc [1]
t 1086 rc [0]
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[0].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1700 sh [1]
t 689 sh [0]
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1538 rc [1]
t 1539 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 717 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 355 di 
t 1203 a_sr 
t 1320 mclk_b 
t 1021 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_v_valid__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 931 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 105 di 
t 1064 a_sr 
t 571 mclk_b 
t 254 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C33R12_ble0_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_dma_addr__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1135 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 1370 a_sr 
t 408 mclk_b 
t 89 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_h_cnt__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1353 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1107 di 
t 1138 a_sr 
t 315 mclk_b 
t 1562 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1352 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 943 di 
t 1557 a_sr 
t 1182 mclk_b 
t 870 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1044 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 767 di 
t 611 a_sr 
t 1010 mclk_b 
t 624 sclk 
t 491 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1428 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 295 a_sr 
t 1546 mclk_b 
t 1194 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C33R13_ble1_const CONST
p sel 1
t 3 out 
]
[ u_colorgen_h_cnt__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 70 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1317 di 
t 1558 a_sr 
t 1183 mclk_b 
t 872 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 71 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1219 di 
t 1557 a_sr 
t 1182 mclk_b 
t 870 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_v_cnt__reg[8].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1701 sh [1]
t 1059 sh [0]
t 1308 a_sr 
t 42 mclk_b 
t 1296 sclk 
t 512 clk 
t 865 en 
t 936 sr 
t 1588 rc [1]
t 1589 rc [0]
]
[ u_sdram_to_RGB_display_period_align__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1702 sh [1]
t 868 sh [0]
t 1063 a_sr 
t 339 mclk_b 
t 1587 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 911 rc [1]
t 912 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1322 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1011 di 
t 1203 a_sr 
t 1320 mclk_b 
t 1021 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_h_cnt__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 367 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1528 di 
t 1558 a_sr 
t 1183 mclk_b 
t 872 sclk 
t 652 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 368 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1541 di 
t 1557 a_sr 
t 1182 mclk_b 
t 870 sclk 
t 653 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 39 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1164 di 
t 1203 a_sr 
t 1320 mclk_b 
t 1021 sclk 
t 1549 shift 
t 3 up_i 
t 3 down_i 
]
[ C33R13_ble0_const CONST
p sel 1
t 3 out 
]
[ u_colorgen_v_cnt__reg[7].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1703 sh [1]
t 515 sh [0]
t 1035 a_sr 
t 1436 mclk_b 
t 1117 sclk 
t 512 clk 
t 865 en 
t 936 sr 
t 510 rc [1]
t 511 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1704 sh [1]
t 1200 sh [0]
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1002 rc [1]
t 1003 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 460 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1388 di 
t 60 a_sr 
t 309 mclk_b 
t 1556 sclk 
t 258 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_h_cnt__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 642 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 140 di 
t 858 a_sr 
t 122 mclk_b 
t 1383 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 643 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 247 di 
t 857 a_sr 
t 123 mclk_b 
t 1384 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_buffer_rd_sel_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1273 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 292 di 
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0455 LUT4
p config_data "f000"
t 1345 dx 
t 3 f3 
t 3 f2 
t 1498 f1 
t 292 f0 
]
[ C33R14_ble1_const CONST
p sel 1
t 3 out 
]
[ ii0456 LUT4
p config_data "0f00"
t 1563 dx 
t 3 f3 
t 3 f2 
t 292 f1 
t 1498 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 731 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 225 di 
t 357 a_sr 
t 477 mclk_b 
t 132 sclk 
t 790 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[23].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1199 sh [1]
t 1705 sh [0]
t 1339 a_sr 
t 1337 mclk_b 
t 1032 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 332 rc [1]
t 333 rc [0]
]
[ ii0458 LUT4
p config_data "0fff"
t 386 dx 
t 3 f3 
t 3 f2 
t 1336 f1 
t 147 f0 
]
[ u_colorgen_h_cnt__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 953 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 361 di 
t 858 a_sr 
t 122 mclk_b 
t 1383 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 952 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 534 di 
t 857 a_sr 
t 123 mclk_b 
t 1384 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0459 LUT4
p config_data "0003"
t 582 dx 
t 3 f3 
t 953 f2 
t 1548 f1 
t 642 f0 
]
[ ii0460 LUT4
p config_data "00c8"
t 583 dx 
t 1228 f3 
t 687 f2 
t 1548 f1 
t 582 f0 
]
[ ii0461 LUT4
p config_data "0033"
t 813 dx 
t 3 f3 
t 476 f2 
t 3 f1 
t 583 f0 
]
[ u_sdram_to_RGB_buffer_rd_sel_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1582 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1273 di 
t 1064 a_sr 
t 571 mclk_b 
t 254 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0463 LUT4
p config_data "c000"
t 1208 dx 
t 3 f3 
t 476 f2 
t 765 f1 
t 1072 f0 
]
[ ii0464 LUT4
p config_data "f000"
t 1416 dx 
t 3 f3 
t 3 f2 
t 1353 f1 
t 1208 f0 
]
[ ii0465 LUT4
p config_data "c000"
t 65 dx 
t 3 f3 
t 70 f2 
t 367 f1 
t 1416 f0 
]
[ ii0466 LUT4
p config_data "8000"
t 273 dx 
t 953 f3 
t 1228 f2 
t 642 f1 
t 65 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1056 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 438 di 
t 629 a_sr 
t 623 mclk_b 
t 320 sclk 
t 1318 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0467 LUT4
p config_data "00ec"
t 485 dx 
t 273 f3 
t 687 f2 
t 1548 f1 
t 583 f0 
]
[ C27R14_ble1_const CONST
p sel 1
t 3 out 
]
[ ii0468 LUT4
p config_data "005a"
t 685 dx 
t 765 f3 
t 3 f2 
t 476 f1 
t 583 f0 
]
[ u_colorgen_h_cnt__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1228 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 783 di 
t 858 a_sr 
t 122 mclk_b 
t 1383 sclk 
t 664 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1227 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 841 di 
t 857 a_sr 
t 123 mclk_b 
t 1384 sclk 
t 665 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0469 LUT4
p config_data "0333"
t 894 dx 
t 3 f3 
t 1072 f2 
t 765 f1 
t 476 f0 
]
[ ii0470 LUT4
p config_data "0011"
t 893 dx 
t 1208 f3 
t 583 f2 
t 3 f1 
t 894 f0 
]
[ ii0471 LUT4
p config_data "0330"
t 1107 dx 
t 3 f3 
t 583 f2 
t 1353 f1 
t 1208 f0 
]
[ ii0472 LUT4
p config_data "1414"
t 1317 dx 
t 583 f3 
t 70 f2 
t 1416 f1 
t 3 f0 
]
[ C33R14_ble0_const CONST
p sel 0
t 3 out 
]
[ ii0473 LUT4
p config_data "1320"
t 1528 dx 
t 1416 f3 
t 583 f2 
t 70 f1 
t 367 f0 
]
[ ii0474 LUT4
p config_data "050a"
t 140 dx 
t 642 f3 
t 3 f2 
t 583 f1 
t 65 f0 
]
[ ii0475 LUT4
p config_data "1230"
t 361 dx 
t 65 f3 
t 583 f2 
t 953 f1 
t 642 f0 
]
[ u_colorgen_v_cnt__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 913 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 637 di 
t 1308 a_sr 
t 42 mclk_b 
t 1296 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0476 LUT4
p config_data "6aaa"
t 553 dx 
t 1228 f3 
t 642 f2 
t 65 f1 
t 953 f0 
]
[ ii0477 LUT4
p config_data "00f0"
t 783 dx 
t 3 f3 
t 3 f2 
t 553 f1 
t 583 f0 
]
[ ii0478 LUT4
p config_data "0550"
t 1019 dx 
t 583 f3 
t 3 f2 
t 273 f1 
t 1548 f0 
]
[ u_colorgen_h_cnt__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1548 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1019 di 
t 1138 a_sr 
t 315 mclk_b 
t 1562 sclk 
t 1181 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[16] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1547 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 252 di 
t 1339 a_sr 
t 1337 mclk_b 
t 1032 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0479 LUT4
p config_data "0200"
t 1171 dx 
t 894 f3 
t 70 f2 
t 367 f1 
t 582 f0 
]
[ ii0480 LUT4
p config_data "04fb"
t 1170 dx 
t 1228 f3 
t 1171 f2 
t 1353 f1 
t 687 f0 
]
[ ii0481 LUT4
p config_data "0001"
t 1393 dx 
t 1396 f3 
t 1108 f2 
t 520 f1 
t 202 f0 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 863 sh [1]
t 1706 sh [0]
t 155 a_sr 
t 1394 mclk_b 
t 1081 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 861 rc [1]
t 862 rc [0]
]
[ ii0482 LUT4
p config_data "f000"
t 35 dx 
t 3 f3 
t 3 f2 
t 107 f1 
t 395 f0 
]
[ ii0483 LUT4
p config_data "aaa8"
t 234 dx 
t 35 f3 
t 1108 f2 
t 1396 f1 
t 814 f0 
]
[ ii0484 LUT4
p config_data "80aa"
t 453 dx 
t 234 f3 
t 1195 f2 
t 1514 f1 
t 1393 f0 
]
[ ii0485 LUT4
p config_data "0505"
t 637 dx 
t 913 f3 
t 3 f2 
t 453 f1 
t 3 f0 
]
[ u_colorgen_v_cnt__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1195 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1083 di 
t 1308 a_sr 
t 42 mclk_b 
t 1296 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_lvds_u_lvds_tx_0 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 936 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 1437 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 521 od_d_1 [3]
t 521 od_d_1 [2]
t 521 od_d_1 [1]
t 521 od_d_1 [0]
t 935 od_d_0 [3]
t 1215 od_d_0 [2]
t 1535 od_d_0 [1]
t 521 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 512 clk_0 
t 512 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 19 PAD1 
t 23 PAD0 
]
[ ii0486 LUT4
p config_data "8000"
t 865 dx 
t 1228 f3 
t 65 f2 
t 582 f1 
t 687 f0 
]
[ u_lvds_u_lvds_tx_1 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 936 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 1437 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 521 od_d_1 [3]
t 521 od_d_1 [2]
t 883 od_d_1 [1]
t 1161 od_d_1 [0]
t 1465 od_d_0 [3]
t 180 od_d_0 [2]
t 521 od_d_0 [1]
t 521 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 512 clk_0 
t 512 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 18 PAD1 
t 22 PAD0 
]
[ ii0487 LUT4
p config_data "1144"
t 1083 dx 
t 453 f3 
t 1195 f2 
t 3 f1 
t 913 f0 
]
[ u_lvds_u_lvds_tx_2 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 936 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 1437 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 521 od_d_1 [3]
t 521 od_d_1 [2]
t 1024 od_d_1 [1]
t 1293 od_d_1 [0]
t 1584 od_d_0 [3]
t 521 od_d_0 [2]
t 521 od_d_0 [1]
t 378 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 512 clk_0 
t 512 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 17 PAD1 
t 21 PAD0 
]
[ ii0488 LUT4
p config_data "1450"
t 1270 dx 
t 453 f3 
t 1195 f2 
t 1514 f1 
t 913 f0 
]
[ u_lvds_u_lvds_tx_3 M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_txd2_inv_1 0
p cfg_txd3_inv_1 0
p cfg_d_en_1 1
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 1
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 936 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 1437 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 521 od_d_1 [3]
t 243 od_d_1 [2]
t 529 od_d_1 [1]
t 490 od_d_1 [0]
t 625 od_d_0 [3]
t 306 od_d_0 [2]
t 576 od_d_0 [1]
t 521 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 512 clk_0 
t 512 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 16 PAD1 
t 20 PAD0 
]
[ u_sdram_to_RGB_dma_addr__reg[17] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 260 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 470 di 
t 1430 a_sr 
t 483 mclk_b 
t 139 sclk 
t 141 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0489 LUT4
p config_data "6aaa"
t 1476 dx 
t 202 f3 
t 913 f2 
t 1514 f1 
t 1195 f0 
]
[ ii0490 LUT4
p config_data "0f00"
t 1477 dx 
t 3 f3 
t 3 f2 
t 453 f1 
t 1476 f0 
]
[ ii0500 LUT4
p config_data "0005"
t 1478 dx 
t 1195 f3 
t 3 f2 
t 1514 f1 
t 814 f0 
]
[ ii0491 LUT4
p config_data "8000"
t 104 dx 
t 1195 f3 
t 202 f2 
t 1514 f1 
t 913 f0 
]
[ ii0501 LUT4
p config_data "d5bf"
t 105 dx 
t 395 f3 
t 1393 f2 
t 1478 f1 
t 107 f0 
]
[ ii0492 LUT4
p config_data "003c"
t 330 dx 
t 3 f3 
t 520 f2 
t 104 f1 
t 453 f0 
]
[ ii0502 LUT4
p config_data "00ff"
t 331 dx 
t 3 f3 
t 3 f2 
t 3 f1 
t 943 f0 
]
[ ii0493 LUT4
p config_data "1444"
t 526 dx 
t 453 f3 
t 814 f2 
t 104 f1 
t 520 f0 
]
[ ii0503 LUT4
p config_data "8000"
t 527 dx 
t 943 f3 
t 1219 f2 
t 1541 f1 
t 247 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1303 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 245 di 
t 662 a_sr 
t 930 mclk_b 
t 592 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0494 LUT4
p config_data "8800"
t 725 dx 
t 104 f3 
t 520 f2 
t 3 f1 
t 814 f0 
]
[ ii0504 LUT4
p config_data "8800"
t 724 dx 
t 534 f3 
t 841 f2 
t 3 f1 
t 527 f0 
]
[ ii0495 LUT4
p config_data "0550"
t 948 dx 
t 453 f3 
t 3 f2 
t 1108 f1 
t 725 f0 
]
[ ii0505 LUT4
p config_data "a000"
t 947 dx 
t 1414 f3 
t 3 f2 
t 724 f1 
t 1126 f0 
]
[ u_colorgen_v_cnt__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1514 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1270 di 
t 1308 a_sr 
t 42 mclk_b 
t 1296 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0496 LUT4
p config_data "060c"
t 1142 dx 
t 725 f3 
t 1396 f2 
t 453 f1 
t 1108 f0 
]
[ ii0506 LUT4
p config_data "c0c0"
t 1141 dx 
t 3 f3 
t 947 f2 
t 443 f1 
t 3 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 346 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 761 di 
t 516 a_sr 
t 1090 mclk_b 
t 737 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0497 LUT4
p config_data "c000"
t 1364 dx 
t 3 f3 
t 725 f2 
t 1396 f1 
t 1108 f0 
]
[ ii0507 LUT4
p config_data "8241"
t 1363 dx 
t 1154 f3 
t 131 f2 
t 566 f1 
t 200 f0 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1707 sh [1]
t 336 sh [0]
t 1446 a_sr 
t 1211 mclk_b 
t 896 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 1367 rc [1]
t 1368 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1708 sh [1]
t 337 sh [0]
t 1447 a_sr 
t 1210 mclk_b 
t 895 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 1365 rc [1]
t 1366 rc [0]
]
[ ii0498 LUT4
p config_data "1414"
t 1578 dx 
t 453 f3 
t 1364 f2 
t 107 f1 
t 3 f0 
]
[ ii0508 LUT4
p config_data "8020"
t 1577 dx 
t 1363 f3 
t 875 f2 
t 947 f1 
t 443 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[18] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 540 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 657 di 
t 1339 a_sr 
t 1337 mclk_b 
t 1032 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0499 LUT4
p config_data "5444"
t 185 dx 
t 453 f3 
t 395 f2 
t 1364 f1 
t 107 f0 
]
[ ii0509 LUT4
p config_data "060a"
t 186 dx 
t 200 f3 
t 1141 f2 
t 1577 f1 
t 131 f0 
]
[ ii0510 LUT4
p config_data "0ff0"
t 187 dx 
t 3 f3 
t 3 f2 
t 943 f1 
t 1219 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[8].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1709 sh [1]
t 1052 sh [0]
t 1332 a_sr 
t 572 mclk_b 
t 255 sclk 
t 226 clk 
t 305 en 
t 936 sr 
t 236 rc [1]
t 237 rc [0]
]
[ C33R15_ble0_const CONST
p sel 1
t 3 out 
]
[ ii0511 LUT4
p config_data "5af0"
t 394 dx 
t 1219 f3 
t 3 f2 
t 1541 f1 
t 943 f0 
]
[ ii0512 LUT4
p config_data "78f0"
t 598 dx 
t 1541 f3 
t 943 f2 
t 247 f1 
t 1219 f0 
]
[ ii0513 LUT4
p config_data "3c3c"
t 830 dx 
t 3 f3 
t 527 f2 
t 534 f1 
t 3 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1710 sh [1]
t 675 sh [0]
t 834 a_sr 
t 1159 mclk_b 
t 843 sclk 
t 226 clk 
t 319 en 
t 936 sr 
t 487 rc [1]
t 488 rc [0]
]
[ ii0514 LUT4
p config_data "66cc"
t 1054 dx 
t 534 f3 
t 841 f2 
t 3 f1 
t 527 f0 
]
[ ii0515 LUT4
p config_data "55aa"
t 1221 dx 
t 1126 f3 
t 3 f2 
t 3 f1 
t 724 f0 
]
[ u_colorgen_v_cnt__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 202 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1477 di 
t 1308 a_sr 
t 42 mclk_b 
t 1296 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C33R17_ble3_const CONST
p sel 1
t 3 out 
]
[ ii0516 LUT4
p config_data "66cc"
t 1439 dx 
t 1126 f3 
t 1414 f2 
t 3 f1 
t 724 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 619 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1292 di 
t 602 a_sr 
t 203 mclk_b 
t 1464 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0517 LUT4
p config_data "0330"
t 75 dx 
t 3 f3 
t 1577 f2 
t 947 f1 
t 131 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[20].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1711 sh [1]
t 1192 sh [0]
t 463 a_sr 
t 824 mclk_b 
t 496 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 265 rc [1]
t 266 rc [0]
]
[ dedicated_io_cell_u271_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0518 LUT4
p config_data "0708"
t 294 dx 
t 947 f3 
t 131 f2 
t 1577 f1 
t 443 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[19] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 850 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 879 di 
t 173 a_sr 
t 822 mclk_b 
t 494 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[20] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 849 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1094 di 
t 463 a_sr 
t 824 mclk_b 
t 496 sclk 
t 1192 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0519 LUT4
p config_data "00c0"
t 497 dx 
t 3 f3 
t 1432 f2 
t 1303 f1 
t 385 f0 
]
[ ii0520 LUT4
p config_data "c000"
t 498 dx 
t 3 f3 
t 1303 f2 
t 1432 f1 
t 385 f0 
]
[ ii0521 LUT4
p config_data "00cc"
t 695 dx 
t 3 f3 
t 514 f2 
t 3 f1 
t 1236 f0 
]
[ ii0522 LUT4
p config_data "0055"
t 909 dx 
t 1236 f3 
t 3 f2 
t 3 f1 
t 1025 f0 
]
[ ii0523 LUT4
p config_data "f5f0"
t 1118 dx 
t 1442 f3 
t 3 f2 
t 1236 f1 
t 1143 f0 
]
[ dedicated_io_cell_u267_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0524 LUT4
p config_data "030c"
t 1333 dx 
t 3 f3 
t 1025 f2 
t 1236 f1 
t 1294 f0 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1712 sh [1]
t 1381 sh [0]
t 1146 a_sr 
t 1066 mclk_b 
t 712 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 300 rc [1]
t 301 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1713 sh [1]
t 1382 sh [0]
t 1145 a_sr 
t 1065 mclk_b 
t 711 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 298 rc [1]
t 299 rc [0]
]
[ ii0525 LUT4
p config_data "060c"
t 1543 dx 
t 1294 f3 
t 1583 f2 
t 1236 f1 
t 1025 f0 
]
[ u_colorgen_v_cnt__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 520 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 330 di 
t 1035 a_sr 
t 1436 mclk_b 
t 1117 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0526 LUT4
p config_data "9333"
t 154 dx 
t 1583 f3 
t 304 f2 
t 1294 f1 
t 1025 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[7].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1714 sh [1]
t 505 sh [0]
t 1053 a_sr 
t 398 mclk_b 
t 78 sclk 
t 226 clk 
t 305 en 
t 936 sr 
t 734 rc [1]
t 735 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 926 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 231 di 
t 335 a_sr 
t 57 mclk_b 
t 1307 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0527 LUT4
p config_data "0303"
t 374 dx 
t 3 f3 
t 154 f2 
t 1236 f1 
t 3 f0 
]
[ ii0528 LUT4
p config_data "cf30"
t 570 dx 
t 3 f3 
t 1498 f2 
t 1172 f1 
t 292 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[21] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1134 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1093 di 
t 1339 a_sr 
t 1337 mclk_b 
t 1032 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0529 LUT4
p config_data "3c3c"
t 794 dx 
t 3 f3 
t 385 f2 
t 1041 f1 
t 3 f0 
]
[ ii0530 LUT4
p config_data "f000"
t 793 dx 
t 3 f3 
t 3 f2 
t 931 f1 
t 701 f0 
]
[ ii0531 LUT4
p config_data "3300"
t 1028 dx 
t 3 f3 
t 63 f2 
t 3 f1 
t 1344 f0 
]
[ ii0532 LUT4
p config_data "ccac"
t 1191 dx 
t 1570 f3 
t 1236 f2 
t 282 f1 
t 562 f0 
]
[ C33R17_ble2_const CONST
p sel 1
t 3 out 
]
[ ii0533 LUT4
p config_data "00f0"
t 1405 dx 
t 3 f3 
t 3 f2 
t 562 f1 
t 282 f0 
]
[ ii0534 LUT4
p config_data "fff0"
t 45 dx 
t 3 f3 
t 3 f2 
t 1405 f1 
t 1432 f0 
]
[ dedicated_io_cell_u261_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0535 LUT4
p config_data "c0c0"
t 252 dx 
t 3 f3 
t 721 f2 
t 1126 f1 
t 3 f0 
]
[ u_colorgen_v_cnt__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 814 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 526 di 
t 1035 a_sr 
t 1436 mclk_b 
t 1117 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0536 LUT4
p config_data "f000"
t 470 dx 
t 3 f3 
t 3 f2 
t 721 f1 
t 1414 f0 
]
[ u_sdram_to_RGB_de_i_start_pulse__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1041 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1028 di 
t 605 a_sr 
t 579 mclk_b 
t 270 sclk 
t 387 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1209 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 764 di 
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0537 LUT4
p config_data "f000"
t 657 dx 
t 3 f3 
t 3 f2 
t 721 f1 
t 131 f0 
]
[ ii0538 LUT4
p config_data "f000"
t 879 dx 
t 3 f3 
t 3 f2 
t 721 f1 
t 443 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[22] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1421 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1299 di 
t 1339 a_sr 
t 1337 mclk_b 
t 1032 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0539 LUT4
p config_data "aa00"
t 1094 dx 
t 721 f3 
t 3 f2 
t 3 f1 
t 200 f0 
]
[ ii0540 LUT4
p config_data "c0c0"
t 1093 dx 
t 3 f3 
t 721 f2 
t 1025 f1 
t 3 f0 
]
[ ii0541 LUT4
p config_data "cc00"
t 1299 dx 
t 3 f3 
t 721 f2 
t 3 f1 
t 1294 f0 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 856 sh [1]
t 1715 sh [0]
t 866 a_sr 
t 882 mclk_b 
t 542 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 803 rc [1]
t 804 rc [0]
]
[ ii0542 LUT4
p config_data "f000"
t 1511 dx 
t 3 f3 
t 3 f2 
t 1583 f1 
t 721 f0 
]
[ ii0543 LUT4
p config_data "c0c0"
t 120 dx 
t 3 f3 
t 721 f2 
t 304 f1 
t 3 f0 
]
[ C33R18_ble3_const CONST
p sel 1
t 3 out 
]
[ ii0544 LUT4
p config_data "cc00"
t 341 dx 
t 3 f3 
t 721 f2 
t 3 f1 
t 1236 f0 
]
[ ii0545 LUT4
p config_data "f0c0"
t 536 dx 
t 3 f3 
t 546 f2 
t 1432 f1 
t 1041 f0 
]
[ u_colorgen_v_cnt__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1108 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 948 di 
t 1035 a_sr 
t 1436 mclk_b 
t 1117 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0546 LUT4
p config_data "0a0a"
t 742 dx 
t 1498 f3 
t 3 f2 
t 1357 f1 
t 3 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1530 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1298 di 
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0547 LUT4
p config_data "30c0"
t 979 dx 
t 3 f3 
t 73 f2 
t 1498 f1 
t 1357 f0 
]
[ ii0548 LUT4
p config_data "28a0"
t 1160 dx 
t 1498 f3 
t 1357 f2 
t 369 f1 
t 73 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[23] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 144 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1511 di 
t 1339 a_sr 
t 1337 mclk_b 
t 1032 sclk 
t 1199 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0549 LUT4
p config_data "c000"
t 1378 dx 
t 3 f3 
t 1357 f2 
t 73 f1 
t 369 f0 
]
[ ii0550 LUT4
p config_data "0cc0"
t 1379 dx 
t 3 f3 
t 1498 f2 
t 650 f1 
t 1378 f0 
]
[ ii0551 LUT4
p config_data "c0c0"
t 1590 dx 
t 3 f3 
t 1378 f2 
t 650 f1 
t 3 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[17].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1716 sh [1]
t 141 sh [0]
t 1430 a_sr 
t 483 mclk_b 
t 139 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1271 rc [1]
t 1272 rc [0]
]
[ dedicated_io_cell_u251_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0552 LUT4
p config_data "4488"
t 201 dx 
t 955 f3 
t 1498 f2 
t 3 f1 
t 1590 f0 
]
[ ii0553 LUT4
p config_data "aa00"
t 407 dx 
t 1590 f3 
t 3 f2 
t 3 f1 
t 955 f0 
]
[ ii0554 LUT4
p config_data "0cc0"
t 612 dx 
t 3 f3 
t 1498 f2 
t 407 f1 
t 1233 f0 
]
[ u_sdram_to_RGB_de_i_r_sclk__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1172 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 793 di 
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0555 LUT4
p config_data "4888"
t 844 dx 
t 1551 f3 
t 1498 f2 
t 407 f1 
t 1233 f0 
]
[ u_colorgen_v_cnt__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1396 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1142 di 
t 1035 a_sr 
t 1436 mclk_b 
t 1117 sclk 
t 515 shift 
t 3 up_i 
t 3 down_i 
]
[ C37R10_ble2_const CONST
p sel 0
t 3 out 
]
[ ii0556 LUT4
p config_data "8000"
t 1062 dx 
t 1551 f3 
t 955 f2 
t 1590 f1 
t 1233 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 235 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 242 di 
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u247_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0557 LUT4
p config_data "3c00"
t 1239 dx 
t 3 f3 
t 261 f2 
t 1062 f1 
t 1498 f0 
]
[ ii0558 LUT4
p config_data "28a0"
t 1457 dx 
t 1498 f3 
t 261 f2 
t 541 f1 
t 1062 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[24] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 456 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 120 di 
t 1458 a_sr 
t 632 mclk_b 
t 327 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0559 LUT4
p config_data "a000"
t 87 dx 
t 541 f3 
t 3 f2 
t 1062 f1 
t 261 f0 
]
[ ii0560 LUT4
p config_data "4488"
t 88 dx 
t 853 f3 
t 1498 f2 
t 3 f1 
t 87 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[5].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1048 sh [1]
t 1717 sh [0]
t 454 a_sr 
t 72 mclk_b 
t 1326 sclk 
t 226 clk 
t 305 en 
t 936 sr 
t 176 rc [1]
t 177 rc [0]
]
[ ii0561 LUT4
p config_data "3333"
t 310 dx 
t 3 f3 
t 325 f2 
t 3 f1 
t 3 f0 
]
[ ii0562 LUT4
p config_data "33cc"
t 509 dx 
t 3 f3 
t 595 f2 
t 3 f1 
t 325 f0 
]
[ ii0563 LUT4
p config_data "3fc0"
t 708 dx 
t 3 f3 
t 325 f2 
t 595 f1 
t 902 f0 
]
[ ii0564 LUT4
p config_data "6aaa"
t 922 dx 
t 1180 f3 
t 902 f2 
t 325 f1 
t 595 f0 
]
[ u_sdram_to_RGB_de_i_r_sclk__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1498 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1172 di 
t 151 a_sr 
t 899 mclk_b 
t 555 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0565 LUT4
p config_data "8000"
t 1128 dx 
t 1180 f3 
t 595 f2 
t 902 f1 
t 325 f0 
]
[ u_colorgen_v_cnt__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 107 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1578 di 
t 1308 a_sr 
t 42 mclk_b 
t 1296 sclk 
t 1059 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0566 LUT4
p config_data "3c3c"
t 1343 dx 
t 3 f3 
t 1505 f2 
t 1128 f1 
t 3 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 528 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 773 di 
t 335 a_sr 
t 57 mclk_b 
t 1307 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0567 LUT4
p config_data "66cc"
t 1561 dx 
t 1505 f3 
t 193 f2 
t 3 f1 
t 1128 f0 
]
[ u_colorgen_h_cnt__reg[9].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1181 sh [1]
t 1718 sh [0]
t 1138 a_sr 
t 315 mclk_b 
t 1562 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 191 rc [1]
t 192 rc [0]
]
[ ii0568 LUT4
p config_data "6ccc"
t 171 dx 
t 1505 f3 
t 506 f2 
t 1128 f1 
t 193 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[25] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 727 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 341 di 
t 173 a_sr 
t 822 mclk_b 
t 494 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0569 LUT4
p config_data "8000"
t 382 dx 
t 1505 f3 
t 193 f2 
t 506 f1 
t 1128 f0 
]
[ ii0570 LUT4
p config_data "33cc"
t 383 dx 
t 3 f3 
t 382 f2 
t 3 f1 
t 801 f0 
]
[ u_sdram_to_RGB_text__reg[9].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1719 sh [1]
t 137 sh [0]
t 781 a_sr 
t 1544 mclk_b 
t 1189 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1580 rc [1]
t 1581 rc [0]
]
[ ii0571 LUT4
p config_data "3cf0"
t 578 dx 
t 3 f3 
t 382 f2 
t 1098 f1 
t 801 f0 
]
[ u_sdram_to_RGB_bmp_fig_chg__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1143 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 695 di 
t 1557 a_sr 
t 1182 mclk_b 
t 870 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0572 LUT4
p config_data "f5a0"
t 810 dx 
t 1582 f3 
t 3 f2 
t 869 f1 
t 1438 f0 
]
[ ii0573 LUT4
p config_data "bb88"
t 1038 dx 
t 1122 f3 
t 1582 f2 
t 3 f1 
t 24 f0 
]
[ dedicated_io_cell_u237_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0574 LUT4
p config_data "dd88"
t 1206 dx 
t 1582 f3 
t 1410 f2 
t 3 f1 
t 316 f0 
]
[ u_sdram_to_RGB_de_i_r_sclk__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 188 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1498 di 
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1720 sh [1]
t 1373 sh [0]
t 278 a_sr 
t 535 mclk_b 
t 199 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 232 rc [1]
t 233 rc [0]
]
[ ii0575 LUT4
p config_data "fa50"
t 1415 dx 
t 1582 f3 
t 3 f2 
t 588 f1 
t 124 f0 
]
[ u_colorgen_v_cnt__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 395 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 185 di 
t 27 a_sr 
t 195 mclk_b 
t 1452 sclk 
t 1579 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0576 LUT4
p config_data "dd88"
t 61 dx 
t 1582 f3 
t 413 f2 
t 3 f1 
t 898 f0 
]
[ u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 832 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1092 di 
t 419 a_sr 
t 784 mclk_b 
t 457 sclk 
t 296 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 831 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1306 di 
t 335 a_sr 
t 57 mclk_b 
t 1307 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0577 LUT4
p config_data "fc30"
t 267 dx 
t 3 f3 
t 1582 f2 
t 1173 f1 
t 713 f0 
]
[ ii0578 LUT4
p config_data "fc0c"
t 480 dx 
t 3 f3 
t 1500 f2 
t 1582 f1 
t 1043 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[26] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1055 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 929 a_sr 
t 449 mclk_b 
t 100 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0579 LUT4
p config_data "ccf0"
t 678 dx 
t 3 f3 
t 1150 f2 
t 153 f1 
t 1582 f0 
]
[ ii0580 LUT4
p config_data "f3c0"
t 679 dx 
t 3 f3 
t 1582 f2 
t 1449 f1 
t 469 f0 
]
[ ii0581 LUT4
p config_data "ee22"
t 888 dx 
t 739 f3 
t 1582 f2 
t 3 f1 
t 161 f0 
]
[ u_sdram_to_RGB_bmp_fig_chg__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1442 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1143 di 
t 1070 a_sr 
t 838 mclk_b 
t 504 sclk 
t 1526 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0582 LUT4
p config_data "fc30"
t 1104 dx 
t 3 f3 
t 1582 f2 
t 1061 f1 
t 472 f0 
]
[ ii0583 LUT4
p config_data "fc30"
t 1313 dx 
t 3 f3 
t 1582 f2 
t 1342 f1 
t 763 f0 
]
[ C37R11_ble2_const CONST
p sel 0
t 3 out 
]
[ ii0584 LUT4
p config_data "fc0c"
t 1525 dx 
t 3 f3 
t 59 f2 
t 1582 f1 
t 1069 f0 
]
[ u_colorgen_h_cnt__reg[8].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 664 sh [1]
t 1721 sh [0]
t 858 a_sr 
t 122 mclk_b 
t 1383 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 705 rc [1]
t 706 rc [0]
]
[ u_sdram_to_RGB_de_i_r_sclk__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 499 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 188 di 
t 96 a_sr 
t 887 mclk_b 
t 549 sclk 
t 1151 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[15].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 665 sh [1]
t 1722 sh [0]
t 857 a_sr 
t 123 mclk_b 
t 1384 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 703 rc [1]
t 704 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 696 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 901 di 
t 797 a_sr 
t 1585 mclk_b 
t 1232 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u231_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0585 LUT4
p config_data "bb88"
t 134 dx 
t 1351 f3 
t 1582 f2 
t 3 f1 
t 356 f0 
]
[ ii0586 LUT4
p config_data "f3c0"
t 359 dx 
t 3 f3 
t 1582 f2 
t 66 f1 
t 628 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1119 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 251 di 
t 715 a_sr 
t 946 mclk_b 
t 599 sclk 
t 818 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0587 LUT4
p config_data "ee22"
t 550 dx 
t 937 f3 
t 1582 f2 
t 3 f1 
t 363 f0 
]
[ ii0588 LUT4
p config_data "cc00"
t 772 dx 
t 3 f3 
t 286 f2 
t 3 f1 
t 1479 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[27] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1334 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 929 a_sr 
t 449 mclk_b 
t 100 sclk 
t 156 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0589 LUT4
p config_data "ff0c"
t 1016 dx 
t 3 f3 
t 286 f2 
t 1479 f1 
t 1041 f0 
]
[ ii0590 LUT4
p config_data "f520"
t 1015 dx 
t 1405 f3 
t 586 f2 
t 289 f1 
t 566 f0 
]
[ ii0600 LUT4
p config_data "cccf"
t 1014 dx 
t 3 f3 
t 1247 f2 
t 30 f1 
t 1536 f0 
]
[ dedicated_io_cell_u227_inst M7S_IO_VREF
p cfg_nc 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 1
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal_1 1'b0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal_0 1'b0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0591 LUT4
p config_data "8cfc"
t 1167 dx 
t 586 f3 
t 875 f2 
t 1405 f1 
t 289 f0 
]
[ ii0601 LUT4
p config_data "0c00"
t 1166 dx 
t 3 f3 
t 1409 f2 
t 1240 f1 
t 981 f0 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1723 sh [1]
t 846 sh [0]
t 1564 a_sr 
t 373 mclk_b 
t 44 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 729 rc [1]
t 730 rc [0]
]
[ ii0592 LUT4
p config_data "8aca"
t 1390 dx 
t 1154 f3 
t 289 f2 
t 1405 f1 
t 586 f0 
]
[ ii0602 LUT4
p config_data "cc00"
t 1391 dx 
t 3 f3 
t 663 f2 
t 3 f1 
t 1377 f0 
]
[ ii0593 LUT4
p config_data "0200"
t 30 dx 
t 1409 f3 
t 981 f2 
t 1240 f1 
t 663 f0 
]
[ ii0603 LUT4
p config_data "afaa"
t 31 dx 
t 30 f3 
t 3 f2 
t 1391 f1 
t 1166 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[3].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1724 sh [1]
t 1553 sh [0]
t 1417 a_sr 
t 1311 mclk_b 
t 1013 sclk 
t 226 clk 
t 305 en 
t 936 sr 
t 1177 rc [1]
t 1178 rc [0]
]
[ C33R18_ble0_const CONST
p sel 0
t 3 out 
]
[ ii0594 LUT4
p config_data "8000"
t 228 dx 
t 889 f3 
t 312 f2 
t 1168 f1 
t 580 f0 
]
[ ii0604 LUT4
p config_data "0c03"
t 229 dx 
t 3 f3 
t 244 f2 
t 30 f1 
t 1536 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1030 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1533 di 
t 1502 a_sr 
t 1079 mclk_b 
t 722 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0595 LUT4
p config_data "1111"
t 447 dx 
t 1030 f3 
t 696 f2 
t 3 f1 
t 3 f0 
]
[ ii0605 LUT4
p config_data "000f"
t 448 dx 
t 3 f3 
t 3 f2 
t 1338 f1 
t 1058 f0 
]
[ ii0596 LUT4
p config_data "2000"
t 630 dx 
t 228 f3 
t 447 f2 
t 1301 f1 
t 1591 f0 
]
[ ii0606 LUT4
p config_data "aa00"
t 631 dx 
t 448 f3 
t 3 f2 
t 3 f1 
t 860 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1175 sh [1]
t 1725 sh [0]
t 928 a_sr 
t 324 mclk_b 
t 1567 sclk 
t 226 clk 
t 319 en 
t 936 sr 
t 1425 rc [1]
t 1426 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1406 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 786 di 
t 602 a_sr 
t 203 mclk_b 
t 1464 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1407 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 787 di 
t 335 a_sr 
t 57 mclk_b 
t 1307 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0597 LUT4
p config_data "0001"
t 860 dx 
t 350 f3 
t 927 f2 
t 621 f1 
t 55 f0 
]
[ ii0607 LUT4
p config_data "c400"
t 859 dx 
t 447 f3 
t 1591 f2 
t 1301 f1 
t 228 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1726 sh [1]
t 328 sh [0]
t 812 a_sr 
t 1231 mclk_b 
t 915 sclk 
t 226 clk 
t 245 en 
t 936 sr 
t 321 rc [1]
t 322 rc [0]
]
[ ii0598 LUT4
p config_data "0222"
t 1077 dx 
t 860 f3 
t 1338 f2 
t 462 f1 
t 732 f0 
]
[ ii0608 LUT4
p config_data "0002"
t 1076 dx 
t 30 f3 
t 631 f2 
t 1077 f1 
t 859 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[28] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 48 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 1213 a_sr 
t 594 mclk_b 
t 283 sclk 
t 694 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0599 LUT4
p config_data "f200"
t 1247 dx 
t 1077 f3 
t 1058 f2 
t 630 f1 
t 30 f0 
]
[ ii0609 LUT4
p config_data "11ee"
t 1246 dx 
t 1536 f3 
t 244 f2 
t 3 f1 
t 531 f0 
]
[ ii0610 LUT4
p config_data "000d"
t 1245 dx 
t 1246 f3 
t 30 f2 
t 1247 f1 
t 1076 f0 
]
[ C37R11_ble1_const CONST
p sel 1
t 3 out 
]
[ ii0611 LUT4
p config_data "8000"
t 1472 dx 
t 462 f3 
t 732 f2 
t 1058 f1 
t 1338 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 663 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 564 di 
t 279 a_sr 
t 660 mclk_b 
t 343 sclk 
t 358 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u221_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0612 LUT4
p config_data "0001"
t 99 dx 
t 1030 f3 
t 1301 f2 
t 696 f1 
t 1591 f0 
]
[ ii0613 LUT4
p config_data "8caf"
t 326 dx 
t 99 f3 
t 1472 f2 
t 228 f1 
t 860 f0 
]
[ ii0614 LUT4
p config_data "01fe"
t 524 dx 
t 1536 f3 
t 244 f2 
t 531 f1 
t 837 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1301 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 145 di 
t 502 a_sr 
t 1403 mclk_b 
t 1091 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C33R19_ble1_const CONST
p sel 1
t 3 out 
]
[ ii0615 LUT4
p config_data "03ab"
t 720 dx 
t 1076 f3 
t 30 f2 
t 524 f1 
t 326 f0 
]
[ ii0616 LUT4
p config_data "0001"
t 940 dx 
t 244 f3 
t 531 f2 
t 1536 f1 
t 837 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 121 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1312 di 
t 335 a_sr 
t 57 mclk_b 
t 1307 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0617 LUT4
p config_data "f066"
t 1140 dx 
t 940 f3 
t 1121 f2 
t 326 f1 
t 30 f0 
]
[ ii0618 LUT4
p config_data "00aa"
t 1359 dx 
t 940 f3 
t 3 f2 
t 3 f1 
t 1121 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[29] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 344 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 573 di 
t 1370 a_sr 
t 408 mclk_b 
t 89 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_addr__reg[30] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 345 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 721 di 
t 1531 a_sr 
t 789 mclk_b 
t 461 sclk 
t 1212 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 538 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 874 di 
t 419 a_sr 
t 784 mclk_b 
t 457 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0619 LUT4
p config_data "1212"
t 1574 dx 
t 1359 f3 
t 30 f2 
t 1411 f1 
t 3 f0 
]
[ ii0620 LUT4
p config_data "0d02"
t 1573 dx 
t 1359 f3 
t 1411 f2 
t 30 f1 
t 125 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[2].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1727 sh [1]
t 1040 sh [0]
t 1133 a_sr 
t 1129 mclk_b 
t 811 sclk 
t 226 clk 
t 305 en 
t 936 sr 
t 116 rc [1]
t 117 rc [0]
]
[ ii0621 LUT4
p config_data "1e0f"
t 182 dx 
t 1411 f3 
t 125 f2 
t 416 f1 
t 1359 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 981 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1026 di 
t 556 a_sr 
t 842 mclk_b 
t 508 sclk 
t 880 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0622 LUT4
p config_data "0303"
t 391 dx 
t 3 f3 
t 30 f2 
t 182 f1 
t 3 f0 
]
[ ii0623 LUT4
p config_data "f5f2"
t 596 dx 
t 1058 f3 
t 1077 f2 
t 631 f1 
t 859 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1728 sh [1]
t 656 sh [0]
t 620 a_sr 
t 133 mclk_b 
t 1389 sclk 
t 226 clk 
t 319 en 
t 936 sr 
t 370 rc [1]
t 371 rc [0]
]
[ ii0624 LUT4
p config_data "a200"
t 825 dx 
t 860 f3 
t 1338 f2 
t 326 f1 
t 596 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1591 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 365 di 
t 1502 a_sr 
t 1079 mclk_b 
t 722 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1372 sh [1]
t 1729 sh [0]
t 516 a_sr 
t 1090 mclk_b 
t 737 sclk 
t 226 clk 
t 245 en 
t 936 sr 
t 826 rc [1]
t 827 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1371 sh [1]
t 1730 sh [0]
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 226 clk 
t 245 en 
t 936 sr 
t 828 rc [1]
t 829 rc [0]
]
[ ii0625 LUT4
p config_data "7566"
t 1049 dx 
t 462 f3 
t 630 f2 
t 732 f1 
t 631 f0 
]
[ ii0626 LUT4
p config_data "5e1e"
t 1218 dx 
t 630 f3 
t 631 f2 
t 732 f1 
t 462 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 412 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 259 di 
t 335 a_sr 
t 57 mclk_b 
t 1307 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0627 LUT4
p config_data "ee00"
t 1431 dx 
t 1049 f3 
t 1338 f2 
t 3 f1 
t 1218 f0 
]
[ dedicated_io_cell_u211_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0628 LUT4
p config_data "3030"
t 74 dx 
t 3 f3 
t 981 f2 
t 1240 f1 
t 3 f0 
]
[ u_sdram_to_RGB_dma_addr__reg[31] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 616 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 521 di 
t 238 a_sr 
t 951 mclk_b 
t 604 sclk 
t 172 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 845 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 873 di 
t 459 a_sr 
t 458 mclk_b 
t 108 sclk 
t 1115 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0629 LUT4
p config_data "0400"
t 284 dx 
t 832 f3 
t 1409 f2 
t 663 f1 
t 74 f0 
]
[ ii0630 LUT4
p config_data "0020"
t 285 dx 
t 860 f3 
t 732 f2 
t 448 f1 
t 462 f0 
]
[ ii0631 LUT4
p config_data "aaa8"
t 495 dx 
t 845 f3 
t 832 f2 
t 285 f1 
t 538 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1240 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1402 di 
t 867 a_sr 
t 1037 mclk_b 
t 674 sclk 
t 1404 shift 
t 3 up_i 
t 3 down_i 
]
[ C33R19_ble0_const CONST
p sel 1
t 3 out 
]
[ ii0632 LUT4
p config_data "0f0a"
t 692 dx 
t 845 f3 
t 3 f2 
t 538 f1 
t 305 f0 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1731 sh [1]
t 1549 sh [0]
t 1203 a_sr 
t 1320 mclk_b 
t 1021 sclk 
t 226 clk 
t 31 en 
t 936 sr 
t 851 rc [1]
t 852 rc [0]
]
[ ii0633 LUT4
p config_data "0010"
t 904 dx 
t 1240 f3 
t 981 f2 
t 692 f1 
t 663 f0 
]
[ dedicated_io_cell_u207_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ ii0634 LUT4
p config_data "4020"
t 1114 dx 
t 1240 f3 
t 663 f2 
t 1377 f1 
t 981 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 312 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 366 di 
t 1502 a_sr 
t 1079 mclk_b 
t 722 sclk 
t 1071 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0635 LUT4
p config_data "0001"
t 1330 dx 
t 125 f3 
t 1121 f2 
t 1411 f1 
t 837 f0 
]
[ ii0636 LUT4
p config_data "0002"
t 1540 dx 
t 1536 f3 
t 244 f2 
t 531 f1 
t 416 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[1].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1732 sh [1]
t 493 sh [0]
t 848 a_sr 
t 1001 mclk_b 
t 617 sclk 
t 226 clk 
t 305 en 
t 936 sr 
t 614 rc [1]
t 615 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 709 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 792 di 
t 335 a_sr 
t 57 mclk_b 
t 1307 sclk 
t 1350 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0637 LUT4
p config_data "1030"
t 150 dx 
t 1240 f3 
t 1409 f2 
t 663 f1 
t 981 f0 
]
[ ii0638 LUT4
p config_data "2033"
t 372 dx 
t 1540 f3 
t 150 f2 
t 1330 f1 
t 1166 f0 
]
[ ii0639 LUT4
p config_data "00d0"
t 563 dx 
t 904 f3 
t 495 f2 
t 372 f1 
t 1114 f0 
]
[ ii0640 LUT4
p config_data "4cff"
t 564 dx 
t 1431 f3 
t 284 f2 
t 825 f1 
t 563 f0 
]
[ ii0641 LUT4
p config_data "070f"
t 791 dx 
t 1409 f3 
t 1330 f2 
t 1391 f1 
t 1540 f0 
]
[ ii0642 LUT4
p config_data "dccc"
t 1026 dx 
t 1240 f3 
t 30 f2 
t 791 f1 
t 981 f0 
]
[ ii0643 LUT4
p config_data "33f3"
t 1184 dx 
t 3 f3 
t 1409 f2 
t 1377 f1 
t 663 f0 
]
[ ii0644 LUT4
p config_data "2604"
t 1402 dx 
t 1240 f3 
t 981 f2 
t 791 f1 
t 1184 f0 
]
[ u_colorgen_h_cnt__reg[5].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 652 sh [1]
t 1733 sh [0]
t 1558 a_sr 
t 1183 mclk_b 
t 872 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 646 rc [1]
t 647 rc [0]
]
[ u_sdram_to_RGB_dma_addr__reg[12].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 653 sh [1]
t 1734 sh [0]
t 1557 a_sr 
t 1182 mclk_b 
t 870 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 644 rc [1]
t 645 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 580 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 557 di 
t 502 a_sr 
t 1403 mclk_b 
t 1091 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0645 LUT4
p config_data "0c0c"
t 40 dx 
t 3 f3 
t 1409 f2 
t 1377 f1 
t 3 f0 
]
[ ii0646 LUT4
p config_data "1800"
t 245 dx 
t 981 f3 
t 663 f2 
t 1240 f1 
t 40 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1039 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1321 di 
t 602 a_sr 
t 203 mclk_b 
t 1464 sclk 
t 311 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0647 LUT4
p config_data "0100"
t 465 dx 
t 1240 f3 
t 663 f2 
t 981 f1 
t 466 f0 
]
[ ii0648 LUT4
p config_data "3030"
t 651 dx 
t 3 f3 
t 1184 f2 
t 74 f1 
t 3 f0 
]
[ ii0649 LUT4
p config_data "2232"
t 874 dx 
t 692 f3 
t 495 f2 
t 538 f1 
t 651 f0 
]
[ ii0650 LUT4
p config_data "0040"
t 873 dx 
t 845 f3 
t 538 f2 
t 651 f1 
t 663 f0 
]
[ ii0651 LUT4
p config_data "ccc0"
t 1092 dx 
t 3 f3 
t 832 f2 
t 845 f1 
t 538 f0 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1735 sh [1]
t 840 sh [0]
t 669 a_sr 
t 1424 mclk_b 
t 1109 sclk 
t 226 clk 
t 338 en 
t 936 sr 
t 681 rc [1]
t 682 rc [0]
]
[ ii0652 LUT4
p config_data "af05"
t 1295 dx 
t 30 f3 
t 3 f2 
t 486 f1 
t 640 f0 
]
[ ii0653 LUT4
p config_data "8000"
t 1506 dx 
t 1413 f3 
t 439 f2 
t 1124 f1 
t 130 f0 
]
[ ii0654 LUT4
p config_data "8000"
t 115 dx 
t 1322 f3 
t 1506 f2 
t 1044 f1 
t 717 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 889 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 788 di 
t 502 a_sr 
t 1403 mclk_b 
t 1091 sclk 
t 530 shift 
t 3 up_i 
t 3 down_i 
]
[ C37R12_ble0_const CONST
p sel 1
t 3 out 
]
[ ii0655 LUT4
p config_data "e0a0"
t 338 dx 
t 30 f3 
t 39 f2 
t 31 f1 
t 115 f0 
]
[ ii0656 LUT4
p config_data "8800"
t 532 dx 
t 780 f3 
t 1082 f2 
t 3 f1 
t 486 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1314 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 264 di 
t 812 a_sr 
t 1231 mclk_b 
t 915 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0657 LUT4
p config_data "a000"
t 738 dx 
t 76 f3 
t 3 f2 
t 375 f1 
t 1361 f0 
]
[ ii0658 LUT4
p config_data "8000"
t 975 dx 
t 1238 f3 
t 658 f2 
t 978 f1 
t 1560 f0 
]
[ ii0659 LUT4
p config_data "8800"
t 1153 dx 
t 975 f3 
t 532 f2 
t 3 f1 
t 738 f0 
]
[ ii0660 LUT4
p config_data "b1e4"
t 1152 dx 
t 30 f3 
t 779 f2 
t 143 f1 
t 1153 f0 
]
[ io_cell_spi_miso_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1'b0
p cfg_sclk_inv_1 1'b0
p cfg_sclk_gate_sel_1 1'b0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 1'b0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 1'b0
p cfg_oen_rstn_en_1 1'b0
p cfg_od_rstn_en_1 1'b0
p cfg_id_rstn_en_1 1'b0
p cfg_setn_inv_1 1'b0
p cfg_oen_setn_en_1 1'b0
p cfg_od_setn_en_1 1'b0
p cfg_id_setn_en_1 1'b0
p cfg_txd0_inv_1 1'b0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 1'b0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 4'h0
p out_del_1 4'h0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 1736 id_q_0 [3]
t 1737 id_q_0 [2]
t 1738 id_q_0 [1]
t 95 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 12 PAD0 
]
[ ii0661 LUT4
p config_data "5af0"
t 1375 dx 
t 1153 f3 
t 3 f2 
t 1080 f1 
t 779 f0 
]
[ ii0662 LUT4
p config_data "fa0a"
t 1586 dx 
t 1375 f3 
t 3 f2 
t 30 f1 
t 455 f0 
]
[ ii0663 LUT4
p config_data "6aaa"
t 194 dx 
t 1360 f3 
t 1153 f2 
t 779 f1 
t 1080 f0 
]
[ ii0664 LUT4
p config_data "dd88"
t 401 dx 
t 30 f3 
t 723 f2 
t 3 f1 
t 194 f0 
]
[ u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1168 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1023 di 
t 797 a_sr 
t 1585 mclk_b 
t 1232 sclk 
t 1078 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0665 LUT4
p config_data "8000"
t 606 dx 
t 1360 f3 
t 1080 f2 
t 779 f1 
t 1153 f0 
]
[ u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1739 sh [1]
t 491 sh [0]
t 611 a_sr 
t 1010 mclk_b 
t 624 sclk 
t 226 clk 
t 31 en 
t 936 sr 
t 287 rc [1]
t 288 rc [0]
]
[ u_sdram_to_RGB_u_1kx16_0_u_emb5k_1_new M7S_EMB18K
p width_ext_mode 1'b0
p depth_ext_mode 1'b0
p dedicated_cfg 16'hffff
p fifo_en 1'b0
p async_en 1'b0
p r_width 5'h0
p w_width 5'h0
p af_level 15'h0
p ae_level 15'h0
p emb5k_1_modea_sel 12
p emb5k_1_modeb_sel 8
p emb5k_1_porta_wr_mode 1
p emb5k_1_portb_wr_mode 1
p emb5k_1_porta_reg_out 0
p emb5k_1_portb_reg_out 0
p emb5k_1_reset_value_a 0
p emb5k_1_reset_value_b 0
p emb5k_1_porta_data_width 4
p emb5k_1_portb_data_width 8
p emb5k_1_operation_mode "simple_dual_port"
p emb5k_1_init_file ""
p emb5k_1_porta_prog 240
p emb5k_1_portb_prog 15
p emb5k_2_modea_sel 12
p emb5k_2_modeb_sel 8
p emb5k_2_porta_wr_mode 1
p emb5k_2_portb_wr_mode 1
p emb5k_2_porta_reg_out 0
p emb5k_2_portb_reg_out 0
p emb5k_2_reset_value_a 0
p emb5k_2_reset_value_b 0
p emb5k_2_porta_data_width 4
p emb5k_2_portb_data_width 8
p emb5k_2_operation_mode "simple_dual_port"
p emb5k_2_init_file ""
p emb5k_2_porta_prog 240
p emb5k_2_portb_prog 15
p emb5k_3_modea_sel 12
p emb5k_3_modeb_sel 8
p emb5k_3_porta_wr_mode 1
p emb5k_3_portb_wr_mode 1
p emb5k_3_porta_reg_out 0
p emb5k_3_portb_reg_out 0
p emb5k_3_reset_value_a 0
p emb5k_3_reset_value_b 0
p emb5k_3_porta_data_width 4
p emb5k_3_portb_data_width 8
p emb5k_3_operation_mode "simple_dual_port"
p emb5k_3_init_file ""
p emb5k_3_porta_prog 240
p emb5k_3_portb_prog 15
p emb5k_4_modea_sel 12
p emb5k_4_modeb_sel 8
p emb5k_4_porta_wr_mode 1
p emb5k_4_portb_wr_mode 1
p emb5k_4_porta_reg_out 0
p emb5k_4_portb_reg_out 0
p emb5k_4_reset_value_a 0
p emb5k_4_reset_value_b 0
p emb5k_4_porta_data_width 4
p emb5k_4_portb_data_width 8
p emb5k_4_operation_mode "simple_dual_port"
p emb5k_4_init_file ""
p emb5k_4_porta_prog 240
p emb5k_4_portb_prog 15
t 3 wfull 
t 3 wfull_almost 
t 3 rempty 
t 3 rempty_almost 
t 3 overflow 
t 3 wr_ack 
t 3 underflow 
t 3 rd_ack 
t 3 rd_ha [1]
t 3 rd_ha [0]
t 3 rd_la [5]
t 3 rd_la [4]
t 3 rd_la [3]
t 3 rd_la [2]
t 3 rd_la [1]
t 3 rd_la [0]
t 1740 c1r4_q [17]
t 1741 c1r4_q [16]
t 1742 c1r4_q [15]
t 1743 c1r4_q [14]
t 1744 c1r4_q [13]
t 1745 c1r4_q [12]
t 1746 c1r4_q [11]
t 1747 c1r4_q [10]
t 1748 c1r4_q [9]
t 1749 c1r4_q [8]
t 1750 c1r4_q [7]
t 1751 c1r4_q [6]
t 1752 c1r4_q [5]
t 1753 c1r4_q [4]
t 400 c1r4_q [3]
t 1460 c1r4_q [2]
t 933 c1r4_q [1]
t 396 c1r4_q [0]
t 1754 c1r3_q [17]
t 1755 c1r3_q [16]
t 1756 c1r3_q [15]
t 1757 c1r3_q [14]
t 1758 c1r3_q [13]
t 1759 c1r3_q [12]
t 1760 c1r3_q [11]
t 1761 c1r3_q [10]
t 1762 c1r3_q [9]
t 1763 c1r3_q [8]
t 1764 c1r3_q [7]
t 1765 c1r3_q [6]
t 1766 c1r3_q [5]
t 1767 c1r3_q [4]
t 1034 c1r3_q [3]
t 484 c1r3_q [2]
t 1537 c1r3_q [1]
t 1029 c1r3_q [0]
t 1768 c1r2_q [17]
t 1769 c1r2_q [16]
t 1770 c1r2_q [15]
t 1771 c1r2_q [14]
t 1772 c1r2_q [13]
t 1773 c1r2_q [12]
t 1774 c1r2_q [11]
t 1775 c1r2_q [10]
t 1776 c1r2_q [9]
t 1777 c1r2_q [8]
t 1778 c1r2_q [7]
t 1779 c1r2_q [6]
t 1780 c1r2_q [5]
t 1781 c1r2_q [4]
t 1524 c1r2_q [3]
t 1020 c1r2_q [2]
t 468 c1r2_q [1]
t 1515 c1r2_q [0]
t 1782 c1r1_q [17]
t 1783 c1r1_q [16]
t 1784 c1r1_q [15]
t 1785 c1r1_q [14]
t 1786 c1r1_q [13]
t 1787 c1r1_q [12]
t 1788 c1r1_q [11]
t 1789 c1r1_q [10]
t 1790 c1r1_q [9]
t 1791 c1r1_q [8]
t 1792 c1r1_q [7]
t 1793 c1r1_q [6]
t 1794 c1r1_q [5]
t 1795 c1r1_q [4]
t 452 c1r1_q [3]
t 1504 c1r1_q [2]
t 980 c1r1_q [1]
t 440 c1r1_q [0]
t 853 c1r4_aa [11]
t 541 c1r4_aa [10]
t 261 c1r4_aa [9]
t 1551 c1r4_aa [8]
t 1233 c1r4_aa [7]
t 955 c1r4_aa [6]
t 650 c1r4_aa [5]
t 369 c1r4_aa [4]
t 73 c1r4_aa [3]
t 1357 c1r4_aa [2]
t 521 c1r4_aa [1]
t 521 c1r4_aa [0]
t 892 c1r4_ab [11]
t 581 c1r4_ab [10]
t 314 c1r4_ab [9]
t 1592 c1r4_ab [8]
t 1302 c1r4_ab [7]
t 1031 c1r4_ab [6]
t 697 c1r4_ab [5]
t 397 c1r4_ab [4]
t 109 c1r4_ab [3]
t 521 c1r4_ab [2]
t 521 c1r4_ab [1]
t 521 c1r4_ab [0]
t 1563 c1r4_cea 
t 1139 c1r4_ceb 
t 512 c1r4_clka 
t 226 c1r4_clkb 
t 1274 c1r4_da [17]
t 1275 c1r4_da [16]
t 1276 c1r4_da [15]
t 1277 c1r4_da [14]
t 1278 c1r4_da [13]
t 1279 c1r4_da [12]
t 1280 c1r4_da [11]
t 1281 c1r4_da [10]
t 1282 c1r4_da [9]
t 1283 c1r4_da [8]
t 1284 c1r4_da [7]
t 1285 c1r4_da [6]
t 1286 c1r4_da [5]
t 1287 c1r4_da [4]
t 1288 c1r4_da [3]
t 1289 c1r4_da [2]
t 1290 c1r4_da [1]
t 1291 c1r4_da [0]
t 521 c1r4_db [17]
t 521 c1r4_db [16]
t 878 c1r4_db [15]
t 1249 c1r4_db [14]
t 93 c1r4_db [13]
t 796 c1r4_db [12]
t 1174 c1r4_db [11]
t 1075 c1r4_db [10]
t 1454 c1r4_db [9]
t 290 c1r4_db [8]
t 878 c1r4_db [7]
t 1249 c1r4_db [6]
t 93 c1r4_db [5]
t 796 c1r4_db [4]
t 1174 c1r4_db [3]
t 1075 c1r4_db [2]
t 1454 c1r4_db [1]
t 290 c1r4_db [0]
t 573 c1r4_rstna 
t 573 c1r4_rstnb 
t 521 c1r4_wea 
t 573 c1r4_web 
t 853 c1r3_aa [11]
t 541 c1r3_aa [10]
t 261 c1r3_aa [9]
t 1551 c1r3_aa [8]
t 1233 c1r3_aa [7]
t 955 c1r3_aa [6]
t 650 c1r3_aa [5]
t 369 c1r3_aa [4]
t 73 c1r3_aa [3]
t 1357 c1r3_aa [2]
t 521 c1r3_aa [1]
t 521 c1r3_aa [0]
t 892 c1r3_ab [11]
t 581 c1r3_ab [10]
t 314 c1r3_ab [9]
t 1592 c1r3_ab [8]
t 1302 c1r3_ab [7]
t 1031 c1r3_ab [6]
t 697 c1r3_ab [5]
t 397 c1r3_ab [4]
t 109 c1r3_ab [3]
t 521 c1r3_ab [2]
t 521 c1r3_ab [1]
t 521 c1r3_ab [0]
t 1345 c1r3_cea 
t 1509 c1r3_ceb 
t 512 c1r3_clka 
t 226 c1r3_clkb 
t 743 c1r3_da [17]
t 744 c1r3_da [16]
t 745 c1r3_da [15]
t 746 c1r3_da [14]
t 747 c1r3_da [13]
t 748 c1r3_da [12]
t 749 c1r3_da [11]
t 750 c1r3_da [10]
t 751 c1r3_da [9]
t 752 c1r3_da [8]
t 753 c1r3_da [7]
t 754 c1r3_da [6]
t 755 c1r3_da [5]
t 756 c1r3_da [4]
t 757 c1r3_da [3]
t 758 c1r3_da [2]
t 759 c1r3_da [1]
t 760 c1r3_da [0]
t 521 c1r3_db [17]
t 521 c1r3_db [16]
t 1453 c1r3_db [15]
t 568 c1r3_db [14]
t 1017 c1r3_db [13]
t 92 c1r3_db [12]
t 500 c1r3_db [11]
t 900 c1r3_db [10]
t 771 c1r3_db [9]
t 1156 c1r3_db [8]
t 1453 c1r3_db [7]
t 568 c1r3_db [6]
t 1017 c1r3_db [5]
t 92 c1r3_db [4]
t 500 c1r3_db [3]
t 900 c1r3_db [2]
t 771 c1r3_db [1]
t 1156 c1r3_db [0]
t 573 c1r3_rstna 
t 573 c1r3_rstnb 
t 521 c1r3_wea 
t 573 c1r3_web 
t 853 c1r2_aa [11]
t 541 c1r2_aa [10]
t 261 c1r2_aa [9]
t 1551 c1r2_aa [8]
t 1233 c1r2_aa [7]
t 955 c1r2_aa [6]
t 650 c1r2_aa [5]
t 369 c1r2_aa [4]
t 73 c1r2_aa [3]
t 1357 c1r2_aa [2]
t 521 c1r2_aa [1]
t 521 c1r2_aa [0]
t 892 c1r2_ab [11]
t 581 c1r2_ab [10]
t 314 c1r2_ab [9]
t 1592 c1r2_ab [8]
t 1302 c1r2_ab [7]
t 1031 c1r2_ab [6]
t 697 c1r2_ab [5]
t 397 c1r2_ab [4]
t 109 c1r2_ab [3]
t 521 c1r2_ab [2]
t 521 c1r2_ab [1]
t 521 c1r2_ab [0]
t 1345 c1r2_cea 
t 1509 c1r2_ceb 
t 512 c1r2_clka 
t 226 c1r2_clkb 
t 204 c1r2_da [17]
t 205 c1r2_da [16]
t 206 c1r2_da [15]
t 207 c1r2_da [14]
t 208 c1r2_da [13]
t 209 c1r2_da [12]
t 210 c1r2_da [11]
t 211 c1r2_da [10]
t 212 c1r2_da [9]
t 213 c1r2_da [8]
t 214 c1r2_da [7]
t 215 c1r2_da [6]
t 216 c1r2_da [5]
t 217 c1r2_da [4]
t 218 c1r2_da [3]
t 219 c1r2_da [2]
t 220 c1r2_da [1]
t 221 c1r2_da [0]
t 521 c1r2_db [17]
t 521 c1r2_db [16]
t 1157 c1r2_db [15]
t 291 c1r2_db [14]
t 684 c1r2_db [13]
t 1380 c1r2_db [12]
t 189 c1r2_db [11]
t 587 c1r2_db [10]
t 478 c1r2_db [9]
t 877 c1r2_db [8]
t 1157 c1r2_db [7]
t 291 c1r2_db [6]
t 684 c1r2_db [5]
t 1380 c1r2_db [4]
t 189 c1r2_db [3]
t 587 c1r2_db [2]
t 478 c1r2_db [1]
t 877 c1r2_db [0]
t 573 c1r2_rstna 
t 573 c1r2_rstnb 
t 521 c1r2_wea 
t 573 c1r2_web 
t 853 c1r1_aa [11]
t 541 c1r1_aa [10]
t 261 c1r1_aa [9]
t 1551 c1r1_aa [8]
t 1233 c1r1_aa [7]
t 955 c1r1_aa [6]
t 650 c1r1_aa [5]
t 369 c1r1_aa [4]
t 73 c1r1_aa [3]
t 1357 c1r1_aa [2]
t 521 c1r1_aa [1]
t 521 c1r1_aa [0]
t 892 c1r1_ab [11]
t 581 c1r1_ab [10]
t 314 c1r1_ab [9]
t 1592 c1r1_ab [8]
t 1302 c1r1_ab [7]
t 1031 c1r1_ab [6]
t 697 c1r1_ab [5]
t 397 c1r1_ab [4]
t 109 c1r1_ab [3]
t 521 c1r1_ab [2]
t 521 c1r1_ab [1]
t 521 c1r1_ab [0]
t 1345 c1r1_cea 
t 1509 c1r1_ceb 
t 512 c1r1_clka 
t 226 c1r1_clkb 
t 1250 c1r1_da [17]
t 1251 c1r1_da [16]
t 1252 c1r1_da [15]
t 1253 c1r1_da [14]
t 1254 c1r1_da [13]
t 1255 c1r1_da [12]
t 1256 c1r1_da [11]
t 1257 c1r1_da [10]
t 1258 c1r1_da [9]
t 1259 c1r1_da [8]
t 1260 c1r1_da [7]
t 1261 c1r1_da [6]
t 1262 c1r1_da [5]
t 1263 c1r1_da [4]
t 1264 c1r1_da [3]
t 1265 c1r1_da [2]
t 1266 c1r1_da [1]
t 1267 c1r1_da [0]
t 521 c1r1_db [17]
t 521 c1r1_db [16]
t 1158 c1r1_db [15]
t 1576 c1r1_db [14]
t 384 c1r1_db [13]
t 1095 c1r1_db [12]
t 1499 c1r1_db [11]
t 1358 c1r1_db [10]
t 167 c1r1_db [9]
t 567 c1r1_db [8]
t 1158 c1r1_db [7]
t 1576 c1r1_db [6]
t 384 c1r1_db [5]
t 1095 c1r1_db [4]
t 1499 c1r1_db [3]
t 1358 c1r1_db [2]
t 167 c1r1_db [1]
t 567 c1r1_db [0]
t 573 c1r1_rstna 
t 573 c1r1_rstnb 
t 521 c1r1_wea 
t 573 c1r1_web 
t 3 cea 
t 3 ceb 
t 3 fifo_clr 
t 3 wr_req_n 
t 3 rd_req_n 
t 3 haa [1]
t 3 haa [0]
t 3 hab [1]
t 3 hab [0]
t 3 wea 
t 3 web 
]
[ ii0666 LUT4
p config_data "8dd8"
t 839 dx 
t 30 f3 
t 1050 f2 
t 606 f1 
t 77 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 32 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 798 di 
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0667 LUT4
p config_data "8000"
t 1060 dx 
t 1080 f3 
t 1360 f2 
t 779 f1 
t 77 f0 
]
[ ii0668 LUT4
p config_data "8000"
t 1235 dx 
t 738 f3 
t 1060 f2 
t 975 f1 
t 532 f0 
]
[ ii0669 LUT4
p config_data "8bb8"
t 1450 dx 
t 1331 f3 
t 30 f2 
t 376 f1 
t 1235 f0 
]
[ ii0670 LUT4
p config_data "aa00"
t 1451 dx 
t 376 f3 
t 3 f2 
t 3 f1 
t 1235 f0 
]
[ ii0671 LUT4
p config_data "be14"
t 84 dx 
t 30 f3 
t 1451 f2 
t 659 f1 
t 47 f0 
]
[ ii0672 LUT4
p config_data "aa00"
t 307 dx 
t 1451 f3 
t 3 f2 
t 3 f1 
t 659 f0 
]
[ ii0673 LUT4
p config_data "8dd8"
t 507 dx 
t 30 f3 
t 342 f2 
t 307 f1 
t 977 f0 
]
[ ii0674 LUT4
p config_data "8000"
t 702 dx 
t 376 f3 
t 659 f2 
t 977 f1 
t 1235 f0 
]
[ ii0675 LUT4
p config_data "f066"
t 917 dx 
t 702 f3 
t 1237 f2 
t 613 f1 
t 30 f0 
]
[ ii0676 LUT4
p config_data "cc00"
t 1125 dx 
t 3 f3 
t 1237 f2 
t 3 f1 
t 702 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 329 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1329 di 
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0677 LUT4
p config_data "8dd8"
t 1340 dx 
t 30 f3 
t 919 f2 
t 1125 f1 
t 1559 f0 
]
[ ii0678 LUT4
p config_data "8080"
t 1554 dx 
t 1559 f3 
t 1237 f2 
t 702 f1 
t 3 f0 
]
[ ii0679 LUT4
p config_data "de12"
t 165 dx 
t 1554 f3 
t 30 f2 
t 269 f1 
t 1205 f0 
]
[ ii0680 LUT4
p config_data "c5ca"
t 166 dx 
t 780 f3 
t 950 f2 
t 30 f1 
t 486 f0 
]
[ ii0681 LUT4
p config_data "8000"
t 381 dx 
t 1237 f3 
t 702 f2 
t 1559 f1 
t 269 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 943 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 331 di 
t 1133 a_sr 
t 1129 mclk_b 
t 811 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0682 LUT4
p config_data "a3ac"
t 577 dx 
t 1204 f3 
t 268 f2 
t 30 f1 
t 381 f0 
]
[ C37R13_ble0_const CONST
p sel 1
t 3 out 
]
[ ii0683 LUT4
p config_data "cc00"
t 802 dx 
t 3 f3 
t 268 f2 
t 3 f1 
t 1237 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1796 sh [1]
t 641 sh [0]
t 197 a_sr 
t 149 mclk_b 
t 1401 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1225 rc [1]
t 1226 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[12].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 639 sh [1]
t 1797 sh [0]
t 196 a_sr 
t 148 mclk_b 
t 1400 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 1223 rc [1]
t 1224 rc [0]
]
[ ii0684 LUT4
p config_data "8000"
t 1036 dx 
t 1559 f3 
t 802 f2 
t 702 f1 
t 269 f0 
]
[ ii0685 LUT4
p config_data "aa3c"
t 1201 dx 
t 1527 f3 
t 551 f2 
t 1036 f1 
t 30 f0 
]
[ ii0686 LUT4
p config_data "3cf0"
t 1412 dx 
t 3 f3 
t 780 f2 
t 1082 f1 
t 486 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 597 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 275 di 
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0687 LUT4
p config_data "fc30"
t 58 dx 
t 3 f3 
t 30 f2 
t 1412 f1 
t 1222 f0 
]
[ ii0688 LUT4
p config_data "8bb8"
t 262 dx 
t 1545 f3 
t 30 f2 
t 1361 f1 
t 532 f0 
]
[ ii0689 LUT4
p config_data "aa00"
t 473 dx 
t 1361 f3 
t 3 f2 
t 3 f1 
t 532 f0 
]
[ ii0690 LUT4
p config_data "c5ca"
t 474 dx 
t 473 f3 
t 257 f2 
t 30 f1 
t 76 f0 
]
[ ii0700 LUT4
p config_data "fa0a"
t 475 dx 
t 768 f3 
t 3 f2 
t 30 f1 
t 142 f0 
]
[ ii0691 LUT4
p config_data "3cf0"
t 671 dx 
t 3 f3 
t 473 f2 
t 375 f1 
t 76 f0 
]
[ ii0701 LUT4
p config_data "f033"
t 672 dx 
t 3 f3 
t 1124 f2 
t 696 f1 
t 30 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[1] REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1219 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 187 di 
t 848 a_sr 
t 1001 mclk_b 
t 617 sclk 
t 493 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0692 LUT4
p config_data "ccf0"
t 885 dx 
t 3 f3 
t 539 f2 
t 671 f1 
t 30 f0 
]
[ ii0702 LUT4
p config_data "be14"
t 884 dx 
t 30 f3 
t 1124 f2 
t 1413 f1 
t 1030 f0 
]
[ ii0693 LUT4
p config_data "5fa0"
t 1101 dx 
t 738 f3 
t 3 f2 
t 532 f1 
t 658 f0 
]
[ ii0703 LUT4
p config_data "3ccc"
t 1100 dx 
t 3 f3 
t 130 f2 
t 1124 f1 
t 1413 f0 
]
[ C37R14_ble1_const CONST
p sel 1
t 3 out 
]
[ ii0694 LUT4
p config_data "f3c0"
t 1310 dx 
t 3 f3 
t 30 f2 
t 847 f1 
t 1101 f0 
]
[ ii0704 LUT4
p config_data "fc30"
t 1309 dx 
t 3 f3 
t 30 f2 
t 1100 f1 
t 1301 f0 
]
[ u_colorgen_h_cnt__reg[2].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1798 sh [1]
t 638 sh [0]
t 655 a_sr 
t 686 mclk_b 
t 362 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 584 rc [1]
t 585 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1799 sh [1]
t 1356 sh [0]
t 533 a_sr 
t 49 mclk_b 
t 1300 sclk 
t 226 clk 
t 241 en 
t 936 sr 
t 1067 rc [1]
t 1068 rc [0]
]
[ ii0695 LUT4
p config_data "8080"
t 1520 dx 
t 532 f3 
t 658 f2 
t 738 f1 
t 3 f0 
]
[ ii0705 LUT4
p config_data "7f80"
t 1521 dx 
t 1124 f3 
t 1413 f2 
t 130 f1 
t 439 f0 
]
[ ii0696 LUT4
p config_data "c5ca"
t 127 dx 
t 1520 f3 
t 1132 f2 
t 30 f1 
t 978 f0 
]
[ ii0706 LUT4
p config_data "fa0a"
t 128 dx 
t 1521 f3 
t 3 f2 
t 30 f1 
t 1591 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 906 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 805 di 
t 516 a_sr 
t 1090 mclk_b 
t 737 sclk 
t 1372 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 905 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 806 di 
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 1371 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0697 LUT4
p config_data "3cf0"
t 354 dx 
t 3 f3 
t 1520 f2 
t 1238 f1 
t 978 f0 
]
[ ii0707 LUT4
p config_data "b1e4"
t 355 dx 
t 30 f3 
t 717 f2 
t 312 f1 
t 1506 f0 
]
[ ii0698 LUT4
p config_data "fc0c"
t 543 dx 
t 3 f3 
t 354 f2 
t 30 f1 
t 1420 f0 
]
[ ii0708 LUT4
p config_data "66aa"
t 544 dx 
t 1044 f3 
t 1506 f2 
t 3 f1 
t 717 f0 
]
[ ii0699 LUT4
p config_data "6aaa"
t 768 dx 
t 1560 f3 
t 978 f2 
t 1238 f1 
t 1520 f0 
]
[ ii0709 LUT4
p config_data "f0cc"
t 767 dx 
t 3 f3 
t 544 f2 
t 580 f1 
t 30 f0 
]
[ ii0710 LUT4
p config_data "870f"
t 766 dx 
t 1044 f3 
t 1506 f2 
t 1322 f1 
t 717 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1800 sh [1]
t 119 sh [0]
t 1508 a_sr 
t 1571 mclk_b 
t 1216 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 159 rc [1]
t 160 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[11].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1801 sh [1]
t 118 sh [0]
t 1507 a_sr 
t 1572 mclk_b 
t 1217 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 157 rc [1]
t 158 rc [0]
]
[ ii0711 LUT4
p config_data "dd11"
t 1011 dx 
t 766 f3 
t 30 f2 
t 3 f1 
t 889 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1541 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 394 di 
t 1133 a_sr 
t 1129 mclk_b 
t 811 sclk 
t 1040 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0712 LUT4
p config_data "be14"
t 1164 dx 
t 30 f3 
t 115 f2 
t 39 f1 
t 1168 f0 
]
[ ii0713 LUT4
p config_data "5544"
t 1388 dx 
t 1247 f3 
t 30 f2 
t 3 f1 
t 460 f0 
]
[ u_sdram_to_RGB_text__reg[7] REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 566 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1015 di 
t 781 a_sr 
t 1544 mclk_b 
t 1189 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0714 LUT4
p config_data "00fa"
t 28 dx 
t 1247 f3 
t 3 f2 
t 1076 f1 
t 326 f0 
]
[ ii0715 LUT4
p config_data "00ee"
t 225 dx 
t 731 f3 
t 30 f2 
t 3 f1 
t 28 f0 
]
[ ii0716 LUT4
p config_data "ddcc"
t 438 dx 
t 30 f3 
t 1076 f2 
t 3 f1 
t 1056 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1185 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1335 di 
t 812 a_sr 
t 1231 mclk_b 
t 915 sclk 
t 328 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0717 LUT4
p config_data "3330"
t 622 dx 
t 3 f3 
t 1026 f2 
t 1377 f1 
t 1166 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1802 sh [1]
t 311 sh [0]
t 602 a_sr 
t 203 mclk_b 
t 1464 sclk 
t 226 clk 
t 245 en 
t 936 sr 
t 183 rc [1]
t 184 rc [0]
]
[ ii0718 LUT4
p config_data "0005"
t 855 dx 
t 531 f3 
t 3 f2 
t 416 f1 
t 244 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 43 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 43 di 
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0719 LUT4
p config_data "0070"
t 1074 dx 
t 1330 f3 
t 855 f2 
t 1166 f1 
t 663 f0 
]
[ ii0720 LUT4
p config_data "1110"
t 1073 dx 
t 30 f3 
t 622 f2 
t 1074 f1 
t 67 f0 
]
[ ii0721 LUT4
p config_data "0f0e"
t 1242 dx 
t 30 f3 
t 364 f2 
t 622 f1 
t 1074 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 247 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 598 di 
t 1417 a_sr 
t 1311 mclk_b 
t 1013 sclk 
t 1553 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1803 sh [1]
t 833 sh [0]
t 246 a_sr 
t 1445 mclk_b 
t 1120 sclk 
t 226 clk 
t 241 en 
t 936 sr 
t 1568 rc [1]
t 1569 rc [0]
]
[ ii0722 LUT4
p config_data "3030"
t 1468 dx 
t 3 f3 
t 305 f2 
t 673 f1 
t 3 f0 
]
[ ii0723 LUT4
p config_data "f3c0"
t 97 dx 
t 3 f3 
t 305 f2 
t 1352 f1 
t 486 f0 
]
[ u_sdram_to_RGB_text__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 875 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1167 di 
t 781 a_sr 
t 1544 mclk_b 
t 1189 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0724 LUT4
p config_data "ffcc"
t 319 dx 
t 3 f3 
t 651 f2 
t 3 f1 
t 305 f0 
]
[ ii0725 LUT4
p config_data "f0aa"
t 522 dx 
t 780 f3 
t 3 f2 
t 71 f1 
t 305 f0 
]
[ ii0726 LUT4
p config_data "cfc0"
t 718 dx 
t 3 f3 
t 368 f2 
t 305 f1 
t 1082 f0 
]
[ ii0727 LUT4
p config_data "ccaa"
t 932 dx 
t 1361 f3 
t 643 f2 
t 3 f1 
t 305 f0 
]
[ u_sdram_to_RGB_ahm_rdata_push_wr0__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1509 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 497 di 
t 503 a_sr 
t 1542 mclk_b 
t 1186 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0728 LUT4
p config_data "ccf0"
t 1136 dx 
t 3 f3 
t 952 f2 
t 76 f1 
t 305 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 340 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 340 di 
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0729 LUT4
p config_data "aacc"
t 1355 dx 
t 1227 f3 
t 375 f2 
t 3 f1 
t 305 f0 
]
[ ii0730 LUT4
p config_data "ccaa"
t 1354 dx 
t 658 f3 
t 1547 f2 
t 3 f1 
t 305 f0 
]
[ ii0731 LUT4
p config_data "f0aa"
t 1566 dx 
t 978 f3 
t 3 f2 
t 260 f1 
t 305 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 534 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 830 di 
t 454 a_sr 
t 72 mclk_b 
t 1326 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C37R15_ble1_const CONST
p sel 0
t 3 out 
]
[ ii0732 LUT4
p config_data "f3c0"
t 181 dx 
t 3 f3 
t 305 f2 
t 540 f1 
t 1238 f0 
]
[ ii0733 LUT4
p config_data "f3c0"
t 389 dx 
t 3 f3 
t 305 f2 
t 850 f1 
t 1560 f0 
]
[ u_sdram_to_RGB_text__reg[9] REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1154 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1390 di 
t 781 a_sr 
t 1544 mclk_b 
t 1189 sclk 
t 137 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0734 LUT4
p config_data "cfc0"
t 591 dx 
t 3 f3 
t 849 f2 
t 305 f1 
t 779 f0 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1350 sh [1]
t 1804 sh [0]
t 335 a_sr 
t 57 mclk_b 
t 1307 sclk 
t 226 clk 
t 245 en 
t 936 sr 
t 698 rc [1]
t 699 rc [0]
]
[ ii0735 LUT4
p config_data "cfc0"
t 819 dx 
t 3 f3 
t 1134 f2 
t 305 f1 
t 1080 f0 
]
[ ii0736 LUT4
p config_data "afa0"
t 1045 dx 
t 1421 f3 
t 3 f2 
t 305 f1 
t 1360 f0 
]
[ ii0737 LUT4
p config_data "f0cc"
t 1214 dx 
t 3 f3 
t 77 f2 
t 144 f1 
t 305 f0 
]
[ ii0738 LUT4
p config_data "ccf0"
t 1427 dx 
t 3 f3 
t 456 f2 
t 376 f1 
t 305 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 608 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 608 di 
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0739 LUT4
p config_data "fc0c"
t 68 dx 
t 3 f3 
t 659 f2 
t 305 f1 
t 727 f0 
]
[ ii0740 LUT4
p config_data "fc30"
t 69 dx 
t 3 f3 
t 305 f2 
t 977 f1 
t 1055 f0 
]
[ ii0741 LUT4
p config_data "fc30"
t 280 dx 
t 3 f3 
t 305 f2 
t 1237 f1 
t 1334 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 841 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1054 di 
t 454 a_sr 
t 72 mclk_b 
t 1326 sclk 
t 1048 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0742 LUT4
p config_data "fc30"
t 492 dx 
t 3 f3 
t 305 f2 
t 1559 f1 
t 48 f0 
]
[ ii0743 LUT4
p config_data "bb88"
t 688 dx 
t 344 f3 
t 305 f2 
t 3 f1 
t 269 f0 
]
[ u_sdram_to_RGB_display_before_bmp__reg REGS
p preset 1
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1236 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1191 di 
t 864 a_sr 
t 618 mclk_b 
t 313 sclk 
t 1323 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0744 LUT4
p config_data "e2e2"
t 901 dx 
t 1124 f3 
t 305 f2 
t 974 f1 
t 3 f0 
]
[ ii0745 LUT4
p config_data "ccf0"
t 1111 dx 
t 3 f3 
t 345 f2 
t 268 f1 
t 305 f0 
]
[ ii0746 LUT4
p config_data "f0aa"
t 1325 dx 
t 551 f3 
t 3 f2 
t 616 f1 
t 305 f0 
]
[ ii0747 LUT4
p config_data "ee22"
t 1533 dx 
t 1413 f3 
t 305 f2 
t 3 f1 
t 1234 f0 
]
[ C37R15_ble0_const CONST
p sel 1
t 3 out 
]
[ ii0748 LUT4
p config_data "fa0a"
t 145 dx 
t 130 f3 
t 3 f2 
t 305 f1 
t 1552 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 918 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 918 di 
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0749 LUT4
p config_data "fa0a"
t 365 dx 
t 439 f3 
t 3 f2 
t 305 f1 
t 263 f0 
]
[ ii0750 LUT4
p config_data "ee44"
t 366 dx 
t 305 f3 
t 717 f2 
t 3 f1 
t 545 f0 
]
[ ii0751 LUT4
p config_data "ccf0"
t 557 dx 
t 3 f3 
t 854 f2 
t 1044 f1 
t 305 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1126 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1221 di 
t 1053 a_sr 
t 398 mclk_b 
t 78 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0752 LUT4
p config_data "caca"
t 788 dx 
t 1322 f3 
t 1135 f2 
t 305 f1 
t 3 f0 
]
[ ii0753 LUT4
p config_data "fc0c"
t 1023 dx 
t 3 f3 
t 39 f2 
t 305 f1 
t 1428 f0 
]
[ ii0754 LUT4
p config_data "3120"
t 1176 dx 
t 1338 f3 
t 285 f2 
t 326 f1 
t 1049 f0 
]
[ ii0755 LUT4
p config_data "8000"
t 1398 dx 
t 1218 f3 
t 596 f2 
t 651 f1 
t 860 f0 
]
[ ii0756 LUT4
p config_data "ff2a"
t 38 dx 
t 1049 f3 
t 1398 f2 
t 1176 f1 
t 305 f0 
]
[ ii0757 LUT4
p config_data "aafa"
t 241 dx 
t 305 f3 
t 3 f2 
t 651 f1 
t 285 f0 
]
[ ii0758 LUT4C
p config_data "33e6"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
t 649 dx 
t 3 s 
t 1009 co 
t 631 f3 
t 462 f2 
t 732 f1 
t 630 f0 
t 607 ci 
t 462 ca 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1202 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1202 di 
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0759 LUT4C
p config_data "3b3c"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
t 29 dx 
t 1349 s 
t 1163 co 
t 462 f3 
t 732 f2 
t 630 f1 
t 631 f0 
t 1009 ci 
t 732 ca 
]
[ ii0760 LUT4C
p config_data "bbae"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
t 954 dx 
t 1348 s 
t 1162 co 
t 631 f3 
t 1058 f2 
t 1077 f1 
t 859 f0 
t 1163 ci 
t 1058 ca 
]
[ ii0761 LUT4C
p config_data "c3c3"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
t 318 dx 
t 1374 s 
t 1386 co 
t 3 f3 
t 1338 f2 
t 326 f1 
t 3 f0 
t 1162 ci 
t 1338 ca 
]
[ u_sdram_to_RGB_addr_cnt__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1414 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1439 di 
t 1053 a_sr 
t 398 mclk_b 
t 78 sclk 
t 505 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0762 LUT4C
p config_data "3333"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
t 3 dx 
t 1392 s 
t 26 co 
t 3 f3 
t 55 f2 
t 3 f1 
t 3 f0 
t 1144 ci 
t 55 ca 
]
[ ii0763 LUT4C
p config_data "3333"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
t 3 dx 
t 1408 s 
t 224 co 
t 3 f3 
t 350 f2 
t 3 f1 
t 3 f0 
t 26 ci 
t 350 ca 
]
[ ii0764 LUT4C
p config_data "3333"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
t 3 dx 
t 1429 s 
t 418 co 
t 3 f3 
t 621 f2 
t 3 f1 
t 3 f0 
t 224 ci 
t 621 ca 
]
[ u_sdram_to_RGB_u_ahb_master_hwrite_o__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 673 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1468 di 
t 295 a_sr 
t 1546 mclk_b 
t 1194 sclk 
t 1096 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0765 LUT4C
p config_data "3333"
p is_ca_not_inv "true"
p is_le_cin_below "false"
p le_skip_en "false"
p is_le_cin_inv "false"
p is_byp_used "false"
t 3 dx 
t 1459 s 
t 3 co 
t 3 f3 
t 927 f2 
t 3 f1 
t 3 f0 
t 418 ci 
t 927 ca 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1522 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1522 di 
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_addr_cnt__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 131 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 75 di 
t 1332 a_sr 
t 572 mclk_b 
t 255 sclk 
t 1052 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1805 sh [1]
t 823 sh [0]
t 939 a_sr 
t 934 mclk_b 
t 593 sclk 
t 226 clk 
t 241 en 
t 936 sr 
t 1516 rc [1]
t 1517 rc [0]
]
[ ii0776 LUT4
p config_data "dfcc"
t 603 dx 
t 1398 f3 
t 305 f2 
t 1176 f1 
t 1349 f0 
]
[ ii0777 LUT4
p config_data "f4fc"
t 836 dx 
t 1398 f3 
t 1348 f2 
t 305 f1 
t 1176 f0 
]
[ ii0778 LUT4
p config_data "f7f0"
t 1057 dx 
t 1398 f3 
t 1176 f2 
t 305 f1 
t 1374 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 227 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 227 di 
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0779 LUT4
p config_data "dcfc"
t 1230 dx 
t 1398 f3 
t 305 f2 
t 1392 f1 
t 1176 f0 
]
[ ii0780 LUT4
p config_data "ceee"
t 1229 dx 
t 1408 f3 
t 305 f2 
t 1176 f1 
t 1398 f0 
]
[ ii0781 LUT4
p config_data "ff2a"
t 1448 dx 
t 1429 f3 
t 1176 f2 
t 1398 f1 
t 305 f0 
]
[ u_sdram_to_RGB_addr_cnt__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 443 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 294 di 
t 1397 a_sr 
t 126 mclk_b 
t 1387 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 625 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1038 di 
t 253 a_sr 
t 248 mclk_b 
t 1510 sclk 
t 914 shift 
t 3 up_i 
t 3 down_i 
]
[ ii0782 LUT4
p config_data "ff2a"
t 81 dx 
t 1459 f3 
t 1176 f2 
t 1398 f1 
t 305 f0 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 523 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 523 di 
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_arm_dll_u0 M7S_DLL
p cfg_dllpd_sel 1
p cfg_mrst_sel 0
p dll_sel "2"
p dll_bypass 0
p dll_msel0 0
p dll_msel1 4
p dll_msel2 8
p dll_msel3 11
p dll_lfm 1
p dll_cpsel 1
p dll_ibufsel 2
p dll_mfb0_trm 0
p dll_mfb16_trm 0
p dll_ldrange 1
p dll_fle_en 1
p dll_force_lock 0
p dll_atest_en 0
p dll_dtest_en 0
p dll_atest_sel 0
p dll_dtest_sel 0
p dll_bk 0
p dyn_dll_rst 0
p dyn_dll_pwrdown 0
p cfg_dllphase0_ctrl 0
t 871 clkin 
t 3 pwrdown 
t 3 dllrst 
t 3 fp_dll_rst 
t 1550 clkout0 
t 3 clkout1 
t 3 clkout2 
t 3 dll_msel0_user [3]
t 3 dll_msel0_user [2]
t 3 dll_msel0_user [1]
t 3 dll_msel0_user [0]
t 3 clkout3 
t 3 locked 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 935 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1206 di 
t 1127 a_sr 
t 762 mclk_b 
t 414 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ rstn_final__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 936 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 573 di 
t 537 a_sr 
t 402 mclk_b 
t 85 sclk 
t 1435 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 820 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 820 di 
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1806 sh [1]
t 818 sh [0]
t 715 a_sr 
t 946 mclk_b 
t 599 sclk 
t 226 clk 
t 245 en 
t 936 sr 
t 1147 rc [1]
t 1148 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_r__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1215 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1415 di 
t 1127 a_sr 
t 762 mclk_b 
t 414 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_v_valid_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 282 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 931 di 
t 1458 a_sr 
t 632 mclk_b 
t 327 sclk 
t 50 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_de_i_r_sclk__reg[3].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1807 sh [1]
t 1151 sh [0]
t 96 a_sr 
t 887 mclk_b 
t 549 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 276 rc [1]
t 277 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1113 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1113 di 
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1112 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1112 di 
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1536 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1014 di 
t 136 a_sr 
t 1105 mclk_b 
t 778 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1535 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 61 di 
t 1127 a_sr 
t 762 mclk_b 
t 414 sclk 
t 920 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_bmp_fig_chg__reg[1].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1808 sh [1]
t 1526 sh [0]
t 1070 a_sr 
t 838 mclk_b 
t 504 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1007 rc [1]
t 1008 rc [0]
]
[ u_sdram_to_RGB_v_valid_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 562 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 282 di 
t 173 a_sr 
t 822 mclk_b 
t 494 sclk 
t 565 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1809 sh [1]
t 296 sh [0]
t 419 a_sr 
t 784 mclk_b 
t 457 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 82 rc [1]
t 83 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1399 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1399 di 
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1810 sh [1]
t 815 sh [0]
t 62 a_sr 
t 411 mclk_b 
t 91 sclk 
t 226 clk 
t 241 en 
t 936 sr 
t 1440 rc [1]
t 1441 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 244 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 229 di 
t 136 a_sr 
t 1105 mclk_b 
t 778 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 243 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 267 di 
t 135 a_sr 
t 1106 mclk_b 
t 782 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 462 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 38 di 
t 62 a_sr 
t 411 mclk_b 
t 91 sclk 
t 815 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 112 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 112 di 
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 531 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1245 di 
t 136 a_sr 
t 1105 mclk_b 
t 778 sclk 
t 393 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 529 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 480 di 
t 135 a_sr 
t 1106 mclk_b 
t 782 sclk 
t 392 shift 
t 3 up_i 
t 3 down_i 
]
[ C37R18_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 732 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 603 di 
t 939 a_sr 
t 934 mclk_b 
t 593 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 399 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 399 di 
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 837 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 720 di 
t 41 a_sr 
t 380 mclk_b 
t 56 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1058 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 836 di 
t 939 a_sr 
t 934 mclk_b 
t 593 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_pll_pll_u0 M7S_PLL
p cfg_nc 0
p cfg_ldo_cfg 0
p pll_sel "auto"
p pwrmode 1
p rst_pll_sel 0
p sel_fbpath 0
p pll_divm 59
p pll_divn 0
p pll_divc0 5
p pll_divc1 11
p pll_divc2 2
p pll_divc3 8
p pll_mken0 1
p pll_mken1 1
p pll_mken2 1
p pll_mken3 0
p pll_bps0 0
p pll_bps1 0
p pll_bps2 0
p pll_bps3 0
p pll_co0dly 0
p pll_co1dly 0
p pll_co2dly 0
p pll_co3dly 0
p pll_divmp 0
p pll_sel_c0phase 0
p pll_sel_c1phase 0
p pll_sel_c2phase 0
p pll_sel_c3phase 0
p dyn_pll_rst 0
p dyn_pll_pwrdown 0
p pll_mp_autor_en 0
p pll_lpf 0
p pll_vrsel 1
p pll_cpsel_cr 3
p pll_cpsel_fn 4
p pll_kvsel 3
p pll_fldd 3
p pll_force_lock 0
p pll_atest_en 0
p pll_dtest_en 0
p pll_atest_sel 0
p pll_dtest_sel 0
p pll_bp_dvdd12 0
p pll_divfb 0
p pll_cksel 0
p pll_ck_switch_en 0
p pll_lkd_tol 0
p pll_lkd_hold 0
p pll_ssen 0
p pll_ssrg 1
p pll_ssdivh 0
p pll_ssdivl 199
p pll_bk 0
p pll_fbck_del 0
p amux_sel 0
t 323 clkin0 
t 3 clkin1 
t 3 fbclkin 
t 3 pwrdown 
t 3 pllrst 
t 3 fp_pll_rst 
t 3 ACTIVECK 
t 3 CKBAD0 
t 3 CKBAD1 
t 871 clkout0 
t 226 clkout1 
t 3 clkout2 
t 3 clkout3 
t 147 locked 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 700 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 700 di 
t 377 a_sr 
t 769 mclk_b 
t 444 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[9].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1811 sh [1]
t 98 sh [0]
t 1555 a_sr 
t 1087 mclk_b 
t 733 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 626 rc [1]
t 627 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1121 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1140 di 
t 41 a_sr 
t 380 mclk_b 
t 56 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1122 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1020 di 
t 719 a_sr 
t 1434 mclk_b 
t 1116 sclk 
t 1455 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1338 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1057 di 
t 939 a_sr 
t 934 mclk_b 
t 593 sclk 
t 823 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u319_inst M7S_IO_PCISG
p cfg_nc 0
p ns_lv_fastestn 0
p cfg_userio_en 0
p ns_lv_cfg 0
p pdr_cfg 3
p ndr_cfg 3
p keep_cfg 0
p rx_dig_en_cfg 0
p in_del 0
p out_del 0
p vpci_en 0
p cfg_oen_inv 0
p cfg_oen_sel 1
p cfg_od_inv 0
p cfg_od_sel 2
p cfg_id_sel 0
p cfg_fclk_inv 0
p cfg_fclk_gate_sel 0
p cfg_fclk_en 0
p cfg_rstn_inv 0
p cfg_oen_rstn_en 0
p cfg_od_rstn_en 0
p cfg_id_rstn_en 0
p cfg_setn_inv 0
p cfg_oen_setn_en 0
p cfg_od_setn_en 0
p cfg_id_setn_en 0
t 3 id 
t 3 clk 
t 3 clk_en 
t 3 rstn 
t 3 setn 
t 3 od 
t 3 oen 
t 3 PAD 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1033 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1033 di 
t 377 a_sr 
t 769 mclk_b 
t 444 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1411 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1574 di 
t 41 a_sr 
t 380 mclk_b 
t 56 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1410 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 484 di 
t 1507 a_sr 
t 1572 mclk_b 
t 1217 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 55 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1230 di 
t 533 a_sr 
t 49 mclk_b 
t 1300 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1305 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1305 di 
t 377 a_sr 
t 769 mclk_b 
t 444 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 125 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1573 di 
t 41 a_sr 
t 380 mclk_b 
t 56 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 124 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 949 di 
t 654 a_sr 
t 552 mclk_b 
t 230 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 350 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1229 di 
t 533 a_sr 
t 49 mclk_b 
t 1300 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 25 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 25 di 
t 377 a_sr 
t 769 mclk_b 
t 444 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 24 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 464 di 
t 858 a_sr 
t 122 mclk_b 
t 1383 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 415 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 129 di 
t 812 a_sr 
t 1231 mclk_b 
t 915 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 416 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 391 di 
t 41 a_sr 
t 380 mclk_b 
t 56 sclk 
t 1462 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 413 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 452 di 
t 196 a_sr 
t 148 mclk_b 
t 1400 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 621 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1448 di 
t 246 a_sr 
t 1445 mclk_b 
t 1120 sclk 
t 833 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 317 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 317 di 
t 1508 a_sr 
t 1571 mclk_b 
t 1216 sclk 
t 119 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 316 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1532 di 
t 1507 a_sr 
t 1572 mclk_b 
t 1217 sclk 
t 118 shift 
t 3 up_i 
t 3 down_i 
]
[ u_arm_u_soc M7S_SOC
p use_arm 1
p use_clk_arm 1
p use_pbus0 1
p use_pbus1 0
p use_on_chip_eth 0
p use_on_chip_usb 0
p use_on_chip_ddr_ctrl 1
p use_on_chip_adc 0
p use_uart_io 1
p use_arm_nmi 0
p on_chip_ddr_ctrl_mode ""
p on_chip_eth_mode ""
p program_file "lcd_demo_m7.hex"
t 1550 c2r1_dll_clk 
t 871 fp_clk_sys 
t 3 fp_clk_adc 
t 871 fp_clk_arm 
t 3 fp_lvds_sclk 
t 3 fp_clk_usb 
t 1812 gpio_0_out_o [31]
t 1813 gpio_0_out_o [30]
t 1814 gpio_0_out_o [29]
t 1815 gpio_0_out_o [28]
t 1816 gpio_0_out_o [27]
t 1817 gpio_0_out_o [26]
t 1818 gpio_0_out_o [25]
t 1819 gpio_0_out_o [24]
t 1820 gpio_0_out_o [23]
t 1821 gpio_0_out_o [22]
t 1822 gpio_0_out_o [21]
t 1823 gpio_0_out_o [20]
t 1824 gpio_0_out_o [19]
t 1825 gpio_0_out_o [18]
t 1826 gpio_0_out_o [17]
t 1827 gpio_0_out_o [16]
t 1828 gpio_0_out_o [15]
t 1829 gpio_0_out_o [14]
t 1830 gpio_0_out_o [13]
t 1831 gpio_0_out_o [12]
t 1832 gpio_0_out_o [11]
t 1833 gpio_0_out_o [10]
t 1834 gpio_0_out_o [9]
t 1835 gpio_0_out_o [8]
t 1836 gpio_0_out_o [7]
t 1837 gpio_0_out_o [6]
t 1838 gpio_0_out_o [5]
t 1839 gpio_0_out_o [4]
t 1840 gpio_0_out_o [3]
t 1841 gpio_0_out_o [2]
t 514 gpio_0_out_o [1]
t 1570 gpio_0_out_o [0]
t 3 gpio_0_oe_o [31]
t 3 gpio_0_oe_o [30]
t 3 gpio_0_oe_o [29]
t 3 gpio_0_oe_o [28]
t 3 gpio_0_oe_o [27]
t 3 gpio_0_oe_o [26]
t 3 gpio_0_oe_o [25]
t 3 gpio_0_oe_o [24]
t 3 gpio_0_oe_o [23]
t 3 gpio_0_oe_o [22]
t 3 gpio_0_oe_o [21]
t 3 gpio_0_oe_o [20]
t 3 gpio_0_oe_o [19]
t 3 gpio_0_oe_o [18]
t 3 gpio_0_oe_o [17]
t 3 gpio_0_oe_o [16]
t 3 gpio_0_oe_o [15]
t 3 gpio_0_oe_o [14]
t 3 gpio_0_oe_o [13]
t 3 gpio_0_oe_o [12]
t 3 gpio_0_oe_o [11]
t 3 gpio_0_oe_o [10]
t 3 gpio_0_oe_o [9]
t 3 gpio_0_oe_o [8]
t 3 gpio_0_oe_o [7]
t 3 gpio_0_oe_o [6]
t 3 gpio_0_oe_o [5]
t 3 gpio_0_oe_o [4]
t 3 gpio_0_oe_o [3]
t 3 gpio_0_oe_o [2]
t 3 gpio_0_oe_o [1]
t 3 gpio_0_oe_o [0]
t 3 gpio_0_in_i [31]
t 3 gpio_0_in_i [30]
t 3 gpio_0_in_i [29]
t 3 gpio_0_in_i [28]
t 3 gpio_0_in_i [27]
t 3 gpio_0_in_i [26]
t 3 gpio_0_in_i [25]
t 3 gpio_0_in_i [24]
t 3 gpio_0_in_i [23]
t 3 gpio_0_in_i [22]
t 3 gpio_0_in_i [21]
t 3 gpio_0_in_i [20]
t 3 gpio_0_in_i [19]
t 3 gpio_0_in_i [18]
t 3 gpio_0_in_i [17]
t 3 gpio_0_in_i [16]
t 3 gpio_0_in_i [15]
t 3 gpio_0_in_i [14]
t 3 gpio_0_in_i [13]
t 3 gpio_0_in_i [12]
t 3 gpio_0_in_i [11]
t 3 gpio_0_in_i [10]
t 3 gpio_0_in_i [9]
t 3 gpio_0_in_i [8]
t 3 gpio_0_in_i [7]
t 3 gpio_0_in_i [6]
t 3 gpio_0_in_i [5]
t 3 gpio_0_in_i [4]
t 3 gpio_0_in_i [3]
t 3 gpio_0_in_i [2]
t 3 gpio_0_in_i [1]
t 3 gpio_0_in_i [0]
t 3 i2c1_scl_oe_o 
t 3 i2c1_sda_oe_o 
t 3 i2c1_scl_i 
t 3 i2c1_sda_i 
t 3 i2c0_scl_oe_o 
t 3 i2c0_sda_oe_o 
t 3 i2c0_scl_i 
t 3 i2c0_sda_i 
t 3 uart1_rts_o 
t 3 uart1_txd_o 
t 3 uart1_cts_i 
t 3 uart1_rxd_i 
t 3 uart0_rts_o 
t 3 uart0_txd_o 
t 3 uart0_cts_i 
t 3 uart0_rxd_i 
t 3 spi1_mosi 
t 3 spi1_sck 
t 3 spi1_ssn 
t 3 spi1_miso 
t 525 spi0_mosi 
t 1469 spi0_sck 
t 106 spi0_ssn 
t 95 spi0_miso 
t 3 pad_can1_o_clk 
t 3 pad_can1_o_tx1 
t 3 pad_can1_o_tx0 
t 3 pad_can1_oen_tx1 
t 3 pad_can1_oen_tx0 
t 3 pad_can1_i_rx0 
t 3 pad_can0_o_clk 
t 3 pad_can0_o_tx1 
t 3 pad_can0_o_tx0 
t 3 pad_can0_oen_tx1 
t 3 pad_can0_oen_tx0 
t 3 pad_can0_i_rx0 
t 226 clk_ahb_fp0 
t 936 rst_ahb_fp0_n 
t 521 fp0_m_ahb_mastlock 
t 521 fp0_m_ahb_prot [3]
t 521 fp0_m_ahb_prot [2]
t 521 fp0_m_ahb_prot [1]
t 573 fp0_m_ahb_prot [0]
t 521 fp0_m_ahb_size [2]
t 573 fp0_m_ahb_size [1]
t 521 fp0_m_ahb_size [0]
t 551 fp0_m_ahb_addr [31]
t 268 fp0_m_ahb_addr [30]
t 269 fp0_m_ahb_addr [29]
t 1559 fp0_m_ahb_addr [28]
t 1237 fp0_m_ahb_addr [27]
t 977 fp0_m_ahb_addr [26]
t 659 fp0_m_ahb_addr [25]
t 376 fp0_m_ahb_addr [24]
t 77 fp0_m_ahb_addr [23]
t 1360 fp0_m_ahb_addr [22]
t 1080 fp0_m_ahb_addr [21]
t 779 fp0_m_ahb_addr [20]
t 1560 fp0_m_ahb_addr [19]
t 1238 fp0_m_ahb_addr [18]
t 978 fp0_m_ahb_addr [17]
t 658 fp0_m_ahb_addr [16]
t 375 fp0_m_ahb_addr [15]
t 76 fp0_m_ahb_addr [14]
t 1361 fp0_m_ahb_addr [13]
t 1082 fp0_m_ahb_addr [12]
t 780 fp0_m_ahb_addr [11]
t 486 fp0_m_ahb_addr [10]
t 39 fp0_m_ahb_addr [9]
t 1322 fp0_m_ahb_addr [8]
t 1044 fp0_m_ahb_addr [7]
t 717 fp0_m_ahb_addr [6]
t 439 fp0_m_ahb_addr [5]
t 130 fp0_m_ahb_addr [4]
t 1413 fp0_m_ahb_addr [3]
t 1124 fp0_m_ahb_addr [2]
t 521 fp0_m_ahb_addr [1]
t 521 fp0_m_ahb_addr [0]
t 673 fp0_m_ahb_write 
t 1056 fp0_m_ahb_burst [2]
t 731 fp0_m_ahb_burst [1]
t 460 fp0_m_ahb_burst [0]
t 364 fp0_m_ahb_trans [1]
t 67 fp0_m_ahb_trans [0]
t 897 fp0_m_ahb_wdata [31]
t 590 fp0_m_ahb_wdata [30]
t 589 fp0_m_ahb_wdata [29]
t 317 fp0_m_ahb_wdata [28]
t 25 fp0_m_ahb_wdata [27]
t 1305 fp0_m_ahb_wdata [26]
t 1033 fp0_m_ahb_wdata [25]
t 700 fp0_m_ahb_wdata [24]
t 399 fp0_m_ahb_wdata [23]
t 112 fp0_m_ahb_wdata [22]
t 1399 fp0_m_ahb_wdata [21]
t 1113 fp0_m_ahb_wdata [20]
t 1112 fp0_m_ahb_wdata [19]
t 820 fp0_m_ahb_wdata [18]
t 523 fp0_m_ahb_wdata [17]
t 227 fp0_m_ahb_wdata [16]
t 1522 fp0_m_ahb_wdata [15]
t 1202 fp0_m_ahb_wdata [14]
t 918 fp0_m_ahb_wdata [13]
t 608 fp0_m_ahb_wdata [12]
t 340 fp0_m_ahb_wdata [11]
t 43 fp0_m_ahb_wdata [10]
t 770 fp0_m_ahb_wdata [9]
t 479 fp0_m_ahb_wdata [8]
t 168 fp0_m_ahb_wdata [7]
t 1456 fp0_m_ahb_wdata [6]
t 1155 fp0_m_ahb_wdata [5]
t 876 fp0_m_ahb_wdata [4]
t 569 fp0_m_ahb_wdata [3]
t 293 fp0_m_ahb_wdata [2]
t 1575 fp0_m_ahb_wdata [1]
t 1248 fp0_m_ahb_wdata [0]
t 1409 fp0_m_ahb_ready 
t 1377 fp0_m_ahb_resp 
t 1335 fp0_m_ahb_rdata [31]
t 805 fp0_m_ahb_rdata [30]
t 806 fp0_m_ahb_rdata [29]
t 275 fp0_m_ahb_rdata [28]
t 1329 fp0_m_ahb_rdata [27]
t 798 fp0_m_ahb_rdata [26]
t 264 fp0_m_ahb_rdata [25]
t 1321 fp0_m_ahb_rdata [24]
t 792 fp0_m_ahb_rdata [23]
t 259 fp0_m_ahb_rdata [22]
t 1312 fp0_m_ahb_rdata [21]
t 786 fp0_m_ahb_rdata [20]
t 787 fp0_m_ahb_rdata [19]
t 251 fp0_m_ahb_rdata [18]
t 1306 fp0_m_ahb_rdata [17]
t 773 fp0_m_ahb_rdata [16]
t 242 fp0_m_ahb_rdata [15]
t 1298 fp0_m_ahb_rdata [14]
t 764 fp0_m_ahb_rdata [13]
t 231 fp0_m_ahb_rdata [12]
t 1292 fp0_m_ahb_rdata [11]
t 761 fp0_m_ahb_rdata [10]
t 152 fp0_m_ahb_rdata [9]
t 1198 fp0_m_ahb_rdata [8]
t 680 fp0_m_ahb_rdata [7]
t 146 fp0_m_ahb_rdata [6]
t 1190 fp0_m_ahb_rdata [5]
t 670 fp0_m_ahb_rdata [4]
t 138 fp0_m_ahb_rdata [3]
t 1179 fp0_m_ahb_rdata [2]
t 661 fp0_m_ahb_rdata [1]
t 129 fp0_m_ahb_rdata [0]
t 3 fp0_s_ahb_mastlock 
t 3 fp0_s_ahb_prot [3]
t 3 fp0_s_ahb_prot [2]
t 3 fp0_s_ahb_prot [1]
t 3 fp0_s_ahb_prot [0]
t 3 fp0_s_ahb_size [2]
t 3 fp0_s_ahb_size [1]
t 3 fp0_s_ahb_size [0]
t 3 fp0_s_ahb_sel 
t 3 fp0_s_ahb_addr [31]
t 3 fp0_s_ahb_addr [30]
t 3 fp0_s_ahb_addr [29]
t 3 fp0_s_ahb_addr [28]
t 3 fp0_s_ahb_addr [27]
t 3 fp0_s_ahb_addr [26]
t 3 fp0_s_ahb_addr [25]
t 3 fp0_s_ahb_addr [24]
t 3 fp0_s_ahb_addr [23]
t 3 fp0_s_ahb_addr [22]
t 3 fp0_s_ahb_addr [21]
t 3 fp0_s_ahb_addr [20]
t 3 fp0_s_ahb_addr [19]
t 3 fp0_s_ahb_addr [18]
t 3 fp0_s_ahb_addr [17]
t 3 fp0_s_ahb_addr [16]
t 3 fp0_s_ahb_addr [15]
t 3 fp0_s_ahb_addr [14]
t 3 fp0_s_ahb_addr [13]
t 3 fp0_s_ahb_addr [12]
t 3 fp0_s_ahb_addr [11]
t 3 fp0_s_ahb_addr [10]
t 3 fp0_s_ahb_addr [9]
t 3 fp0_s_ahb_addr [8]
t 3 fp0_s_ahb_addr [7]
t 3 fp0_s_ahb_addr [6]
t 3 fp0_s_ahb_addr [5]
t 3 fp0_s_ahb_addr [4]
t 3 fp0_s_ahb_addr [3]
t 3 fp0_s_ahb_addr [2]
t 3 fp0_s_ahb_addr [1]
t 3 fp0_s_ahb_addr [0]
t 3 fp0_s_ahb_write 
t 3 fp0_s_ahb_burst [2]
t 3 fp0_s_ahb_burst [1]
t 3 fp0_s_ahb_burst [0]
t 3 fp0_s_ahb_trans [1]
t 3 fp0_s_ahb_trans [0]
t 3 fp0_s_ahb_wdata [31]
t 3 fp0_s_ahb_wdata [30]
t 3 fp0_s_ahb_wdata [29]
t 3 fp0_s_ahb_wdata [28]
t 3 fp0_s_ahb_wdata [27]
t 3 fp0_s_ahb_wdata [26]
t 3 fp0_s_ahb_wdata [25]
t 3 fp0_s_ahb_wdata [24]
t 3 fp0_s_ahb_wdata [23]
t 3 fp0_s_ahb_wdata [22]
t 3 fp0_s_ahb_wdata [21]
t 3 fp0_s_ahb_wdata [20]
t 3 fp0_s_ahb_wdata [19]
t 3 fp0_s_ahb_wdata [18]
t 3 fp0_s_ahb_wdata [17]
t 3 fp0_s_ahb_wdata [16]
t 3 fp0_s_ahb_wdata [15]
t 3 fp0_s_ahb_wdata [14]
t 3 fp0_s_ahb_wdata [13]
t 3 fp0_s_ahb_wdata [12]
t 3 fp0_s_ahb_wdata [11]
t 3 fp0_s_ahb_wdata [10]
t 3 fp0_s_ahb_wdata [9]
t 3 fp0_s_ahb_wdata [8]
t 3 fp0_s_ahb_wdata [7]
t 3 fp0_s_ahb_wdata [6]
t 3 fp0_s_ahb_wdata [5]
t 3 fp0_s_ahb_wdata [4]
t 3 fp0_s_ahb_wdata [3]
t 3 fp0_s_ahb_wdata [2]
t 3 fp0_s_ahb_wdata [1]
t 3 fp0_s_ahb_wdata [0]
t 3 fp0_s_ahb_readyout 
t 3 fp0_s_ahb_resp 
t 3 fp0_s_ahb_rdata [31]
t 3 fp0_s_ahb_rdata [30]
t 3 fp0_s_ahb_rdata [29]
t 3 fp0_s_ahb_rdata [28]
t 3 fp0_s_ahb_rdata [27]
t 3 fp0_s_ahb_rdata [26]
t 3 fp0_s_ahb_rdata [25]
t 3 fp0_s_ahb_rdata [24]
t 3 fp0_s_ahb_rdata [23]
t 3 fp0_s_ahb_rdata [22]
t 3 fp0_s_ahb_rdata [21]
t 3 fp0_s_ahb_rdata [20]
t 3 fp0_s_ahb_rdata [19]
t 3 fp0_s_ahb_rdata [18]
t 3 fp0_s_ahb_rdata [17]
t 3 fp0_s_ahb_rdata [16]
t 3 fp0_s_ahb_rdata [15]
t 3 fp0_s_ahb_rdata [14]
t 3 fp0_s_ahb_rdata [13]
t 3 fp0_s_ahb_rdata [12]
t 3 fp0_s_ahb_rdata [11]
t 3 fp0_s_ahb_rdata [10]
t 3 fp0_s_ahb_rdata [9]
t 3 fp0_s_ahb_rdata [8]
t 3 fp0_s_ahb_rdata [7]
t 3 fp0_s_ahb_rdata [6]
t 3 fp0_s_ahb_rdata [5]
t 3 fp0_s_ahb_rdata [4]
t 3 fp0_s_ahb_rdata [3]
t 3 fp0_s_ahb_rdata [2]
t 3 fp0_s_ahb_rdata [1]
t 3 fp0_s_ahb_rdata [0]
t 3 clk_ahb_fp1 
t 3 rst_ahb_fp1_n 
t 3 fp1_m_ahb_mastlock 
t 3 fp1_m_ahb_prot [3]
t 3 fp1_m_ahb_prot [2]
t 3 fp1_m_ahb_prot [1]
t 3 fp1_m_ahb_prot [0]
t 3 fp1_m_ahb_size [2]
t 3 fp1_m_ahb_size [1]
t 3 fp1_m_ahb_size [0]
t 3 fp1_m_ahb_addr [31]
t 3 fp1_m_ahb_addr [30]
t 3 fp1_m_ahb_addr [29]
t 3 fp1_m_ahb_addr [28]
t 3 fp1_m_ahb_addr [27]
t 3 fp1_m_ahb_addr [26]
t 3 fp1_m_ahb_addr [25]
t 3 fp1_m_ahb_addr [24]
t 3 fp1_m_ahb_addr [23]
t 3 fp1_m_ahb_addr [22]
t 3 fp1_m_ahb_addr [21]
t 3 fp1_m_ahb_addr [20]
t 3 fp1_m_ahb_addr [19]
t 3 fp1_m_ahb_addr [18]
t 3 fp1_m_ahb_addr [17]
t 3 fp1_m_ahb_addr [16]
t 3 fp1_m_ahb_addr [15]
t 3 fp1_m_ahb_addr [14]
t 3 fp1_m_ahb_addr [13]
t 3 fp1_m_ahb_addr [12]
t 3 fp1_m_ahb_addr [11]
t 3 fp1_m_ahb_addr [10]
t 3 fp1_m_ahb_addr [9]
t 3 fp1_m_ahb_addr [8]
t 3 fp1_m_ahb_addr [7]
t 3 fp1_m_ahb_addr [6]
t 3 fp1_m_ahb_addr [5]
t 3 fp1_m_ahb_addr [4]
t 3 fp1_m_ahb_addr [3]
t 3 fp1_m_ahb_addr [2]
t 3 fp1_m_ahb_addr [1]
t 3 fp1_m_ahb_addr [0]
t 3 fp1_m_ahb_write 
t 3 fp1_m_ahb_burst [2]
t 3 fp1_m_ahb_burst [1]
t 3 fp1_m_ahb_burst [0]
t 3 fp1_m_ahb_trans [1]
t 3 fp1_m_ahb_trans [0]
t 3 fp1_m_ahb_wdata [31]
t 3 fp1_m_ahb_wdata [30]
t 3 fp1_m_ahb_wdata [29]
t 3 fp1_m_ahb_wdata [28]
t 3 fp1_m_ahb_wdata [27]
t 3 fp1_m_ahb_wdata [26]
t 3 fp1_m_ahb_wdata [25]
t 3 fp1_m_ahb_wdata [24]
t 3 fp1_m_ahb_wdata [23]
t 3 fp1_m_ahb_wdata [22]
t 3 fp1_m_ahb_wdata [21]
t 3 fp1_m_ahb_wdata [20]
t 3 fp1_m_ahb_wdata [19]
t 3 fp1_m_ahb_wdata [18]
t 3 fp1_m_ahb_wdata [17]
t 3 fp1_m_ahb_wdata [16]
t 3 fp1_m_ahb_wdata [15]
t 3 fp1_m_ahb_wdata [14]
t 3 fp1_m_ahb_wdata [13]
t 3 fp1_m_ahb_wdata [12]
t 3 fp1_m_ahb_wdata [11]
t 3 fp1_m_ahb_wdata [10]
t 3 fp1_m_ahb_wdata [9]
t 3 fp1_m_ahb_wdata [8]
t 3 fp1_m_ahb_wdata [7]
t 3 fp1_m_ahb_wdata [6]
t 3 fp1_m_ahb_wdata [5]
t 3 fp1_m_ahb_wdata [4]
t 3 fp1_m_ahb_wdata [3]
t 3 fp1_m_ahb_wdata [2]
t 3 fp1_m_ahb_wdata [1]
t 3 fp1_m_ahb_wdata [0]
t 3 fp1_m_ahb_ready 
t 3 fp1_m_ahb_resp 
t 3 fp1_m_ahb_rdata [31]
t 3 fp1_m_ahb_rdata [30]
t 3 fp1_m_ahb_rdata [29]
t 3 fp1_m_ahb_rdata [28]
t 3 fp1_m_ahb_rdata [27]
t 3 fp1_m_ahb_rdata [26]
t 3 fp1_m_ahb_rdata [25]
t 3 fp1_m_ahb_rdata [24]
t 3 fp1_m_ahb_rdata [23]
t 3 fp1_m_ahb_rdata [22]
t 3 fp1_m_ahb_rdata [21]
t 3 fp1_m_ahb_rdata [20]
t 3 fp1_m_ahb_rdata [19]
t 3 fp1_m_ahb_rdata [18]
t 3 fp1_m_ahb_rdata [17]
t 3 fp1_m_ahb_rdata [16]
t 3 fp1_m_ahb_rdata [15]
t 3 fp1_m_ahb_rdata [14]
t 3 fp1_m_ahb_rdata [13]
t 3 fp1_m_ahb_rdata [12]
t 3 fp1_m_ahb_rdata [11]
t 3 fp1_m_ahb_rdata [10]
t 3 fp1_m_ahb_rdata [9]
t 3 fp1_m_ahb_rdata [8]
t 3 fp1_m_ahb_rdata [7]
t 3 fp1_m_ahb_rdata [6]
t 3 fp1_m_ahb_rdata [5]
t 3 fp1_m_ahb_rdata [4]
t 3 fp1_m_ahb_rdata [3]
t 3 fp1_m_ahb_rdata [2]
t 3 fp1_m_ahb_rdata [1]
t 3 fp1_m_ahb_rdata [0]
t 3 fp1_s_ahb_mastlock 
t 3 fp1_s_ahb_prot [3]
t 3 fp1_s_ahb_prot [2]
t 3 fp1_s_ahb_prot [1]
t 3 fp1_s_ahb_prot [0]
t 3 fp1_s_ahb_size [2]
t 3 fp1_s_ahb_size [1]
t 3 fp1_s_ahb_size [0]
t 3 fp1_s_ahb_sel 
t 3 fp1_s_ahb_addr [31]
t 3 fp1_s_ahb_addr [30]
t 3 fp1_s_ahb_addr [29]
t 3 fp1_s_ahb_addr [28]
t 3 fp1_s_ahb_addr [27]
t 3 fp1_s_ahb_addr [26]
t 3 fp1_s_ahb_addr [25]
t 3 fp1_s_ahb_addr [24]
t 3 fp1_s_ahb_addr [23]
t 3 fp1_s_ahb_addr [22]
t 3 fp1_s_ahb_addr [21]
t 3 fp1_s_ahb_addr [20]
t 3 fp1_s_ahb_addr [19]
t 3 fp1_s_ahb_addr [18]
t 3 fp1_s_ahb_addr [17]
t 3 fp1_s_ahb_addr [16]
t 3 fp1_s_ahb_addr [15]
t 3 fp1_s_ahb_addr [14]
t 3 fp1_s_ahb_addr [13]
t 3 fp1_s_ahb_addr [12]
t 3 fp1_s_ahb_addr [11]
t 3 fp1_s_ahb_addr [10]
t 3 fp1_s_ahb_addr [9]
t 3 fp1_s_ahb_addr [8]
t 3 fp1_s_ahb_addr [7]
t 3 fp1_s_ahb_addr [6]
t 3 fp1_s_ahb_addr [5]
t 3 fp1_s_ahb_addr [4]
t 3 fp1_s_ahb_addr [3]
t 3 fp1_s_ahb_addr [2]
t 3 fp1_s_ahb_addr [1]
t 3 fp1_s_ahb_addr [0]
t 3 fp1_s_ahb_write 
t 3 fp1_s_ahb_burst [2]
t 3 fp1_s_ahb_burst [1]
t 3 fp1_s_ahb_burst [0]
t 3 fp1_s_ahb_trans [1]
t 3 fp1_s_ahb_trans [0]
t 3 fp1_s_ahb_wdata [31]
t 3 fp1_s_ahb_wdata [30]
t 3 fp1_s_ahb_wdata [29]
t 3 fp1_s_ahb_wdata [28]
t 3 fp1_s_ahb_wdata [27]
t 3 fp1_s_ahb_wdata [26]
t 3 fp1_s_ahb_wdata [25]
t 3 fp1_s_ahb_wdata [24]
t 3 fp1_s_ahb_wdata [23]
t 3 fp1_s_ahb_wdata [22]
t 3 fp1_s_ahb_wdata [21]
t 3 fp1_s_ahb_wdata [20]
t 3 fp1_s_ahb_wdata [19]
t 3 fp1_s_ahb_wdata [18]
t 3 fp1_s_ahb_wdata [17]
t 3 fp1_s_ahb_wdata [16]
t 3 fp1_s_ahb_wdata [15]
t 3 fp1_s_ahb_wdata [14]
t 3 fp1_s_ahb_wdata [13]
t 3 fp1_s_ahb_wdata [12]
t 3 fp1_s_ahb_wdata [11]
t 3 fp1_s_ahb_wdata [10]
t 3 fp1_s_ahb_wdata [9]
t 3 fp1_s_ahb_wdata [8]
t 3 fp1_s_ahb_wdata [7]
t 3 fp1_s_ahb_wdata [6]
t 3 fp1_s_ahb_wdata [5]
t 3 fp1_s_ahb_wdata [4]
t 3 fp1_s_ahb_wdata [3]
t 3 fp1_s_ahb_wdata [2]
t 3 fp1_s_ahb_wdata [1]
t 3 fp1_s_ahb_wdata [0]
t 3 fp1_s_ahb_readyout 
t 3 fp1_s_ahb_resp 
t 3 fp1_s_ahb_rdata [31]
t 3 fp1_s_ahb_rdata [30]
t 3 fp1_s_ahb_rdata [29]
t 3 fp1_s_ahb_rdata [28]
t 3 fp1_s_ahb_rdata [27]
t 3 fp1_s_ahb_rdata [26]
t 3 fp1_s_ahb_rdata [25]
t 3 fp1_s_ahb_rdata [24]
t 3 fp1_s_ahb_rdata [23]
t 3 fp1_s_ahb_rdata [22]
t 3 fp1_s_ahb_rdata [21]
t 3 fp1_s_ahb_rdata [20]
t 3 fp1_s_ahb_rdata [19]
t 3 fp1_s_ahb_rdata [18]
t 3 fp1_s_ahb_rdata [17]
t 3 fp1_s_ahb_rdata [16]
t 3 fp1_s_ahb_rdata [15]
t 3 fp1_s_ahb_rdata [14]
t 3 fp1_s_ahb_rdata [13]
t 3 fp1_s_ahb_rdata [12]
t 3 fp1_s_ahb_rdata [11]
t 3 fp1_s_ahb_rdata [10]
t 3 fp1_s_ahb_rdata [9]
t 3 fp1_s_ahb_rdata [8]
t 3 fp1_s_ahb_rdata [7]
t 3 fp1_s_ahb_rdata [6]
t 3 fp1_s_ahb_rdata [5]
t 3 fp1_s_ahb_rdata [4]
t 3 fp1_s_ahb_rdata [3]
t 3 fp1_s_ahb_rdata [2]
t 3 fp1_s_ahb_rdata [1]
t 3 fp1_s_ahb_rdata [0]
t 3 clk_eth_tx 
t 936 fp2soc_rst_n 
t 3 fp_INTNMI [15]
t 3 fp_INTNMI [14]
t 3 fp_INTNMI [13]
t 3 fp_INTNMI [12]
t 3 fp_INTNMI [11]
t 3 fp_INTNMI [10]
t 3 fp_INTNMI [9]
t 3 fp_INTNMI [8]
t 3 fp_INTNMI [7]
t 3 fp_INTNMI [6]
t 3 fp_INTNMI [5]
t 3 fp_INTNMI [4]
t 3 fp_INTNMI [3]
t 3 fp_INTNMI [2]
t 3 fp_INTNMI [1]
t 3 fp_INTNMI [0]
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 710 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 661 di 
t 715 a_sr 
t 946 mclk_b 
t 599 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 713 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1524 di 
t 1555 a_sr 
t 1087 mclk_b 
t 733 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 927 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 81 di 
t 533 a_sr 
t 49 mclk_b 
t 1300 sclk 
t 1356 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 590 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 590 di 
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 589 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 589 di 
t 197 a_sr 
t 149 mclk_b 
t 1401 sclk 
t 641 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 588 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 400 di 
t 196 a_sr 
t 148 mclk_b 
t 1400 sclk 
t 639 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 587 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 346 di 
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[6].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1842 sh [1]
t 94 sh [0]
t 654 a_sr 
t 552 mclk_b 
t 230 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 574 rc [1]
t 575 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1042 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1179 di 
t 517 a_sr 
t 1089 mclk_b 
t 736 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1043 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1034 di 
t 1555 a_sr 
t 1087 mclk_b 
t 733 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_colorgen_h_cnt__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 687 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 485 di 
t 1138 a_sr 
t 315 mclk_b 
t 1562 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 897 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 897 di 
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 898 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1503 di 
t 467 a_sr 
t 1084 mclk_b 
t 726 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[11] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 900 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 619 di 
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1319 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 138 di 
t 812 a_sr 
t 1231 mclk_b 
t 915 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1173 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1018 di 
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u269_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[12] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1174 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 926 di 
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 37 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 670 di 
t 602 a_sr 
t 203 mclk_b 
t 1464 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_dma_start_xfer_prev__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 36 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 536 di 
t 605 a_sr 
t 579 mclk_b 
t 270 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1843 sh [1]
t 272 sh [0]
t 693 a_sr 
t 281 mclk_b 
t 1534 sclk 
t 226 clk 
t 1303 en 
t 936 sr 
t 907 rc [1]
t 908 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1500 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 482 di 
t 1138 a_sr 
t 315 mclk_b 
t 1562 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[13] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1499 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1209 di 
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u263_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 109 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 325 di 
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 334 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1190 di 
t 812 a_sr 
t 1231 mclk_b 
t 915 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u259_inst M7S_IO_VREF
p cfg_nc 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 1
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal_1 1'b0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal_0 1'b0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[14] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 189 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1530 di 
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 397 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 595 di 
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 600 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 146 di 
t 516 a_sr 
t 1090 mclk_b 
t 737 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u253_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 0
p cfg_dqsr_rstn_sel 0
p cfg_clkpol_sel 0
p pdn_cfg 0
p bypassn_cfg_90 0
p ssel1_90 0
p lfm_90 0
p vcsel_90 0
p bypassn_cfg_0 0
p ssel1_0 0
p lfm_0 0
p vcsel_0 0
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[15] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 500 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 235 di 
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 697 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 902 di 
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 910 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 680 di 
t 516 a_sr 
t 1090 mclk_b 
t 737 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_display_before_bmp__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1844 sh [1]
t 1323 sh [0]
t 864 a_sr 
t 618 mclk_b 
t 313 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 776 rc [1]
t 777 rc [0]
]
[ u_sdram_to_RGB_de_o__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 378 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 499 di 
t 1565 a_sr 
t 601 mclk_b 
t 297 sclk 
t 379 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[16] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 796 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 528 di 
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1031 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1180 di 
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1193 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1198 di 
t 516 a_sr 
t 1090 mclk_b 
t 737 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[6].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 795 sh [1]
t 1845 sh [0]
t 101 a_sr 
t 1523 mclk_b 
t 1165 sclk 
t 226 clk 
t 1303 en 
t 936 sr 
t 347 rc [1]
t 348 rc [0]
]
[ dedicated_io_cell_u243_inst M7S_IO_CAL
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 1
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 0
p tpu_cfg_0 0
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 1
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 0
p cfg_sclk_en_0 0
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 0
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_out [4]
t 3 NDR_out [3]
t 3 NDR_out [2]
t 3 NDR_out [1]
t 3 NDR_out [0]
t 3 PDR_out [4]
t 3 PDR_out [3]
t 3 PDR_out [2]
t 3 PDR_out [1]
t 3 PDR_out [0]
t 3 TPD_out [7]
t 3 TPD_out [6]
t 3 TPD_out [5]
t 3 TPD_out [4]
t 3 TPD_out [3]
t 3 TPD_out [2]
t 3 TPD_out [1]
t 3 TPD_out [0]
t 3 TPU_out [7]
t 3 TPU_out [6]
t 3 TPU_out [5]
t 3 TPU_out [4]
t 3 TPU_out [3]
t 3 TPU_out [2]
t 3 TPU_out [1]
t 3 TPU_out [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 cal_done 
t 3 cal_start 
t 3 PAD1 
t 3 PAD0 
]
[ dedicated_io_cell_u240_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 0
p term_pd_en_1 0
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 0
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 0
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 1
p cfg_gsclk90_inv_1 1
p cfg_gsclk180_inv_1 1
p cfg_gsclk270_inv_1 1
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 0
p term_pd_en_0 0
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 0
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 0
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 1
p cfg_gsclk90_inv_0 1
p cfg_gsclk180_inv_0 1
p cfg_gsclk270_inv_0 1
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 1
p cfg_dqs_0 1
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[17] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1095 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 831 di 
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1302 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1505 di 
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1512 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 152 di 
t 516 a_sr 
t 1090 mclk_b 
t 737 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[18] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1380 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1119 di 
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1592 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 193 di 
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1846 sh [1]
t 1318 sh [0]
t 629 a_sr 
t 623 mclk_b 
t 320 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 404 rc [1]
t 405 rc [0]
]
[ io_cell_spi_ssn_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2
p cfg_oen_inv_1 0
p cfg_oen_sel_1 1
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 0
p pdr_cfg_1 8
p ndr_cfg_1 8
p rx_dig_en_cfg_1 1'b0
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1'b0
p cfg_sclk_inv_0 1'b0
p cfg_sclk_gate_sel_0 1'b0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 1'b0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 1'b0
p cfg_oen_rstn_en_0 1'b0
p cfg_od_rstn_en_0 1'b0
p cfg_id_rstn_en_0 1'b0
p cfg_setn_inv_0 1'b0
p cfg_oen_setn_en_0 1'b0
p cfg_od_setn_en_0 1'b0
p cfg_id_setn_en_0 1'b0
p cfg_txd0_inv_0 1'b0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 1'b0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 4'h0
p out_del_0 4'h0
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 1847 od_d_1 [3]
t 1848 od_d_1 [2]
t 1849 od_d_1 [1]
t 106 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 15 PAD1 
t 3 PAD0 
]
[ dedicated_io_cell_u229_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[19] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 92 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1407 di 
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[20] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 93 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1406 di 
t 662 a_sr 
t 930 mclk_b 
t 592 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 314 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 506 di 
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_de_i_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1344 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 793 di 
t 605 a_sr 
t 579 mclk_b 
t 270 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u223_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 1
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 3
p cfg_dqsr_rstn_sel 1
p cfg_clkpol_sel 0
p pdn_cfg 1
p bypassn_cfg_90 1
p ssel1_90 2
p lfm_90 1
p vcsel_90 1
p bypassn_cfg_0 1
p ssel1_0 0
p lfm_0 1
p vcsel_0 1
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[21] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 384 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 121 di 
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_buffer_wr_sel__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 385 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 794 di 
t 503 a_sr 
t 1542 mclk_b 
t 1186 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 581 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 801 di 
t 190 a_sr 
t 1362 mclk_b 
t 1051 sclk 
t 554 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1850 sh [1]
t 790 sh [0]
t 357 a_sr 
t 477 mclk_b 
t 132 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 923 rc [1]
t 924 rc [0]
]
[ dedicated_io_cell_u219_inst M7S_IO_DQS
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 1
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_test_en_1 0
p cfg_userio_en_1 0
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 1
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_d_en_1 0
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_test_en_0 0
p cfg_userio_en_0 0
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 1
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 0
p cfg_d_en_0 0
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p cfg_nc_dqs 0
p cfg_burst_len 3
p cfg_dqsr_rstn_sel 1
p cfg_clkpol_sel 0
p pdn_cfg 1
p bypassn_cfg_90 1
p ssel1_90 2
p lfm_90 1
p vcsel_90 1
p bypassn_cfg_0 1
p ssel1_0 0
p lfm_0 1
p vcsel_0 1
t 3 clkpol_o 
t 3 dqsr90_o 
t 3 dqsr_en 
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 clkpol_user 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 dqsr_en_rstn 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_de_i_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 63 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1344 di 
t 605 a_sr 
t 579 mclk_b 
t 270 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[22] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 684 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 412 di 
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr_r__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 892 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1098 di 
t 503 a_sr 
t 1542 mclk_b 
t 1186 sclk 
t 1099 shift 
t 3 up_i 
t 3 down_i 
]
[ dedicated_io_cell_u213_inst M7S_IO_DDR
p cfg_nc 0
p cfg_use_cal1_1 0
p cfg_use_cal1_0 0
p para_ref 0
p seri_ref 0
p manual_en 0
p vref_en 0
p vref_sel 0
p odt_cfg_1 1
p ns_lv_cfg_1 0
p pdr_cfg_1 7
p ndr_cfg_1 7
p keep_cfg_1 0
p term_pu_en_1 1
p term_pd_en_1 1
p rx_dig_en_cfg_1 0
p rx_hstl_sstl_en_cfg_1 1
p tpd_cfg_1 63
p tpu_cfg_1 63
p cfg_trm_1 0
p cfg_trm_sel_1 1
p in_del_1 0
p out_del_1 0
p cfg_userio_en_1 1
p cfg_use_cal0_1 0
p cfg_fclk_inv_1 0
p cfg_gsclk_inv_1 0
p cfg_gsclk90_inv_1 0
p cfg_gsclk180_inv_1 0
p cfg_gsclk270_inv_1 0
p cfg_fclk_gate_sel_1 0
p cfg_sclk_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_ddr_1 1
p cfg_id_sel_1 1
p cfg_oen_inv_1 0
p cfg_oen_sel_1 3
p cfg_dqs_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 0
p cfg_d_en_1 1
p cfg_clkout_sel_1 0
p cfg_sclk_out_1 0
p cfg_od_sel_1 3
p odt_cfg_0 1
p ns_lv_cfg_0 0
p pdr_cfg_0 7
p ndr_cfg_0 7
p keep_cfg_0 0
p term_pu_en_0 1
p term_pd_en_0 1
p rx_dig_en_cfg_0 0
p rx_hstl_sstl_en_cfg_0 1
p tpd_cfg_0 63
p tpu_cfg_0 63
p cfg_trm_0 0
p cfg_trm_sel_0 1
p in_del_0 0
p out_del_0 0
p cfg_userio_en_0 1
p cfg_use_cal0_0 0
p cfg_fclk_inv_0 0
p cfg_gsclk_inv_0 0
p cfg_gsclk90_inv_0 0
p cfg_gsclk180_inv_0 0
p cfg_gsclk270_inv_0 0
p cfg_fclk_gate_sel_0 0
p cfg_sclk_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_ddr_0 1
p cfg_id_sel_0 1
p cfg_oen_inv_0 0
p cfg_oen_sel_0 3
p cfg_dqs_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 0
p cfg_d_en_0 1
p cfg_clkout_sel_0 0
p cfg_sclk_out_0 0
p cfg_od_sel_0 3
p ns_lv_fastestn_0 0
p ns_lv_fastestn_1 0
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 NDR_in [4]
t 3 NDR_in [3]
t 3 NDR_in [2]
t 3 NDR_in [1]
t 3 NDR_in [0]
t 3 PDR_in [4]
t 3 PDR_in [3]
t 3 PDR_in [2]
t 3 PDR_in [1]
t 3 PDR_in [0]
t 3 TPD_in [7]
t 3 TPD_in [6]
t 3 TPD_in [5]
t 3 TPD_in [4]
t 3 TPD_in [3]
t 3 TPD_in [2]
t 3 TPD_in [1]
t 3 TPD_in [0]
t 3 TPU_in [7]
t 3 TPU_in [6]
t 3 TPU_in [5]
t 3 TPU_in [4]
t 3 TPU_in [3]
t 3 TPU_in [2]
t 3 TPU_in [1]
t 3 TPU_in [0]
t 3 clk_0 
t 3 clk_1 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 clkpol_0 
t 3 clkpol_1 
t 3 dqsr90_0 
t 3 dqsr90_1 
t 3 gsclk270_in 
t 3 gsclk180_in 
t 3 gsclk90_in 
t 3 gsclk_in 
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 3 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1851 sh [1]
t 258 sh [0]
t 60 a_sr 
t 309 mclk_b 
t 1556 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1422 rc [1]
t 1423 rc [0]
]
[ io_cell_buttonIn2_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1
p keep_cfg_0 2'h0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 1852 id_q_1 [3]
t 1853 id_q_1 [2]
t 1854 id_q_1 [1]
t 586 id_q_1 [0]
t 1855 id_q_0 [3]
t 1856 id_q_0 [2]
t 1857 id_q_0 [1]
t 289 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 5 PAD1 
t 4 PAD0 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[23] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1017 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 709 di 
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_lvds_u_lvds_tx_clk M7S_IO_LVDS
p cfg_nc 0
p ldr_cfg 15
p rx_lvds_en_cfg 0
p term_diff_en_cfg 1
p lvds_tx_en_cfg 1
p cml_tx_en_cfg 0
p td_cfg 8
p cfg_gear_mode48 0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 0
p ns_lv_fastestn_1 0
p cfg_userio_en_1 0
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 1
p cfg_eclk_gate_sel_1 1
p cfg_eclk90_gate_sel_1 1
p cfg_sclk_en_1 1
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1
p cfg_eclk90_en_1 1
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1
p cfg_txd2_inv_1 1
p cfg_txd3_inv_1 0
p cfg_d_en_1 0
p cfg_sclk_out_1 0
p cfg_clkout_sel_1 0
p cfg_od_sel_1 0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 0
p cfg_gear_1 1
p cfg_slave_en_1 1
p cfg_id_sel_1 0
p ns_lv_cfg_1 0
p pdr_cfg_1 0
p ndr_cfg_1 0
p rx_dig_en_cfg_1 0
p keep_cfg_1 0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 0
p cfg_userio_en_0 0
p cfg_sclk_inv_0 0
p cfg_sclk_gate_sel_0 1
p cfg_eclk_gate_sel_0 1
p cfg_eclk90_gate_sel_0 1
p cfg_sclk_en_0 1
p cfg_fclk_en_0 0
p cfg_eclk_en_0 1
p cfg_eclk90_en_0 1
p cfg_rstn_inv_0 0
p cfg_oen_rstn_en_0 0
p cfg_od_rstn_en_0 0
p cfg_id_rstn_en_0 0
p cfg_setn_inv_0 0
p cfg_oen_setn_en_0 0
p cfg_od_setn_en_0 0
p cfg_id_setn_en_0 0
p cfg_txd0_inv_0 1
p cfg_txd1_inv_0 1
p cfg_txd2_inv_0 0
p cfg_txd3_inv_0 0
p cfg_d_en_0 0
p cfg_sclk_out_0 0
p cfg_clkout_sel_0 0
p cfg_od_sel_0 3
p cfg_oen_inv_0 0
p cfg_oen_sel_0 0
p cfg_gear_0 1
p cfg_slave_en_0 0
p cfg_id_sel_0 0
p ns_lv_cfg_0 0
p pdr_cfg_0 0
p ndr_cfg_0 0
p rx_dig_en_cfg_0 0
p keep_cfg_0 0
p in_del_0 0
p out_del_0 0
t 3 id_1 
t 3 id_0 
t 3 id_q_1 [3]
t 3 id_q_1 [2]
t 3 id_q_1 [1]
t 3 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 936 align_rstn 
t 521 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 1437 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 512 clk_0 
t 512 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 8 PAD1 
t 9 PAD0 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 256 sh [1]
t 1858 sh [0]
t 513 a_sr 
t 835 mclk_b 
t 501 sclk 
t 226 clk 
t 1303 en 
t 936 sr 
t 799 rc [1]
t 800 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1248 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1248 di 
t 881 a_sr 
t 809 mclk_b 
t 481 sclk 
t 1200 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[24] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1249 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1039 di 
t 662 a_sr 
t 930 mclk_b 
t 592 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg.lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1859 sh [1]
t 1123 sh [0]
t 1097 a_sr 
t 406 mclk_b 
t 86 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 1268 rc [1]
t 1269 rc [0]
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1575 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1575 di 
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[25] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1576 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1314 di 
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1438 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 396 di 
t 1064 a_sr 
t 571 mclk_b 
t 254 sclk 
t 390 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 293 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 293 di 
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 290 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 415 di 
t 1461 a_sr 
t 1137 mclk_b 
t 821 sclk 
t 689 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[26] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 291 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 32 di 
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_buffer_rd_sel__reg REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 292 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 570 di 
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R10_ble1_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 153 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1475 di 
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 925 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 569 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 569 di 
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 567 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 710 di 
t 178 a_sr 
t 1324 mclk_b 
t 1022 sclk 
t 1207 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[27] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 568 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 329 di 
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R11_ble2_const CONST
p sel 1
t 3 out 
]
[ C25R19_ble3_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 469 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1012 di 
t 467 a_sr 
t 1084 mclk_b 
t 726 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 876 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 876 di 
t 489 a_sr 
t 1501 mclk_b 
t 1149 sclk 
t 162 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[28] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 878 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 597 di 
t 662 a_sr 
t 930 mclk_b 
t 592 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 877 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1042 di 
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C19R17_ble0_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 739 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 471 di 
t 1138 a_sr 
t 315 mclk_b 
t 1562 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1155 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1155 di 
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[29] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1158 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 905 di 
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[30] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1157 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 906 di 
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1156 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1319 di 
t 1370 a_sr 
t 408 mclk_b 
t 89 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R11_ble1_const CONST
p sel 1
t 3 out 
]
[ C25R19_ble2_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_addr_cnt__reg[10] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 200 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 186 di 
t 1397 a_sr 
t 126 mclk_b 
t 1387 sclk 
t 360 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1061 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 933 di 
t 858 a_sr 
t 122 mclk_b 
t 1383 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1456 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1456 di 
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[31] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1453 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1185 di 
t 1370 a_sr 
t 408 mclk_b 
t 89 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1454 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 37 di 
t 662 a_sr 
t 930 mclk_b 
t 592 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1342 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 417 di 
t 1433 a_sr 
t 716 mclk_b 
t 388 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C25R19_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 168 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 168 di 
t 1369 a_sr 
t 410 mclk_b 
t 90 sclk 
t 175 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[5] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 167 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 334 di 
t 1370 a_sr 
t 408 mclk_b 
t 89 sclk 
t 174 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf LBUF
p is_en_used "true"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1860 sh [1]
t 1462 sh [0]
t 41 a_sr 
t 380 mclk_b 
t 56 sclk 
t 226 clk 
t 31 en 
t 936 sr 
t 1243 rc [1]
t 1244 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 59 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1513 di 
t 196 a_sr 
t 148 mclk_b 
t 1400 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R12_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 479 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 479 di 
t 377 a_sr 
t 769 mclk_b 
t 444 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R11_ble0_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[6] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 478 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 600 di 
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C25R19_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 356 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1027 di 
t 654 a_sr 
t 552 mclk_b 
t 230 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 770 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 770 di 
t 377 a_sr 
t 769 mclk_b 
t 444 sclk 
t 1220 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[7] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 771 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 910 di 
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R12_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1861 sh [1]
t 1115 sh [0]
t 459 a_sr 
t 458 mclk_b 
t 108 sclk 
t 226 clk 
t 3 en 
t 936 sr 
t 222 rc [1]
t 223 rc [0]
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 628 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1460 di 
t 1507 a_sr 
t 1572 mclk_b 
t 1217 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[8] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1075 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1193 di 
t 662 a_sr 
t 930 mclk_b 
t 592 sclk 
t 179 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 325 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 310 di 
t 513 a_sr 
t 835 mclk_b 
t 501 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R13_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_emb_rdata_1_r__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 937 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 976 di 
t 1138 a_sr 
t 315 mclk_b 
t 1562 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_ahm_rdata_r__reg[9] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1358 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1512 di 
t 982 a_sr 
t 1110 mclk_b 
t 785 sclk 
t 707 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1357 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 742 di 
t 271 a_sr 
t 46 mclk_b 
t 1297 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_lvds_pll_u0 M7S_PLL
p cfg_nc 0
p cfg_ldo_cfg 0
p pll_sel "auto"
p pwrmode 1
p rst_pll_sel 0
p sel_fbpath 0
p pll_divm 90
p pll_divn 1
p pll_divc0 13
p pll_divc1 3
p pll_divc2 8
p pll_divc3 8
p pll_mken0 1
p pll_mken1 1
p pll_mken2 0
p pll_mken3 0
p pll_bps0 0
p pll_bps1 0
p pll_bps2 0
p pll_bps3 0
p pll_co0dly 0
p pll_co1dly 0
p pll_co2dly 0
p pll_co3dly 0
p pll_divmp 0
p pll_sel_c0phase 0
p pll_sel_c1phase 0
p pll_sel_c2phase 0
p pll_sel_c3phase 0
p dyn_pll_rst 0
p dyn_pll_pwrdown 0
p pll_mp_autor_en 0
p pll_lpf 0
p pll_vrsel 0
p pll_cpsel_cr 3
p pll_cpsel_fn 4
p pll_kvsel 3
p pll_fldd 3
p pll_force_lock 0
p pll_atest_en 0
p pll_dtest_en 0
p pll_atest_sel 0
p pll_dtest_sel 0
p pll_bp_dvdd12 0
p pll_divfb 0
p pll_cksel 0
p pll_ck_switch_en 0
p pll_lkd_tol 0
p pll_lkd_hold 0
p pll_ssen 0
p pll_ssrg 1
p pll_ssdivh 0
p pll_ssdivl 0
p pll_bk 0
p pll_fbck_del 0
p amux_sel 0
t 323 clkin0 
t 3 clkin1 
t 3 fbclkin 
t 3 pwrdown 
t 3 pllrst 
t 3 fp_pll_rst 
t 3 ACTIVECK 
t 3 CKBAD0 
t 3 CKBAD1 
t 512 clkout0 
t 1437 clkout1 
t 3 clkout2 
t 3 clkout3 
t 3 locked 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 595 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 509 di 
t 513 a_sr 
t 835 mclk_b 
t 501 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 73 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 979 di 
t 271 a_sr 
t 46 mclk_b 
t 1297 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[10].lbuf LBUF
p is_en_used "false"
p is_le_clk_inv "false"
p is_le_has_clk "true"
p le_lat_mode "false"
p le_sync_mode "false"
p le_sh0_always_en "false"
p le_sh1_always_en "false"
p is_le_en_not_inv "true"
p is_le_sr_inv "false"
p is_le_sh0_en_not_inv "true"
p is_le_sh1_en_not_inv "true"
t 1862 sh [1]
t 1455 sh [0]
t 719 a_sr 
t 1434 mclk_b 
t 1116 sclk 
t 512 clk 
t 3 en 
t 936 sr 
t 1196 rc [1]
t 1197 rc [0]
]
[ C35R13_ble0_const CONST
p sel 1
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 902 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 708 di 
t 513 a_sr 
t 835 mclk_b 
t 501 sclk 
t 256 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[2] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 369 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1160 di 
t 271 a_sr 
t 46 mclk_b 
t 1297 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1024 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 810 di 
t 135 a_sr 
t 1106 mclk_b 
t 782 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_bmp_fig_cnt__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1025 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 909 di 
t 1473 a_sr 
t 450 mclk_b 
t 102 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C35R14_ble1_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1180 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 922 di 
t 101 a_sr 
t 1523 mclk_b 
t 1165 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R13_ble0_const CONST
p sel 0
t 3 out 
]
[ u_sdram_to_RGB_emb_addr_rd__reg[3] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 650 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1379 di 
t 271 a_sr 
t 46 mclk_b 
t 1297 sclk 
t 714 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_rdata_0_r__reg[0] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 869 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 938 di 
t 1346 a_sr 
t 741 mclk_b 
t 409 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ io_cell_rstn_i_inst M7S_IO_LVDS
p cfg_nc 4'h0
p ldr_cfg 4'h0
p rx_lvds_en_cfg 1'b0
p term_diff_en_cfg 1'b0
p lvds_tx_en_cfg 1'b0
p cml_tx_en_cfg 1'b0
p td_cfg 4'h0
p cfg_gear_mode48 1'b0
p cfg_gear_mode7 1
p cfg_algn_rsn_sel 1'b0
p ns_lv_fastestn_1 1'b0
p cfg_userio_en_1 1
p cfg_sclk_inv_1 0
p cfg_sclk_gate_sel_1 0
p cfg_eclk_gate_sel_1 1'b0
p cfg_eclk90_gate_sel_1 1'b0
p cfg_sclk_en_1 1'b0
p cfg_fclk_en_1 0
p cfg_eclk_en_1 1'b0
p cfg_eclk90_en_1 1'b0
p cfg_rstn_inv_1 0
p cfg_oen_rstn_en_1 0
p cfg_od_rstn_en_1 0
p cfg_id_rstn_en_1 0
p cfg_setn_inv_1 0
p cfg_oen_setn_en_1 0
p cfg_od_setn_en_1 0
p cfg_id_setn_en_1 0
p cfg_txd0_inv_1 0
p cfg_txd1_inv_1 1'b0
p cfg_txd2_inv_1 1'b0
p cfg_txd3_inv_1 1'b0
p cfg_d_en_1 1'b0
p cfg_sclk_out_1 1'b0
p cfg_clkout_sel_1 1'b0
p cfg_od_sel_1 2'h0
p cfg_oen_inv_1 0
p cfg_oen_sel_1 2'h0
p cfg_gear_1 1'b0
p cfg_slave_en_1 1'b0
p cfg_id_sel_1 1'b0
p ns_lv_cfg_1 2'h0
p pdr_cfg_1 4'h0
p ndr_cfg_1 4'h0
p rx_dig_en_cfg_1 1
p keep_cfg_1 2'h0
p in_del_1 0
p out_del_1 0
p ns_lv_fastestn_0 1'b0
p cfg_userio_en_0 1'b0
p cfg_sclk_inv_0 1'b0
p cfg_sclk_gate_sel_0 1'b0
p cfg_eclk_gate_sel_0 1'b0
p cfg_eclk90_gate_sel_0 1'b0
p cfg_sclk_en_0 1'b0
p cfg_fclk_en_0 1'b0
p cfg_eclk_en_0 1'b0
p cfg_eclk90_en_0 1'b0
p cfg_rstn_inv_0 1'b0
p cfg_oen_rstn_en_0 1'b0
p cfg_od_rstn_en_0 1'b0
p cfg_id_rstn_en_0 1'b0
p cfg_setn_inv_0 1'b0
p cfg_oen_setn_en_0 1'b0
p cfg_od_setn_en_0 1'b0
p cfg_id_setn_en_0 1'b0
p cfg_txd0_inv_0 1'b0
p cfg_txd1_inv_0 1'b0
p cfg_txd2_inv_0 1'b0
p cfg_txd3_inv_0 1'b0
p cfg_d_en_0 1'b0
p cfg_sclk_out_0 1'b0
p cfg_clkout_sel_0 1'b0
p cfg_od_sel_0 2'h0
p cfg_oen_inv_0 1'b0
p cfg_oen_sel_0 2'h0
p cfg_gear_0 1'b0
p cfg_slave_en_0 1'b0
p cfg_id_sel_0 1'b0
p ns_lv_cfg_0 2'h0
p pdr_cfg_0 4'h0
p ndr_cfg_0 4'h0
p rx_dig_en_cfg_0 1'b0
p keep_cfg_0 2'h0
p in_del_0 4'h0
p out_del_0 4'h0
t 3 id_1 
t 3 id_0 
t 1863 id_q_1 [3]
t 1864 id_q_1 [2]
t 1865 id_q_1 [1]
t 1336 id_q_1 [0]
t 3 id_q_0 [3]
t 3 id_q_0 [2]
t 3 id_q_0 [1]
t 3 id_q_0 [0]
t 3 align_rstn 
t 3 alignwd 
t 3 clk_en_1 
t 3 clk_en_0 
t 3 io_reg_clk 
t 3 geclk 
t 3 geclk90 
t 3 geclk180 
t 3 geclk270 
t 3 od_d_1 [3]
t 3 od_d_1 [2]
t 3 od_d_1 [1]
t 3 od_d_1 [0]
t 3 od_d_0 [3]
t 3 od_d_0 [2]
t 3 od_d_0 [1]
t 3 od_d_0 [0]
t 3 oen_1 
t 3 oen_0 
t 3 clk_0 
t 3 clk_1 
t 3 rstn_0 
t 3 rstn_1 
t 3 setn_0 
t 3 setn_1 
t 11 PAD1 
t 3 PAD0 
]
[ u_sdram_to_RGB_emb_rdata_r__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1293 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 678 di 
t 135 a_sr 
t 1106 mclk_b 
t 782 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_bmp_fig_cnt__reg[1] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1294 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1333 di 
t 1169 a_sr 
t 274 mclk_b 
t 1529 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ u_sdram_to_RGB_emb_addr_wr__reg[4] REGS
p preset 0
p ignore_shift "true"
p use_reg_fdbk "false"
p shift_direct "up"
t 1505 qx 
t 3 qs 
t 3 up_o 
t 3 down_o 
t 1343 di 
t 693 a_sr 
t 281 mclk_b 
t 1534 sclk 
t 3 shift 
t 3 up_i 
t 3 down_i 
]
[ C29R14_ble1_const CONST
p sel 1
t 3 out 
]
)