<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1467" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1467{left:782px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1467{left:827px;bottom:68px;letter-spacing:0.12px;}
#t3_1467{left:445px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_1467{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_1467{left:122px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.77px;}
#t6_1467{left:70px;bottom:1045px;}
#t7_1467{left:96px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t8_1467{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t9_1467{left:96px;bottom:1007px;}
#ta_1467{left:122px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_1467{left:122px;bottom:990px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_1467{left:70px;bottom:967px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#td_1467{left:70px;bottom:950px;letter-spacing:-0.15px;word-spacing:-1.31px;}
#te_1467{left:70px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tf_1467{left:70px;bottom:917px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_1467{left:70px;bottom:894px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#th_1467{left:70px;bottom:877px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ti_1467{left:70px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_1467{left:70px;bottom:843px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_1467{left:70px;bottom:820px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tl_1467{left:70px;bottom:804px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tm_1467{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_1467{left:70px;bottom:764px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#to_1467{left:70px;bottom:747px;letter-spacing:-0.16px;word-spacing:-1.09px;}
#tp_1467{left:70px;bottom:730px;letter-spacing:-0.22px;word-spacing:-1.05px;}
#tq_1467{left:70px;bottom:713px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tr_1467{left:70px;bottom:690px;letter-spacing:-0.3px;word-spacing:-0.35px;}
#ts_1467{left:70px;bottom:668px;letter-spacing:-0.25px;word-spacing:-0.37px;}
#tt_1467{left:70px;bottom:645px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_1467{left:70px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tv_1467{left:70px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_1467{left:70px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tx_1467{left:70px;bottom:536px;letter-spacing:0.13px;}
#ty_1467{left:152px;bottom:536px;letter-spacing:0.14px;word-spacing:0.01px;}
#tz_1467{left:70px;bottom:486px;letter-spacing:-0.09px;}
#t10_1467{left:156px;bottom:486px;letter-spacing:-0.12px;}
#t11_1467{left:70px;bottom:464px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_1467{left:70px;bottom:447px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_1467{left:70px;bottom:430px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t14_1467{left:70px;bottom:407px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t15_1467{left:70px;bottom:390px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t16_1467{left:70px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t17_1467{left:70px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_1467{left:70px;bottom:334px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#t19_1467{left:70px;bottom:317px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1a_1467{left:70px;bottom:294px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1b_1467{left:70px;bottom:268px;}
#t1c_1467{left:96px;bottom:271px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1d_1467{left:70px;bottom:245px;}
#t1e_1467{left:96px;bottom:248px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1f_1467{left:96px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1g_1467{left:70px;bottom:205px;}
#t1h_1467{left:96px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_1467{left:70px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_1467{left:70px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1k_1467{left:70px;bottom:146px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1l_1467{left:70px;bottom:129px;letter-spacing:-0.14px;word-spacing:-0.49px;}

.s1_1467{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1467{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1467{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1467{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1467{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1467{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1467" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1467Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1467" style="-webkit-user-select: none;"><object width="935" height="1210" data="1467/1467.svg" type="image/svg+xml" id="pdf1467" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1467" class="t s1_1467">Vol. 3D </span><span id="t2_1467" class="t s1_1467">39-7 </span>
<span id="t3_1467" class="t s2_1467">INTEL® SGX INTERACTIONS WITH IA32 AND INTEL® 64 ARCHITECTURE </span>
<span id="t4_1467" class="t s3_1467">modify the behavior of the legacy ISA software. If such features are enabled for enclaves that do not </span>
<span id="t5_1467" class="t s3_1467">understand those features, then such a configuration could lead to a compromise of the enclave's security. </span>
<span id="t6_1467" class="t s4_1467">• </span><span id="t7_1467" class="t s3_1467">The processor extended states that are enabled inside the enclave must form an integral part of the enclave's </span>
<span id="t8_1467" class="t s3_1467">identity. This requirement has two implications: </span>
<span id="t9_1467" class="t s3_1467">— </span><span id="ta_1467" class="t s3_1467">Service providers may decide to assign different trust level to the same enclave depending on the ISA </span>
<span id="tb_1467" class="t s3_1467">features the enclave is using. </span>
<span id="tc_1467" class="t s3_1467">To meet these requirements, the Intel SGX architecture defines a sub-field called X-Feature Request Mask (XFRM) </span>
<span id="td_1467" class="t s3_1467">in the ATTRIBUTES field of the SECS. On enclave creation (ENCLS[ECREATE] leaf function), the required SSA frame </span>
<span id="te_1467" class="t s3_1467">size is calculated by the processor from the list of enabled extended and miscellaneous states and verified against </span>
<span id="tf_1467" class="t s3_1467">the actual SSA frame size defined by SECS.SSAFRAMESIZE. </span>
<span id="tg_1467" class="t s3_1467">On enclave entry, after verifying that XFRM is only enabling features that are already enabled in XCR0, the value in </span>
<span id="th_1467" class="t s3_1467">the XCR0 is saved internally by the processor, and is replaced by the XFRM. On enclave exit, the original value of </span>
<span id="ti_1467" class="t s3_1467">XCR0 is restored. Consequently, while inside the enclave, the processor extended states enabled in XFRM are in </span>
<span id="tj_1467" class="t s3_1467">enabled state, and those that are disabled in XFRM are in disabled state. </span>
<span id="tk_1467" class="t s3_1467">The entire ATTRIBUTES field, including the XFRM subfield is integral part of enclave's identity (i.e., its value is </span>
<span id="tl_1467" class="t s3_1467">included in reports generated by ENCLU[EREPORT], and select bits from this field can be included in key-derivation </span>
<span id="tm_1467" class="t s3_1467">for keys obtained via the ENCLU[EGETKEY] leaf function). </span>
<span id="tn_1467" class="t s3_1467">Enclave developers can create their enclave to work with certain features and fallback to another code path in case </span>
<span id="to_1467" class="t s3_1467">those features aren't available (e.g., optimize for AVX and fallback to SSE). For this purpose Intel SGX provides the </span>
<span id="tp_1467" class="t s3_1467">following fields in SIGSTRUCT: ATTRIBUTES, ATTRIBUTESMASK, MISCSELECT, and MISCMASK. EINIT ensures that </span>
<span id="tq_1467" class="t s3_1467">the final SECS.ATTRIBUTES and SECS.MISCSELECT comply with the enclave developer's requirements as follows: </span>
<span id="tr_1467" class="t s3_1467">SIGSTRUCT.ATTRIBUTES &amp; SIGSTRUCT.ATTRIBUTEMASK = SECS.ATTRIBUTES &amp; SIGSTRUCT.ATTRIBUTEMASK </span>
<span id="ts_1467" class="t s3_1467">SIGSTRUCT.MISCSELECT &amp; SIGSTRUCT.MISCMASK = SECS.MISCSELECT &amp; SIGSTRUCT.MISCMASK. </span>
<span id="tt_1467" class="t s3_1467">On an asynchronous enclave exit, the processor extended states enabled by XFRM are saved in the current SSA </span>
<span id="tu_1467" class="t s3_1467">frame, and overwritten by synthetic state (see Section 37.3 for the definition of the synthetic state). When the </span>
<span id="tv_1467" class="t s3_1467">interrupted enclave is resumed via the ENCLU[ERESUME] leaf function, the saved state for processor extended </span>
<span id="tw_1467" class="t s3_1467">states enabled by XFRM is restored. </span>
<span id="tx_1467" class="t s5_1467">39.7.2 </span><span id="ty_1467" class="t s5_1467">Relevant Fields in Various Data Structures </span>
<span id="tz_1467" class="t s6_1467">39.7.2.1 </span><span id="t10_1467" class="t s6_1467">SECS.ATTRIBUTES.XFRM </span>
<span id="t11_1467" class="t s3_1467">The ATTRIBUTES field of the SECS data structure (see Section 35.7) contains a sub-field called XSAVE-Feature </span>
<span id="t12_1467" class="t s3_1467">Request Mask (XFRM). Software populates this field at the time of enclave creation according to the features that </span>
<span id="t13_1467" class="t s3_1467">are enabled by the operating system and approved by the enclave developer. </span>
<span id="t14_1467" class="t s3_1467">Intel SGX architecture guarantees that during enclave execution, the processor extended state configuration of the </span>
<span id="t15_1467" class="t s3_1467">processor is identical to what is required by the XFRM sub-field. All the processor extended states enabled in XFRM </span>
<span id="t16_1467" class="t s3_1467">are saved on AEX from the enclave and restored on ERESUME. </span>
<span id="t17_1467" class="t s3_1467">The XFRM sub-field has the same layout as XCR0, and has consistency requirements that are similar to those for </span>
<span id="t18_1467" class="t s3_1467">XCR0. Specifically, the consistency requirements on XFRM values depend on the processor implementation and the </span>
<span id="t19_1467" class="t s3_1467">set of features enabled in CR4. </span>
<span id="t1a_1467" class="t s3_1467">Legal values for SECS.ATTRIBUTES.XFRM conform to these requirements: </span>
<span id="t1b_1467" class="t s4_1467">• </span><span id="t1c_1467" class="t s3_1467">XFRM[1:0] must be set to 0x3. </span>
<span id="t1d_1467" class="t s4_1467">• </span><span id="t1e_1467" class="t s3_1467">If the processor does not support XSAVE, or if the system software has not enabled XSAVE, then XFRM[63:2] </span>
<span id="t1f_1467" class="t s3_1467">must be zero. </span>
<span id="t1g_1467" class="t s4_1467">• </span><span id="t1h_1467" class="t s3_1467">If the processor does support XSAVE, XFRM must contain a value that would be legal if loaded into XCR0. </span>
<span id="t1i_1467" class="t s3_1467">The various consistency requirements are enforced at different times in the enclave's life cycle, and the exact </span>
<span id="t1j_1467" class="t s3_1467">enforcement mechanisms are elaborated in Section 39.7.3 through Section 39.7.6. </span>
<span id="t1k_1467" class="t s3_1467">On processors not supporting XSAVE, software should initialize XFRM to 0x3. On processors supporting XSAVE, </span>
<span id="t1l_1467" class="t s3_1467">software should initialize XFRM to be a subset of XCR0 that would be present at the time of enclave execution. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
