\doxysection{EMU\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_e_m_u___type_def}{}\label{struct_e_m_u___type_def}\index{EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a91883b389b4bffbcbf71b08edd8b7d40}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_af04a6a6084124c9050fadd9c20b2cde1}{MEMCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_af41ea9dcd13052787e89172f767b56cc}{LOCK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a51a734a0765014371d1404d0d4adebf4}{RESERVED0}} \mbox{[}6U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a0c1a606cd607620ab7d1ad57e60703ea}{AUXCTRL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a0703e1d6fbeb0875f0c434d504ebc928}{RESERVED1}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_ad388f385090e0d4749b1ba7e6b43c8b7}{EM4\+CONF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_ac1da315b3941f833d3e2d1961db010c1}{BUCTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a667eca068dbdc7e8601035e77f7433ca}{PWRCONF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_aee173e0dc7c25e74080d3897ac96504a}{BUINACT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a89f0e7b3159cbad1e8f671369001234a}{BUACT}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a254245e4004ceba676f62dad40dc33e2}{STATUS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_ab4ff2548cb19bcd765e197de2a90643f}{ROUTE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_abd5cb50642ef35a195461725c3dced49}{IF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_aba8af344f0147d1558aabbd8488f316a}{IFS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a4193435f97421bd5bc80dedd3ba8f20b}{IFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_adb9de8571390cf82c46df6e334471931}{IEN}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a5242bbd84bc433928b9078df2c4327f5}{BUBODBUVINCAL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_e_m_u___type_def_a2047713d807aad02d3eb3b67741b03b9}{BUBODUNREGCAL}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_e_m_u___type_def_a0c1a606cd607620ab7d1ad57e60703ea}\index{EMU\_TypeDef@{EMU\_TypeDef}!AUXCTRL@{AUXCTRL}}
\index{AUXCTRL@{AUXCTRL}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AUXCTRL}{AUXCTRL}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a0c1a606cd607620ab7d1ad57e60703ea} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+AUXCTRL}

Auxiliary Control Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_a89f0e7b3159cbad1e8f671369001234a}\index{EMU\_TypeDef@{EMU\_TypeDef}!BUACT@{BUACT}}
\index{BUACT@{BUACT}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BUACT}{BUACT}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a89f0e7b3159cbad1e8f671369001234a} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+BUACT}

Backup mode active configuration register ~\newline
 \Hypertarget{struct_e_m_u___type_def_a5242bbd84bc433928b9078df2c4327f5}\index{EMU\_TypeDef@{EMU\_TypeDef}!BUBODBUVINCAL@{BUBODBUVINCAL}}
\index{BUBODBUVINCAL@{BUBODBUVINCAL}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BUBODBUVINCAL}{BUBODBUVINCAL}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a5242bbd84bc433928b9078df2c4327f5} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+BUBODBUVINCAL}

BU\+\_\+\+VIN Backup BOD calibration ~\newline
 \Hypertarget{struct_e_m_u___type_def_a2047713d807aad02d3eb3b67741b03b9}\index{EMU\_TypeDef@{EMU\_TypeDef}!BUBODUNREGCAL@{BUBODUNREGCAL}}
\index{BUBODUNREGCAL@{BUBODUNREGCAL}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BUBODUNREGCAL}{BUBODUNREGCAL}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a2047713d807aad02d3eb3b67741b03b9} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+BUBODUNREGCAL}

Unregulated power Backup BOD calibration ~\newline
 \Hypertarget{struct_e_m_u___type_def_ac1da315b3941f833d3e2d1961db010c1}\index{EMU\_TypeDef@{EMU\_TypeDef}!BUCTRL@{BUCTRL}}
\index{BUCTRL@{BUCTRL}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BUCTRL}{BUCTRL}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_ac1da315b3941f833d3e2d1961db010c1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+BUCTRL}

Backup Power configuration register ~\newline
 \Hypertarget{struct_e_m_u___type_def_aee173e0dc7c25e74080d3897ac96504a}\index{EMU\_TypeDef@{EMU\_TypeDef}!BUINACT@{BUINACT}}
\index{BUINACT@{BUINACT}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BUINACT}{BUINACT}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_aee173e0dc7c25e74080d3897ac96504a} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+BUINACT}

Backup mode inactive configuration register ~\newline
 \Hypertarget{struct_e_m_u___type_def_a91883b389b4bffbcbf71b08edd8b7d40}\index{EMU\_TypeDef@{EMU\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a91883b389b4bffbcbf71b08edd8b7d40} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+CTRL}

Control Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_ad388f385090e0d4749b1ba7e6b43c8b7}\index{EMU\_TypeDef@{EMU\_TypeDef}!EM4CONF@{EM4CONF}}
\index{EM4CONF@{EM4CONF}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EM4CONF}{EM4CONF}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_ad388f385090e0d4749b1ba7e6b43c8b7} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+EM4\+CONF}

Energy mode 4 configuration register ~\newline
 \Hypertarget{struct_e_m_u___type_def_adb9de8571390cf82c46df6e334471931}\index{EMU\_TypeDef@{EMU\_TypeDef}!IEN@{IEN}}
\index{IEN@{IEN}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IEN}{IEN}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_adb9de8571390cf82c46df6e334471931} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+IEN}

Interrupt Enable Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_abd5cb50642ef35a195461725c3dced49}\index{EMU\_TypeDef@{EMU\_TypeDef}!IF@{IF}}
\index{IF@{IF}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IF}{IF}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_abd5cb50642ef35a195461725c3dced49} 
\+\_\+\+\_\+\+IM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+IF}

Interrupt Flag Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_a4193435f97421bd5bc80dedd3ba8f20b}\index{EMU\_TypeDef@{EMU\_TypeDef}!IFC@{IFC}}
\index{IFC@{IFC}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFC}{IFC}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a4193435f97421bd5bc80dedd3ba8f20b} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+IFC}

Interrupt Flag Clear Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_aba8af344f0147d1558aabbd8488f316a}\index{EMU\_TypeDef@{EMU\_TypeDef}!IFS@{IFS}}
\index{IFS@{IFS}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFS}{IFS}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_aba8af344f0147d1558aabbd8488f316a} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+IFS}

Interrupt Flag Set Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_af41ea9dcd13052787e89172f767b56cc}\index{EMU\_TypeDef@{EMU\_TypeDef}!LOCK@{LOCK}}
\index{LOCK@{LOCK}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LOCK}{LOCK}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_af41ea9dcd13052787e89172f767b56cc} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+LOCK}

Configuration Lock Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_af04a6a6084124c9050fadd9c20b2cde1}\index{EMU\_TypeDef@{EMU\_TypeDef}!MEMCTRL@{MEMCTRL}}
\index{MEMCTRL@{MEMCTRL}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MEMCTRL}{MEMCTRL}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_af04a6a6084124c9050fadd9c20b2cde1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+MEMCTRL}

Memory Control Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_a667eca068dbdc7e8601035e77f7433ca}\index{EMU\_TypeDef@{EMU\_TypeDef}!PWRCONF@{PWRCONF}}
\index{PWRCONF@{PWRCONF}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PWRCONF}{PWRCONF}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a667eca068dbdc7e8601035e77f7433ca} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+PWRCONF}

Power connection configuration register ~\newline
 \Hypertarget{struct_e_m_u___type_def_a51a734a0765014371d1404d0d4adebf4}\index{EMU\_TypeDef@{EMU\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a51a734a0765014371d1404d0d4adebf4} 
uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}6U\mbox{]}}

Reserved for future use \Hypertarget{struct_e_m_u___type_def_a0703e1d6fbeb0875f0c434d504ebc928}\index{EMU\_TypeDef@{EMU\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a0703e1d6fbeb0875f0c434d504ebc928} 
uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}1U\mbox{]}}

Reserved for future use \Hypertarget{struct_e_m_u___type_def_ab4ff2548cb19bcd765e197de2a90643f}\index{EMU\_TypeDef@{EMU\_TypeDef}!ROUTE@{ROUTE}}
\index{ROUTE@{ROUTE}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ROUTE}{ROUTE}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_ab4ff2548cb19bcd765e197de2a90643f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+ROUTE}

I/O Routing Register ~\newline
 \Hypertarget{struct_e_m_u___type_def_a254245e4004ceba676f62dad40dc33e2}\index{EMU\_TypeDef@{EMU\_TypeDef}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!EMU\_TypeDef@{EMU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \label{struct_e_m_u___type_def_a254245e4004ceba676f62dad40dc33e2} 
\+\_\+\+\_\+\+IM uint32\+\_\+t EMU\+\_\+\+Type\+Def\+::\+STATUS}

Status register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__emu_8h}{efm32gg\+\_\+emu.\+h}}\end{DoxyCompactItemize}
