{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1480367549168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1480367549168 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480367549308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480367549355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480367549355 ""}
{ "Error" "ECUT_CUT_PLL_COMPUTATION_FAILED" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E " "Can't implement PLL \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Error" "ECUT_CUT_YGR_PLL_CANNOT_ACHIEVE_RATIO" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "Can't implement clock multiplication and clock division parameter values for PLL \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\"" { { "Error" "ECUT_CUT_YGR_PLL_FAIL_REASON" "Post divider maximum count value exceeded. (Reduce division value or Fin frequency) " "Can't implement PLL because Post divider maximum count value exceeded. (Reduce division value or Fin frequency)" {  } {  } 0 15094 "Can't implement PLL because %1!s!" 0 0 "Design Software" 0 -1 1480367549449 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2969 14046 14942 0 0 ""}  }  } }  } 0 15093 "Can't implement clock multiplication and clock division parameter values for PLL \"%1!s!\"" 0 0 "Design Software" 0 -1 1480367549449 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 2 multiplication of 3 " "Can't achieve requested value multiplication of 2 for clock output pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 3" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2969 14046 14942 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1480367549449 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] division of 50000000 division of 256 " "Can't achieve requested value division of 50000000 for clock output pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 256" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2969 14046 14942 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1480367549449 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 3 256 0 0 " "Implementing clock multiplication of 3, clock division of 256, and phase shift of 0 degrees (0 ps) for pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2969 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367549449 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Student/adityasrinivasan/fpga-logo/src/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 2969 14046 14942 0 0 ""}  }  } }  } 0 15538 "Can't implement PLL \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367549449 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1501 14046 14942 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1480367549464 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1503 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480367549464 ""}  } { { "altpll.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Student/adityasrinivasan/fpga-logo/src/" { { 0 { 0 ""} 0 1501 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480367549464 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480367549761 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 16:12:29 2016 " "Processing ended: Mon Nov 28 16:12:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480367549761 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480367549761 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480367549761 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480367549761 ""}
