<stg><name>depthwise_conv2d_fix</name>


<trans_list>

<trans id="389" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="16" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.preheader.critedge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.critedge:1  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5:0  %out_h_0 = phi i5 [ 0, %.preheader5.preheader.critedge ], [ %out_h, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:1  %icmp_ln20 = icmp eq i5 %out_h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2  %empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:3  %out_h = add i5 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:4  br i1 %icmp_ln20, label %0, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %p_shl28_cast = zext i10 %p_shl to i11

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:2  %p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h_0, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:3  %p_shl29_cast = zext i6 %p_shl1 to i11

]]></Node>
<StgValue><ssdm name="p_shl29_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %tmp5_0_0_0 = sub i11 %p_shl28_cast, %p_shl29_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_0_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:5  %p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:6  %p_shl26_cast = zext i10 %p_shl2 to i11

]]></Node>
<StgValue><ssdm name="p_shl26_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:7  %p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="6">
<![CDATA[
.preheader.preheader:8  %p_shl27_cast = zext i6 %p_shl3 to i11

]]></Node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:9  %tmp5_0_1_0 = sub i11 %p_shl26_cast, %p_shl27_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_1_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:10  %tmp_0_2_0 = add i5 %out_h_0, 2

]]></Node>
<StgValue><ssdm name="tmp_0_2_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:11  %p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_0_2_0, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:12  %p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_0_2_0, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="6">
<![CDATA[
.preheader.preheader:13  %p_shl25_cast = zext i6 %p_shl5 to i10

]]></Node>
<StgValue><ssdm name="p_shl25_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:14  %tmp5_0_2_0 = sub i10 %p_shl4, %p_shl25_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_2_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:15  %p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:16  %p_shl23_cast = zext i7 %p_shl6 to i11

]]></Node>
<StgValue><ssdm name="p_shl23_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:17  %tmp7_0 = sub i11 %p_shl28_cast, %p_shl23_cast

]]></Node>
<StgValue><ssdm name="tmp7_0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:18  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0:0  %out_w_0_0 = phi i5 [ %add_ln21, %.preheader.1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0_0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.0:1  %icmp_ln21 = icmp eq i5 %out_w_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:3  br i1 %icmp_ln21, label %.preheader5.loopexit, label %.preheader.1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:1  %zext_ln28_14 = zext i5 %out_w_0_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:2  %add_ln28 = add i11 %zext_ln28_14, %tmp5_0_0_0

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:3  %sext_ln28_9 = sext i11 %add_ln28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_9"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:4  %zext_ln28_15 = zext i32 %sext_ln28_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_15"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:10  %or_ln28 = or i5 %out_w_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:12  %zext_ln28_52 = zext i5 %or_ln28 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_52"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:13  %add_ln28_1 = add i11 %tmp5_0_0_0, %zext_ln28_52

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:14  %sext_ln28_11 = sext i11 %add_ln28_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_11"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:15  %zext_ln28_16 = zext i32 %sext_ln28_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_16"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:16  %input_addr_269 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_16

]]></Node>
<StgValue><ssdm name="input_addr_269"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_194 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_194"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_194 = load i16* %input_addr_269, align 2

]]></Node>
<StgValue><ssdm name="input_load_194"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:21  %or_ln28_1 = or i5 %out_w_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:23  %zext_ln28_54 = zext i5 %or_ln28_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_54"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:24  %add_ln28_2 = add i11 %tmp5_0_0_0, %zext_ln28_54

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:25  %sext_ln28_13 = sext i11 %add_ln28_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_13"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:26  %zext_ln28_17 = zext i32 %sext_ln28_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_17"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:27  %input_addr_270 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_17

]]></Node>
<StgValue><ssdm name="input_addr_270"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:28  %input_load_195 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_195"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:34  %add_ln28_3 = add i11 %zext_ln28_14, %tmp5_0_1_0

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:35  %sext_ln28_15 = sext i11 %add_ln28_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_15"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:36  %zext_ln28_18 = zext i32 %sext_ln28_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_18"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:37  %input_addr_271 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_18

]]></Node>
<StgValue><ssdm name="input_addr_271"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:38  %input_load_196 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_196"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:7  %sext_ln28_10 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_10"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:8  %mul_ln28 = mul i30 %sext_ln28_10, -12554

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:9  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:18  %sext_ln28_12 = sext i16 %input_load_194 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_12"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:19  %mul_ln28_1 = mul i30 %sext_ln28_12, -12685

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:20  %trunc_ln28_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_1"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:28  %input_load_195 = load i16* %input_addr_270, align 2

]]></Node>
<StgValue><ssdm name="input_load_195"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:30  %sext_ln28 = sext i16 %input_load_195 to i28

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:31  %mul_ln28_2 = mul i28 %sext_ln28, 1933

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:32  %tmp = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_2, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:33  %sext_ln28_65 = sext i14 %tmp to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_65"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:38  %input_load_196 = load i16* %input_addr_271, align 2

]]></Node>
<StgValue><ssdm name="input_load_196"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:39  %sext_ln28_16 = sext i16 %input_load_196 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_16"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:40  %mul_ln28_3 = mul i30 %sext_ln28_16, -5322

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:41  %trunc_ln28_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_3, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_3"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:42  %add_ln28_4 = add i11 %tmp5_0_1_0, %zext_ln28_52

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:43  %sext_ln28_17 = sext i11 %add_ln28_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_17"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:44  %zext_ln28_19 = zext i32 %sext_ln28_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_19"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:45  %input_addr_272 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_19

]]></Node>
<StgValue><ssdm name="input_addr_272"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:46  %input_load_197 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_197"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:50  %add_ln28_5 = add i11 %tmp5_0_1_0, %zext_ln28_54

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:51  %sext_ln28_19 = sext i11 %add_ln28_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_19"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:52  %zext_ln28_20 = zext i32 %sext_ln28_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_20"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:53  %input_addr_273 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_20

]]></Node>
<StgValue><ssdm name="input_addr_273"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_198 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_198"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:86  %add_ln28_9 = add i16 %trunc_ln, %trunc_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:87  %add_ln28_10 = add i16 %trunc_ln28_3, %sext_ln28_65

]]></Node>
<StgValue><ssdm name="add_ln28_10"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:88  %add_ln28_11 = add i16 %add_ln28_9, %add_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:100  %mul_ln28_9 = mul i30 %sext_ln28_12, -12554

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:101  %trunc_ln28_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_9, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:0  %zext_ln28_13 = zext i5 %out_w_0_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:11  %zext_ln28_51 = zext i5 %or_ln28 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_51"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:46  %input_load_197 = load i16* %input_addr_272, align 2

]]></Node>
<StgValue><ssdm name="input_load_197"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:54  %input_load_198 = load i16* %input_addr_273, align 2

]]></Node>
<StgValue><ssdm name="input_load_198"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:60  %add_ln28_6 = add i10 %zext_ln28_13, %tmp5_0_2_0

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:61  %zext_ln28_21 = zext i10 %add_ln28_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_21"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:62  %input_addr_274 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_21

]]></Node>
<StgValue><ssdm name="input_addr_274"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_199 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_199"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:68  %add_ln28_7 = add i10 %tmp5_0_2_0, %zext_ln28_51

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:69  %zext_ln28_22 = zext i10 %add_ln28_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_22"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:70  %input_addr_275 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_22

]]></Node>
<StgValue><ssdm name="input_addr_275"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:71  %input_load_200 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_200"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:22  %zext_ln28_53 = zext i5 %or_ln28_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_53"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:63  %input_load_199 = load i16* %input_addr_274, align 2

]]></Node>
<StgValue><ssdm name="input_load_199"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:64  %sext_ln28_68 = sext i16 %input_load_199 to i27

]]></Node>
<StgValue><ssdm name="sext_ln28_68"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:65  %mul_ln28_6 = mul i27 %sext_ln28_68, -783

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:66  %tmp_11 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_6, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:71  %input_load_200 = load i16* %input_addr_275, align 2

]]></Node>
<StgValue><ssdm name="input_load_200"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:77  %add_ln28_8 = add i10 %tmp5_0_2_0, %zext_ln28_53

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:78  %zext_ln28_23 = zext i10 %add_ln28_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_23"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:79  %input_addr_276 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_23

]]></Node>
<StgValue><ssdm name="input_addr_276"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:80  %input_load_201 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_201"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:99  %zext_ln28_56 = zext i5 %or_ln28 to i6

]]></Node>
<StgValue><ssdm name="zext_ln28_56"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:102  %add_ln28_18 = add i6 %zext_ln28_56, 1

]]></Node>
<StgValue><ssdm name="add_ln28_18"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:104  %zext_ln28_59 = zext i6 %add_ln28_18 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_59"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:105  %add_ln28_19 = add i11 %tmp5_0_0_0, %zext_ln28_59

]]></Node>
<StgValue><ssdm name="add_ln28_19"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:106  %sext_ln28_26 = sext i11 %add_ln28_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_26"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:107  %zext_ln28_25 = zext i32 %sext_ln28_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_25"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:108  %input_addr_278 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_25

]]></Node>
<StgValue><ssdm name="input_addr_278"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:109  %input_load_203 = load i16* %input_addr_278, align 2

]]></Node>
<StgValue><ssdm name="input_load_203"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:47  %sext_ln28_18 = sext i16 %input_load_197 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_18"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:48  %mul_ln28_4 = mul i30 %sext_ln28_18, -7602

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:49  %trunc_ln28_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_4, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_4"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:56  %sext_ln28_66 = sext i16 %input_load_198 to i28

]]></Node>
<StgValue><ssdm name="sext_ln28_66"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:57  %mul_ln28_5 = mul i28 %sext_ln28_66, -1037

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:58  %tmp_10 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_5, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:59  %sext_ln28_67 = sext i14 %tmp_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_67"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:67  %sext_ln28_69 = sext i13 %tmp_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_69"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:72  %sext_ln28_70 = sext i16 %input_load_200 to i27

]]></Node>
<StgValue><ssdm name="sext_ln28_70"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:73  %sext_ln28_71 = sext i16 %input_load_200 to i29

]]></Node>
<StgValue><ssdm name="sext_ln28_71"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:74  %mul_ln28_7 = mul i29 %sext_ln28_71, 3015

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:75  %tmp_12 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_7, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:76  %sext_ln28_72 = sext i15 %tmp_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_72"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:80  %input_load_201 = load i16* %input_addr_276, align 2

]]></Node>
<StgValue><ssdm name="input_load_201"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:81  %sext_ln28_73 = sext i16 %input_load_201 to i27

]]></Node>
<StgValue><ssdm name="sext_ln28_73"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:82  %sext_ln28_74 = sext i16 %input_load_201 to i29

]]></Node>
<StgValue><ssdm name="sext_ln28_74"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:83  %mul_ln28_8 = mul i29 %sext_ln28_74, -3653

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:84  %tmp_13 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_8, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:85  %sext_ln28_75 = sext i15 %tmp_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_75"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:89  %add_ln28_12 = add i16 %sext_ln28_67, %trunc_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:90  %add_ln28_13 = add i16 %sext_ln28_75, %sext_ln28_72

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:91  %add_ln28_14 = add i16 %sext_ln28_69, %add_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_14"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:109  %input_load_203 = load i16* %input_addr_278, align 2

]]></Node>
<StgValue><ssdm name="input_load_203"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:110  %sext_ln28_27 = sext i16 %input_load_203 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_27"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:111  %mul_ln28_10 = mul i30 %sext_ln28_27, -12685

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:112  %trunc_ln28_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_10, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_10"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:113  %or_ln28_2 = or i5 %out_w_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln28_2"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="5">
<![CDATA[
.preheader.1:115  %zext_ln28_61 = zext i5 %or_ln28_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_61"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:116  %add_ln28_20 = add i11 %tmp5_0_0_0, %zext_ln28_61

]]></Node>
<StgValue><ssdm name="add_ln28_20"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:117  %sext_ln28_28 = sext i11 %add_ln28_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_28"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:118  %zext_ln28_26 = zext i32 %sext_ln28_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_26"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:119  %input_addr_279 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_26

]]></Node>
<StgValue><ssdm name="input_addr_279"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:120  %input_load_204 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_204"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:126  %mul_ln28_12 = mul i30 %sext_ln28_18, -5322

]]></Node>
<StgValue><ssdm name="mul_ln28_12"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:127  %trunc_ln28_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_12, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_12"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:128  %add_ln28_22 = add i11 %tmp5_0_1_0, %zext_ln28_59

]]></Node>
<StgValue><ssdm name="add_ln28_22"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:129  %sext_ln28_32 = sext i11 %add_ln28_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_32"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:130  %zext_ln28_28 = zext i32 %sext_ln28_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_28"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:131  %input_addr_281 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_28

]]></Node>
<StgValue><ssdm name="input_addr_281"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:132  %input_load_206 = load i16* %input_addr_281, align 2

]]></Node>
<StgValue><ssdm name="input_load_206"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:146  %mul_ln28_15 = mul i27 %sext_ln28_70, -783

]]></Node>
<StgValue><ssdm name="mul_ln28_15"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:147  %tmp_16 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_15, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:166  %add_ln28_27 = add i16 %trunc_ln28_9, %trunc_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_27"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:209  %mul_ln28_24 = mul i27 %sext_ln28_73, -783

]]></Node>
<StgValue><ssdm name="mul_ln28_24"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:210  %tmp_21 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_24, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.1:313  %add_ln21 = add i5 %out_w_0_0, 4

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:92  %add_ln28_15 = add i16 %add_ln28_12, %add_ln28_14

]]></Node>
<StgValue><ssdm name="add_ln28_15"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:93  %add_ln28_16 = add i16 %add_ln28_11, %add_ln28_15

]]></Node>
<StgValue><ssdm name="add_ln28_16"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:94  %add_ln36 = add i11 %zext_ln28_14, %tmp7_0

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:95  %sext_ln36 = sext i11 %add_ln36 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:96  %zext_ln36 = zext i32 %sext_ln36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:97  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:98  store i16 %add_ln28_16, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:103  %zext_ln28_58 = zext i6 %add_ln28_18 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_58"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:120  %input_load_204 = load i16* %input_addr_279, align 2

]]></Node>
<StgValue><ssdm name="input_load_204"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:122  %sext_ln28_76 = sext i16 %input_load_204 to i28

]]></Node>
<StgValue><ssdm name="sext_ln28_76"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:123  %mul_ln28_11 = mul i28 %sext_ln28_76, 1933

]]></Node>
<StgValue><ssdm name="mul_ln28_11"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:124  %tmp_14 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_11, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:125  %sext_ln28_77 = sext i14 %tmp_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_77"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:132  %input_load_206 = load i16* %input_addr_281, align 2

]]></Node>
<StgValue><ssdm name="input_load_206"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:136  %add_ln28_23 = add i11 %tmp5_0_1_0, %zext_ln28_61

]]></Node>
<StgValue><ssdm name="add_ln28_23"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:137  %sext_ln28_34 = sext i11 %add_ln28_23 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_34"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:138  %zext_ln28_29 = zext i32 %sext_ln28_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_29"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:139  %input_addr_282 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_29

]]></Node>
<StgValue><ssdm name="input_addr_282"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:140  %input_load_207 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_207"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:149  %add_ln28_25 = add i10 %tmp5_0_2_0, %zext_ln28_58

]]></Node>
<StgValue><ssdm name="add_ln28_25"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:150  %zext_ln28_31 = zext i10 %add_ln28_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_31"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:151  %input_addr_284 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_31

]]></Node>
<StgValue><ssdm name="input_addr_284"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:152  %input_load_209 = load i16* %input_addr_284, align 2

]]></Node>
<StgValue><ssdm name="input_load_209"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:167  %add_ln28_28 = add i16 %trunc_ln28_12, %sext_ln28_77

]]></Node>
<StgValue><ssdm name="add_ln28_28"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:168  %add_ln28_29 = add i16 %add_ln28_27, %add_ln28_28

]]></Node>
<StgValue><ssdm name="add_ln28_29"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:174  %add_ln36_1 = add i11 %zext_ln28_52, %tmp7_0

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:231  %add_ln36_2 = add i11 %zext_ln28_54, %tmp7_0

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:308  %add_ln36_3 = add i11 %zext_ln28_61, %tmp7_0

]]></Node>
<StgValue><ssdm name="add_ln36_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="5">
<![CDATA[
.preheader.1:114  %zext_ln28_60 = zext i5 %or_ln28_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_60"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:140  %input_load_207 = load i16* %input_addr_282, align 2

]]></Node>
<StgValue><ssdm name="input_load_207"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:152  %input_load_209 = load i16* %input_addr_284, align 2

]]></Node>
<StgValue><ssdm name="input_load_209"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:153  %sext_ln28_81 = sext i16 %input_load_209 to i29

]]></Node>
<StgValue><ssdm name="sext_ln28_81"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:154  %mul_ln28_16 = mul i29 %sext_ln28_81, 3015

]]></Node>
<StgValue><ssdm name="mul_ln28_16"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:155  %tmp_17 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_16, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:157  %add_ln28_26 = add i10 %tmp5_0_2_0, %zext_ln28_60

]]></Node>
<StgValue><ssdm name="add_ln28_26"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:158  %zext_ln28_32 = zext i10 %add_ln28_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_32"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:159  %input_addr_285 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_32

]]></Node>
<StgValue><ssdm name="input_addr_285"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:160  %input_load_210 = load i16* %input_addr_285, align 2

]]></Node>
<StgValue><ssdm name="input_load_210"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:179  %zext_ln28_63 = zext i5 %or_ln28_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln28_63"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:184  %add_ln28_37 = add i6 %zext_ln28_63, 2

]]></Node>
<StgValue><ssdm name="add_ln28_37"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:186  %zext_ln28_68 = zext i6 %add_ln28_37 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_68"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:187  %add_ln28_38 = add i11 %tmp5_0_0_0, %zext_ln28_68

]]></Node>
<StgValue><ssdm name="add_ln28_38"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:188  %sext_ln28_43 = sext i11 %add_ln28_38 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_43"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:189  %zext_ln28_35 = zext i32 %sext_ln28_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_35"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:190  %input_addr_286 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_35

]]></Node>
<StgValue><ssdm name="input_addr_286"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:191  %input_load_213 = load i16* %input_addr_286, align 2

]]></Node>
<StgValue><ssdm name="input_load_213"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:29  %sext_ln28_14 = sext i16 %input_load_195 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_14"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:55  %sext_ln28_20 = sext i16 %input_load_198 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_20"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:121  %sext_ln28_29 = sext i16 %input_load_204 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_29"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:133  %sext_ln28_33 = sext i16 %input_load_206 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_33"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:134  %mul_ln28_13 = mul i30 %sext_ln28_33, -7602

]]></Node>
<StgValue><ssdm name="mul_ln28_13"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:135  %trunc_ln28_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_13, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_13"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:142  %sext_ln28_78 = sext i16 %input_load_207 to i28

]]></Node>
<StgValue><ssdm name="sext_ln28_78"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:143  %mul_ln28_14 = mul i28 %sext_ln28_78, -1037

]]></Node>
<StgValue><ssdm name="mul_ln28_14"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:144  %tmp_15 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_14, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:145  %sext_ln28_79 = sext i14 %tmp_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_79"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:148  %sext_ln28_80 = sext i13 %tmp_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_80"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:156  %sext_ln28_82 = sext i15 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_82"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:160  %input_load_210 = load i16* %input_addr_285, align 2

]]></Node>
<StgValue><ssdm name="input_load_210"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="27" op_0_bw="16">
<![CDATA[
.preheader.1:161  %sext_ln28_83 = sext i16 %input_load_210 to i27

]]></Node>
<StgValue><ssdm name="sext_ln28_83"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:162  %sext_ln28_84 = sext i16 %input_load_210 to i29

]]></Node>
<StgValue><ssdm name="sext_ln28_84"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:163  %mul_ln28_17 = mul i29 %sext_ln28_84, -3653

]]></Node>
<StgValue><ssdm name="mul_ln28_17"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:164  %tmp_18 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_17, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:165  %sext_ln28_85 = sext i15 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_85"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:169  %add_ln28_30 = add i16 %sext_ln28_79, %trunc_ln28_13

]]></Node>
<StgValue><ssdm name="add_ln28_30"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:170  %add_ln28_31 = add i16 %sext_ln28_85, %sext_ln28_82

]]></Node>
<StgValue><ssdm name="add_ln28_31"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:171  %add_ln28_32 = add i16 %sext_ln28_80, %add_ln28_31

]]></Node>
<StgValue><ssdm name="add_ln28_32"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:180  %mul_ln28_18 = mul i30 %sext_ln28_14, -12554

]]></Node>
<StgValue><ssdm name="mul_ln28_18"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:181  %trunc_ln28_18 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_18, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_18"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:182  %mul_ln28_19 = mul i30 %sext_ln28_29, -12685

]]></Node>
<StgValue><ssdm name="mul_ln28_19"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:183  %trunc_ln28_19 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_19, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_19"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:185  %zext_ln28_67 = zext i6 %add_ln28_37 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_67"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:191  %input_load_213 = load i16* %input_addr_286, align 2

]]></Node>
<StgValue><ssdm name="input_load_213"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:192  %sext_ln28_86 = sext i16 %input_load_213 to i28

]]></Node>
<StgValue><ssdm name="sext_ln28_86"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:193  %mul_ln28_20 = mul i28 %sext_ln28_86, 1933

]]></Node>
<StgValue><ssdm name="mul_ln28_20"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:194  %tmp_19 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_20, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:195  %sext_ln28_87 = sext i14 %tmp_19 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_87"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:196  %mul_ln28_21 = mul i30 %sext_ln28_20, -5322

]]></Node>
<StgValue><ssdm name="mul_ln28_21"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:197  %trunc_ln28_21 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_21, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_21"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:200  %add_ln28_41 = add i11 %tmp5_0_1_0, %zext_ln28_68

]]></Node>
<StgValue><ssdm name="add_ln28_41"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:201  %sext_ln28_49 = sext i11 %add_ln28_41 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_49"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:202  %zext_ln28_38 = zext i32 %sext_ln28_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_38"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:203  %input_addr_287 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_38

]]></Node>
<StgValue><ssdm name="input_addr_287"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:204  %input_load_216 = load i16* %input_addr_287, align 2

]]></Node>
<StgValue><ssdm name="input_load_216"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:212  %mul_ln28_25 = mul i29 %sext_ln28_84, 3015

]]></Node>
<StgValue><ssdm name="mul_ln28_25"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:213  %tmp_22 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_25, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:215  %add_ln28_44 = add i10 %tmp5_0_2_0, %zext_ln28_67

]]></Node>
<StgValue><ssdm name="add_ln28_44"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:216  %zext_ln28_41 = zext i10 %add_ln28_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_41"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:217  %input_addr_288 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_41

]]></Node>
<StgValue><ssdm name="input_addr_288"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:218  %input_load_219 = load i16* %input_addr_288, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:223  %add_ln28_45 = add i16 %trunc_ln28_18, %trunc_ln28_19

]]></Node>
<StgValue><ssdm name="add_ln28_45"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:224  %add_ln28_46 = add i16 %trunc_ln28_21, %sext_ln28_87

]]></Node>
<StgValue><ssdm name="add_ln28_46"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:225  %add_ln28_47 = add i16 %add_ln28_45, %add_ln28_46

]]></Node>
<StgValue><ssdm name="add_ln28_47"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:237  %mul_ln28_27 = mul i30 %sext_ln28_29, -12554

]]></Node>
<StgValue><ssdm name="mul_ln28_27"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:238  %trunc_ln28_27 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_27, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_27"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.1:281  %mul_ln28_33 = mul i27 %sext_ln28_83, -783

]]></Node>
<StgValue><ssdm name="mul_ln28_33"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="13" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:282  %tmp_26 = call i13 @_ssdm_op_PartSelect.i13.i27.i32.i32(i27 %mul_ln28_33, i32 14, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:141  %sext_ln28_35 = sext i16 %input_load_207 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_35"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:172  %add_ln28_33 = add i16 %add_ln28_30, %add_ln28_32

]]></Node>
<StgValue><ssdm name="add_ln28_33"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:173  %add_ln28_34 = add i16 %add_ln28_29, %add_ln28_33

]]></Node>
<StgValue><ssdm name="add_ln28_34"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:175  %sext_ln36_1 = sext i11 %add_ln36_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:176  %zext_ln36_1 = zext i32 %sext_ln36_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:177  %output_addr_182 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_1

]]></Node>
<StgValue><ssdm name="output_addr_182"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:178  store i16 %add_ln28_34, i16* %output_addr_182, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:198  %mul_ln28_22 = mul i30 %sext_ln28_35, -7602

]]></Node>
<StgValue><ssdm name="mul_ln28_22"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:199  %trunc_ln28_22 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_22, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_22"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:204  %input_load_216 = load i16* %input_addr_287, align 2

]]></Node>
<StgValue><ssdm name="input_load_216"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:205  %sext_ln28_88 = sext i16 %input_load_216 to i28

]]></Node>
<StgValue><ssdm name="sext_ln28_88"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:206  %mul_ln28_23 = mul i28 %sext_ln28_88, -1037

]]></Node>
<StgValue><ssdm name="mul_ln28_23"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:207  %tmp_20 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_23, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:208  %sext_ln28_89 = sext i14 %tmp_20 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_89"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:211  %sext_ln28_90 = sext i13 %tmp_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_90"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:214  %sext_ln28_91 = sext i15 %tmp_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_91"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:218  %input_load_219 = load i16* %input_addr_288, align 2

]]></Node>
<StgValue><ssdm name="input_load_219"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:219  %sext_ln28_92 = sext i16 %input_load_219 to i29

]]></Node>
<StgValue><ssdm name="sext_ln28_92"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:220  %mul_ln28_26 = mul i29 %sext_ln28_92, -3653

]]></Node>
<StgValue><ssdm name="mul_ln28_26"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:221  %tmp_23 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_26, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:222  %sext_ln28_93 = sext i15 %tmp_23 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_93"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:226  %add_ln28_48 = add i16 %sext_ln28_89, %trunc_ln28_22

]]></Node>
<StgValue><ssdm name="add_ln28_48"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:227  %add_ln28_49 = add i16 %sext_ln28_93, %sext_ln28_91

]]></Node>
<StgValue><ssdm name="add_ln28_49"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:228  %add_ln28_50 = add i16 %sext_ln28_90, %add_ln28_49

]]></Node>
<StgValue><ssdm name="add_ln28_50"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="6" op_0_bw="5">
<![CDATA[
.preheader.1:236  %zext_ln28 = zext i5 %or_ln28_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:239  %add_ln28_54 = add i6 %zext_ln28, 1

]]></Node>
<StgValue><ssdm name="add_ln28_54"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:240  %zext_ln28_70 = zext i6 %add_ln28_54 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_70"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:241  %zext_ln28_71 = zext i6 %add_ln28_54 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_71"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:242  %add_ln28_55 = add i11 %tmp5_0_0_0, %zext_ln28_71

]]></Node>
<StgValue><ssdm name="add_ln28_55"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:243  %sext_ln28_56 = sext i11 %add_ln28_55 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_56"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:244  %zext_ln28_43 = zext i32 %sext_ln28_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_43"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:245  %input_addr_289 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_43

]]></Node>
<StgValue><ssdm name="input_addr_289"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:246  %input_load_221 = load i16* %input_addr_289, align 2

]]></Node>
<StgValue><ssdm name="input_load_221"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.1:250  %add_ln28_56 = add i6 %zext_ln28, 2

]]></Node>
<StgValue><ssdm name="add_ln28_56"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="6">
<![CDATA[
.preheader.1:251  %zext_ln28_72 = zext i6 %add_ln28_56 to i10

]]></Node>
<StgValue><ssdm name="zext_ln28_72"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="6">
<![CDATA[
.preheader.1:252  %zext_ln28_73 = zext i6 %add_ln28_56 to i11

]]></Node>
<StgValue><ssdm name="zext_ln28_73"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:253  %add_ln28_57 = add i11 %tmp5_0_0_0, %zext_ln28_73

]]></Node>
<StgValue><ssdm name="add_ln28_57"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:254  %sext_ln28_58 = sext i11 %add_ln28_57 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_58"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:255  %zext_ln28_44 = zext i32 %sext_ln28_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_44"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:256  %input_addr_290 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_44

]]></Node>
<StgValue><ssdm name="input_addr_290"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:257  %input_load_222 = load i16* %input_addr_290, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:262  %mul_ln28_30 = mul i30 %sext_ln28_35, -5322

]]></Node>
<StgValue><ssdm name="mul_ln28_30"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:263  %trunc_ln28_30 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_30, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_30"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:264  %add_ln28_59 = add i11 %tmp5_0_1_0, %zext_ln28_71

]]></Node>
<StgValue><ssdm name="add_ln28_59"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.1:272  %add_ln28_60 = add i11 %tmp5_0_1_0, %zext_ln28_73

]]></Node>
<StgValue><ssdm name="add_ln28_60"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:284  %add_ln28_62 = add i10 %tmp5_0_2_0, %zext_ln28_70

]]></Node>
<StgValue><ssdm name="add_ln28_62"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.1:292  %add_ln28_63 = add i10 %tmp5_0_2_0, %zext_ln28_72

]]></Node>
<StgValue><ssdm name="add_ln28_63"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="327" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:229  %add_ln28_51 = add i16 %add_ln28_48, %add_ln28_50

]]></Node>
<StgValue><ssdm name="add_ln28_51"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:230  %add_ln28_52 = add i16 %add_ln28_47, %add_ln28_51

]]></Node>
<StgValue><ssdm name="add_ln28_52"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:232  %sext_ln36_2 = sext i11 %add_ln36_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36_2"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:233  %zext_ln36_2 = zext i32 %sext_ln36_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_2"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:234  %output_addr_183 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_2

]]></Node>
<StgValue><ssdm name="output_addr_183"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:235  store i16 %add_ln28_52, i16* %output_addr_183, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:246  %input_load_221 = load i16* %input_addr_289, align 2

]]></Node>
<StgValue><ssdm name="input_load_221"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:247  %sext_ln28_57 = sext i16 %input_load_221 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_57"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:248  %mul_ln28_28 = mul i30 %sext_ln28_57, -12685

]]></Node>
<StgValue><ssdm name="mul_ln28_28"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:249  %trunc_ln28_28 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_28, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_28"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:257  %input_load_222 = load i16* %input_addr_290, align 2

]]></Node>
<StgValue><ssdm name="input_load_222"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:258  %sext_ln28_94 = sext i16 %input_load_222 to i28

]]></Node>
<StgValue><ssdm name="sext_ln28_94"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:259  %mul_ln28_29 = mul i28 %sext_ln28_94, 1933

]]></Node>
<StgValue><ssdm name="mul_ln28_29"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:260  %tmp_24 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_29, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:265  %sext_ln28_62 = sext i11 %add_ln28_59 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_62"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:266  %zext_ln28_46 = zext i32 %sext_ln28_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_46"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:267  %input_addr_291 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_46

]]></Node>
<StgValue><ssdm name="input_addr_291"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:268  %input_load_224 = load i16* %input_addr_291, align 2

]]></Node>
<StgValue><ssdm name="input_load_224"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:273  %sext_ln28_64 = sext i11 %add_ln28_60 to i32

]]></Node>
<StgValue><ssdm name="sext_ln28_64"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:274  %zext_ln28_47 = zext i32 %sext_ln28_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_47"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:275  %input_addr_292 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_47

]]></Node>
<StgValue><ssdm name="input_addr_292"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:276  %input_load_225 = load i16* %input_addr_292, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:300  %add_ln28_64 = add i16 %trunc_ln28_27, %trunc_ln28_28

]]></Node>
<StgValue><ssdm name="add_ln28_64"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:261  %sext_ln28_95 = sext i14 %tmp_24 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_95"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:268  %input_load_224 = load i16* %input_addr_291, align 2

]]></Node>
<StgValue><ssdm name="input_load_224"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="30" op_0_bw="16">
<![CDATA[
.preheader.1:269  %sext_ln28_63 = sext i16 %input_load_224 to i30

]]></Node>
<StgValue><ssdm name="sext_ln28_63"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
.preheader.1:270  %mul_ln28_31 = mul i30 %sext_ln28_63, -7602

]]></Node>
<StgValue><ssdm name="mul_ln28_31"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:271  %trunc_ln28_31 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln28_31, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln28_31"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:276  %input_load_225 = load i16* %input_addr_292, align 2

]]></Node>
<StgValue><ssdm name="input_load_225"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="28" op_0_bw="16">
<![CDATA[
.preheader.1:277  %sext_ln28_96 = sext i16 %input_load_225 to i28

]]></Node>
<StgValue><ssdm name="sext_ln28_96"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.1:278  %mul_ln28_32 = mul i28 %sext_ln28_96, -1037

]]></Node>
<StgValue><ssdm name="mul_ln28_32"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="14" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:279  %tmp_25 = call i14 @_ssdm_op_PartSelect.i14.i28.i32.i32(i28 %mul_ln28_32, i32 14, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:280  %sext_ln28_97 = sext i14 %tmp_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_97"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:285  %zext_ln28_49 = zext i10 %add_ln28_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_49"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:286  %input_addr_293 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_49

]]></Node>
<StgValue><ssdm name="input_addr_293"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:287  %input_load_227 = load i16* %input_addr_293, align 2

]]></Node>
<StgValue><ssdm name="input_load_227"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="10">
<![CDATA[
.preheader.1:293  %zext_ln28_50 = zext i10 %add_ln28_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_50"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:294  %input_addr_294 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln28_50

]]></Node>
<StgValue><ssdm name="input_addr_294"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:295  %input_load_228 = load i16* %input_addr_294, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:301  %add_ln28_65 = add i16 %trunc_ln28_30, %sext_ln28_95

]]></Node>
<StgValue><ssdm name="add_ln28_65"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:302  %add_ln28_66 = add i16 %add_ln28_64, %add_ln28_65

]]></Node>
<StgValue><ssdm name="add_ln28_66"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:303  %add_ln28_67 = add i16 %sext_ln28_97, %trunc_ln28_31

]]></Node>
<StgValue><ssdm name="add_ln28_67"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="13">
<![CDATA[
.preheader.1:283  %sext_ln28_98 = sext i13 %tmp_26 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_98"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:287  %input_load_227 = load i16* %input_addr_293, align 2

]]></Node>
<StgValue><ssdm name="input_load_227"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:288  %sext_ln28_99 = sext i16 %input_load_227 to i29

]]></Node>
<StgValue><ssdm name="sext_ln28_99"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:289  %mul_ln28_34 = mul i29 %sext_ln28_99, 3015

]]></Node>
<StgValue><ssdm name="mul_ln28_34"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:290  %tmp_27 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_34, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:291  %sext_ln28_100 = sext i15 %tmp_27 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_100"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:295  %input_load_228 = load i16* %input_addr_294, align 2

]]></Node>
<StgValue><ssdm name="input_load_228"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="29" op_0_bw="16">
<![CDATA[
.preheader.1:296  %sext_ln28_101 = sext i16 %input_load_228 to i29

]]></Node>
<StgValue><ssdm name="sext_ln28_101"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.1:297  %mul_ln28_35 = mul i29 %sext_ln28_101, -3653

]]></Node>
<StgValue><ssdm name="mul_ln28_35"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.1:298  %tmp_28 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %mul_ln28_35, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="15">
<![CDATA[
.preheader.1:299  %sext_ln28_102 = sext i15 %tmp_28 to i16

]]></Node>
<StgValue><ssdm name="sext_ln28_102"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:304  %add_ln28_68 = add i16 %sext_ln28_102, %sext_ln28_100

]]></Node>
<StgValue><ssdm name="add_ln28_68"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:305  %add_ln28_69 = add i16 %sext_ln28_98, %add_ln28_68

]]></Node>
<StgValue><ssdm name="add_ln28_69"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="382" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:306  %add_ln28_70 = add i16 %add_ln28_67, %add_ln28_69

]]></Node>
<StgValue><ssdm name="add_ln28_70"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:307  %add_ln28_71 = add i16 %add_ln28_66, %add_ln28_70

]]></Node>
<StgValue><ssdm name="add_ln28_71"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:309  %sext_ln36_3 = sext i11 %add_ln36_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln36_3"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="32">
<![CDATA[
.preheader.1:310  %zext_ln36_3 = zext i32 %sext_ln36_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln36_3"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:311  %output_addr_184 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln36_3

]]></Node>
<StgValue><ssdm name="output_addr_184"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:312  store i16 %add_ln28_71, i16* %output_addr_184, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:314  br label %.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
