/* SPDX-License-Identifier: GPL-2.0-only
 *
 * Copyright (c)2023-2023 XRing Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef _FK_AUDIF_DEV_
#define _FK_AUDIF_DEV_

//#define AUDIF_SIM_DBG 0

#include <asm/bitops.h>
#include <linux/types.h>
#include <linux/interrupt.h>
#include <linux/workqueue.h>
#include <dt-bindings/xring/platform-specific/audio_crg.h>

#include "fk-common-init.h"
#include "fk-audio-log.h"

typedef void(*audif_data_cb)(void *priv);

enum {
	FALSE = 0,
	TRUE	= 1
};

#define INIT_VALUE						(0x0)
#define SW_OFF							(0x0)
#define SW_ON							(0x1)

#define audif_ap_irq					(86)
#define audif_ar_irq					(87)

#define AUD_IF_BASE_ADDR					(g_xr_audif.reg)
/* register list*/
#define AP_FIFO_L						(AUD_IF_BASE_ADDR + 0x0)
#define AP_FIFO_R						(AUD_IF_BASE_ADDR + 0x4)
#define AR_FIFO_L						(AUD_IF_BASE_ADDR + 0x8)
#define AR_FIFO_R						(AUD_IF_BASE_ADDR + 0xC)
#define DA0_FIFO_L						(AUD_IF_BASE_ADDR + 0x10)
#define DA0_FIFO_R						(AUD_IF_BASE_ADDR + 0x14)
#define DA1_FIFO_L						(AUD_IF_BASE_ADDR + 0x18)
#define DA1_FIFO_R						(AUD_IF_BASE_ADDR + 0x1C)
#define DA2_FIFO_L						(AUD_IF_BASE_ADDR + 0x20)
#define DA2_FIFO_R						(AUD_IF_BASE_ADDR + 0x24)
#define AD0_FIFO_L						(AUD_IF_BASE_ADDR + 0x28)
#define AD0_FIFO_R						(AUD_IF_BASE_ADDR + 0x2C)
#define AD1_FIFO_L						(AUD_IF_BASE_ADDR + 0x30)
#define AD1_FIFO_R						(AUD_IF_BASE_ADDR + 0x34)
#define AD2_FIFO_L						(AUD_IF_BASE_ADDR + 0x38)
#define AD2_FIFO_R						(AUD_IF_BASE_ADDR + 0x3C)
#define AD3_FIFO_L						(AUD_IF_BASE_ADDR + 0x40)
#define AD3_FIFO_R						(AUD_IF_BASE_ADDR + 0x44)
#define AD4_FIFO_L						(AUD_IF_BASE_ADDR + 0x48)
#define AD4_FIFO_R						(AUD_IF_BASE_ADDR + 0x4C)
#define AUDIF_DAC_FORMAT_CFG			(AUD_IF_BASE_ADDR + 0x50)
#define AUDIF_FS_MODE_CFG				(AUD_IF_BASE_ADDR + 0x54)
#define AUDIF_DAC_SRC_CFG				(AUD_IF_BASE_ADDR + 0x58)
#define AUDIF_DAC0_DG0_CFG				(AUD_IF_BASE_ADDR + 0x5C)
#define AUDIF_DAC1_DG0_CFG				(AUD_IF_BASE_ADDR + 0x60)
#define AUDIF_DAC_DG0_STP				(AUD_IF_BASE_ADDR + 0x64)
#define AUDIF_AP_DG_CFG					(AUD_IF_BASE_ADDR + 0x68)
#define AUDIF_AP_DG_STP					(AUD_IF_BASE_ADDR + 0x6C)
#define AUDIF_DAC_MIX0_CFG				(AUD_IF_BASE_ADDR + 0x70)
#define AUDIF_DAC_MIX2_CFG				(AUD_IF_BASE_ADDR + 0x74)
#define AUDIF_DAC_MIX1_CFG				(AUD_IF_BASE_ADDR + 0x78)
#define AUDIF_DAC0_MIX1_DG_CFG0			(AUD_IF_BASE_ADDR + 0x7C)
#define AUDIF_DAC0_MIX1_DG_CFG1			(AUD_IF_BASE_ADDR + 0x80)
#define AUDIF_DAC1_MIX1_DG_CFG0			(AUD_IF_BASE_ADDR + 0x84)
#define AUDIF_DAC1_MIX1_DG_CFG1			(AUD_IF_BASE_ADDR + 0x88)
#define AUDIF_DAC_MODULE_SWITCH			(AUD_IF_BASE_ADDR + 0x8C)
#define AUDIF_DAC_EQ_DG_STP				(AUD_IF_BASE_ADDR + 0x90)
#define AUDIF_DAC0_EQ6_COEF0			(AUD_IF_BASE_ADDR + 0x94)
#define AUDIF_DAC0_EQ6_COEF1			(AUD_IF_BASE_ADDR + 0x98)
#define AUDIF_DAC0_EQ6_COEF2			(AUD_IF_BASE_ADDR + 0x9C)
#define AUDIF_DAC0_EQ6_COEF3			(AUD_IF_BASE_ADDR + 0xA0)
#define AUDIF_DAC0_EQ6_COEF4			(AUD_IF_BASE_ADDR + 0xA4)
#define AUDIF_DAC0_EQ6_COEF5			(AUD_IF_BASE_ADDR + 0xA8)
#define AUDIF_DAC0_EQ6_COEF6			(AUD_IF_BASE_ADDR + 0xAC)
#define AUDIF_DAC0_EQ6_COEF7			(AUD_IF_BASE_ADDR + 0xB0)
#define AUDIF_DAC0_EQ6_COEF8			(AUD_IF_BASE_ADDR + 0xB4)
#define AUDIF_DAC0_EQ6_COEF9			(AUD_IF_BASE_ADDR + 0xB8)
#define AUDIF_DAC0_EQ6_COEF10			(AUD_IF_BASE_ADDR + 0xBC)
#define AUDIF_DAC0_EQ6_COEF11			(AUD_IF_BASE_ADDR + 0xC0)
#define AUDIF_DAC0_EQ6_COEF12			(AUD_IF_BASE_ADDR + 0xC4)
#define AUDIF_DAC0_EQ6_COEF13			(AUD_IF_BASE_ADDR + 0xC8)
#define AUDIF_DAC0_EQ6_COEF14			(AUD_IF_BASE_ADDR + 0xCC)
#define AUDIF_DAC0_EQ6_COEF15			(AUD_IF_BASE_ADDR + 0xD0)
#define AUDIF_DAC0_EQ6_COEF16			(AUD_IF_BASE_ADDR + 0xD4)
#define AUDIF_DAC0_EQ6_COEF17			(AUD_IF_BASE_ADDR + 0xD8)
#define AUDIF_DAC0_EQ6_COEF18			(AUD_IF_BASE_ADDR + 0xDC)
#define AUDIF_DAC0_EQ6_COEF19			(AUD_IF_BASE_ADDR + 0xE0)
#define AUDIF_DAC0_EQ6_COEF20			(AUD_IF_BASE_ADDR + 0xE4)
#define AUDIF_DAC0_EQ6_COEF21			(AUD_IF_BASE_ADDR + 0xE8)
#define AUDIF_DAC0_EQ6_COEF22			(AUD_IF_BASE_ADDR + 0xEC)
#define AUDIF_DAC0_EQ6_COEF23			(AUD_IF_BASE_ADDR + 0xF0)
#define AUDIF_DAC0_EQ6_COEF24			(AUD_IF_BASE_ADDR + 0xF4)
#define AUDIF_DAC1_EQ6_COEF0			(AUD_IF_BASE_ADDR + 0xF8)
#define AUDIF_DAC1_EQ6_COEF1			(AUD_IF_BASE_ADDR + 0xFC)
#define AUDIF_DAC1_EQ6_COEF2			(AUD_IF_BASE_ADDR + 0x100)
#define AUDIF_DAC1_EQ6_COEF3			(AUD_IF_BASE_ADDR + 0x104)
#define AUDIF_DAC1_EQ6_COEF4			(AUD_IF_BASE_ADDR + 0x108)
#define AUDIF_DAC1_EQ6_COEF5			(AUD_IF_BASE_ADDR + 0x10C)
#define AUDIF_DAC1_EQ6_COEF6			(AUD_IF_BASE_ADDR + 0x110)
#define AUDIF_DAC1_EQ6_COEF7			(AUD_IF_BASE_ADDR + 0x114)
#define AUDIF_DAC1_EQ6_COEF8			(AUD_IF_BASE_ADDR + 0x118)
#define AUDIF_DAC1_EQ6_COEF9			(AUD_IF_BASE_ADDR + 0x11C)
#define AUDIF_DAC1_EQ6_COEF10			(AUD_IF_BASE_ADDR + 0x120)
#define AUDIF_DAC1_EQ6_COEF11			(AUD_IF_BASE_ADDR + 0x124)
#define AUDIF_DAC1_EQ6_COEF12			(AUD_IF_BASE_ADDR + 0x128)
#define AUDIF_DAC1_EQ6_COEF13			(AUD_IF_BASE_ADDR + 0x12C)
#define AUDIF_DAC1_EQ6_COEF14			(AUD_IF_BASE_ADDR + 0x130)
#define AUDIF_DAC1_EQ6_COEF15			(AUD_IF_BASE_ADDR + 0x134)
#define AUDIF_DAC1_EQ6_COEF16			(AUD_IF_BASE_ADDR + 0x138)
#define AUDIF_DAC1_EQ6_COEF17			(AUD_IF_BASE_ADDR + 0x13C)
#define AUDIF_DAC1_EQ6_COEF18			(AUD_IF_BASE_ADDR + 0x140)
#define AUDIF_DAC1_EQ6_COEF19			(AUD_IF_BASE_ADDR + 0x144)
#define AUDIF_DAC1_EQ6_COEF20			(AUD_IF_BASE_ADDR + 0x148)
#define AUDIF_DAC1_EQ6_COEF21			(AUD_IF_BASE_ADDR + 0x14C)
#define AUDIF_DAC1_EQ6_COEF22			(AUD_IF_BASE_ADDR + 0x150)
#define AUDIF_DAC1_EQ6_COEF23			(AUD_IF_BASE_ADDR + 0x154)
#define AUDIF_DAC1_EQ6_COEF24			(AUD_IF_BASE_ADDR + 0x158)
#define AUDIF_DAC0_EQ4_L_COEF0			(AUD_IF_BASE_ADDR + 0x15C)
#define AUDIF_DAC0_EQ4_L_COEF1			(AUD_IF_BASE_ADDR + 0x160)
#define AUDIF_DAC0_EQ4_L_COEF2			(AUD_IF_BASE_ADDR + 0x164)
#define AUDIF_DAC0_EQ4_L_COEF3			(AUD_IF_BASE_ADDR + 0x168)
#define AUDIF_DAC0_EQ4_L_COEF4			(AUD_IF_BASE_ADDR + 0x16C)
#define AUDIF_DAC0_EQ4_L_COEF5			(AUD_IF_BASE_ADDR + 0x170)
#define AUDIF_DAC0_EQ4_L_COEF6			(AUD_IF_BASE_ADDR + 0x174)
#define AUDIF_DAC0_EQ4_L_COEF7			(AUD_IF_BASE_ADDR + 0x178)
#define AUDIF_DAC0_EQ4_L_COEF8			(AUD_IF_BASE_ADDR + 0x17C)
#define AUDIF_DAC0_EQ4_L_COEF9			(AUD_IF_BASE_ADDR + 0x180)
#define AUDIF_DAC0_EQ4_L_COEF10			(AUD_IF_BASE_ADDR + 0x184)
#define AUDIF_DAC0_EQ4_L_COEF11			(AUD_IF_BASE_ADDR + 0x188)
#define AUDIF_DAC0_EQ4_L_COEF12			(AUD_IF_BASE_ADDR + 0x18C)
#define AUDIF_DAC0_EQ4_L_COEF13			(AUD_IF_BASE_ADDR + 0x190)
#define AUDIF_DAC0_EQ4_L_COEF14			(AUD_IF_BASE_ADDR + 0x194)
#define AUDIF_DAC0_EQ4_L_COEF15			(AUD_IF_BASE_ADDR + 0x198)
#define AUDIF_DAC0_EQ2_L_COEF0			(AUD_IF_BASE_ADDR + 0x19C)
#define AUDIF_DAC0_EQ2_L_COEF1			(AUD_IF_BASE_ADDR + 0x1A0)
#define AUDIF_DAC0_EQ2_L_COEF2			(AUD_IF_BASE_ADDR + 0x1A4)
#define AUDIF_DAC0_EQ2_L_COEF3			(AUD_IF_BASE_ADDR + 0x1A8)
#define AUDIF_DAC0_EQ2_L_COEF4			(AUD_IF_BASE_ADDR + 0x1AC)
#define AUDIF_DAC0_EQ2_L_COEF5			(AUD_IF_BASE_ADDR + 0x1B0)
#define AUDIF_DAC0_EQ2_L_COEF6			(AUD_IF_BASE_ADDR + 0x1B4)
#define AUDIF_DAC0_EQ2_L_COEF7			(AUD_IF_BASE_ADDR + 0x1B8)
#define AUDIF_DAC0_DG1_DG2_L_COEF		(AUD_IF_BASE_ADDR + 0x1BC)
#define AUDIF_DAC0_EQ4_R_COEF0			(AUD_IF_BASE_ADDR + 0x1C0)
#define AUDIF_DAC0_EQ4_R_COEF1			(AUD_IF_BASE_ADDR + 0x1C4)
#define AUDIF_DAC0_EQ4_R_COEF2			(AUD_IF_BASE_ADDR + 0x1C8)
#define AUDIF_DAC0_EQ4_R_COEF3			(AUD_IF_BASE_ADDR + 0x1CC)
#define AUDIF_DAC0_EQ4_R_COEF4			(AUD_IF_BASE_ADDR + 0x1D0)
#define AUDIF_DAC0_EQ4_R_COEF5			(AUD_IF_BASE_ADDR + 0x1D4)
#define AUDIF_DAC0_EQ4_R_COEF6			(AUD_IF_BASE_ADDR + 0x1D8)
#define AUDIF_DAC0_EQ4_R_COEF7			(AUD_IF_BASE_ADDR + 0x1DC)
#define AUDIF_DAC0_EQ4_R_COEF8			(AUD_IF_BASE_ADDR + 0x1E0)
#define AUDIF_DAC0_EQ4_R_COEF9			(AUD_IF_BASE_ADDR + 0x1E4)
#define AUDIF_DAC0_EQ4_R_COEF10			(AUD_IF_BASE_ADDR + 0x1E8)
#define AUDIF_DAC0_EQ4_R_COEF11			(AUD_IF_BASE_ADDR + 0x1EC)
#define AUDIF_DAC0_EQ4_R_COEF12			(AUD_IF_BASE_ADDR + 0x1F0)
#define AUDIF_DAC0_EQ4_R_COEF13			(AUD_IF_BASE_ADDR + 0x1F4)
#define AUDIF_DAC0_EQ4_R_COEF14			(AUD_IF_BASE_ADDR + 0x1F8)
#define AUDIF_DAC0_EQ4_R_COEF15			(AUD_IF_BASE_ADDR + 0x1FC)
#define AUDIF_DAC0_EQ2_R_COEF0			(AUD_IF_BASE_ADDR + 0x200)
#define AUDIF_DAC0_EQ2_R_COEF1			(AUD_IF_BASE_ADDR + 0x204)
#define AUDIF_DAC0_EQ2_R_COEF2			(AUD_IF_BASE_ADDR + 0x208)
#define AUDIF_DAC0_EQ2_R_COEF3			(AUD_IF_BASE_ADDR + 0x20C)
#define AUDIF_DAC0_EQ2_R_COEF4			(AUD_IF_BASE_ADDR + 0x210)
#define AUDIF_DAC0_EQ2_R_COEF5			(AUD_IF_BASE_ADDR + 0x214)
#define AUDIF_DAC0_EQ2_R_COEF6			(AUD_IF_BASE_ADDR + 0x218)
#define AUDIF_DAC0_EQ2_R_COEF7			(AUD_IF_BASE_ADDR + 0x21C)
#define AUDIF_DAC0_DG1_DG2_R_COEF		(AUD_IF_BASE_ADDR + 0x220)
#define AUDIF_DAC1_EQ4_L_COEF0			(AUD_IF_BASE_ADDR + 0x224)
#define AUDIF_DAC1_EQ4_L_COEF1			(AUD_IF_BASE_ADDR + 0x228)
#define AUDIF_DAC1_EQ4_L_COEF2			(AUD_IF_BASE_ADDR + 0x22C)
#define AUDIF_DAC1_EQ4_L_COEF3			(AUD_IF_BASE_ADDR + 0x230)
#define AUDIF_DAC1_EQ4_L_COEF4			(AUD_IF_BASE_ADDR + 0x234)
#define AUDIF_DAC1_EQ4_L_COEF5			(AUD_IF_BASE_ADDR + 0x238)
#define AUDIF_DAC1_EQ4_L_COEF6			(AUD_IF_BASE_ADDR + 0x23C)
#define AUDIF_DAC1_EQ4_L_COEF7			(AUD_IF_BASE_ADDR + 0x240)
#define AUDIF_DAC1_EQ4_L_COEF8			(AUD_IF_BASE_ADDR + 0x244)
#define AUDIF_DAC1_EQ4_L_COEF9			(AUD_IF_BASE_ADDR + 0x248)
#define AUDIF_DAC1_EQ4_L_COEF10			(AUD_IF_BASE_ADDR + 0x24C)
#define AUDIF_DAC1_EQ4_L_COEF11			(AUD_IF_BASE_ADDR + 0x250)
#define AUDIF_DAC1_EQ4_L_COEF12			(AUD_IF_BASE_ADDR + 0x254)
#define AUDIF_DAC1_EQ4_L_COEF13			(AUD_IF_BASE_ADDR + 0x258)
#define AUDIF_DAC1_EQ4_L_COEF14			(AUD_IF_BASE_ADDR + 0x25C)
#define AUDIF_DAC1_EQ4_L_COEF15			(AUD_IF_BASE_ADDR + 0x260)
#define AUDIF_DAC1_EQ2_L_COEF0			(AUD_IF_BASE_ADDR + 0x264)
#define AUDIF_DAC1_EQ2_L_COEF1			(AUD_IF_BASE_ADDR + 0x268)
#define AUDIF_DAC1_EQ2_L_COEF2			(AUD_IF_BASE_ADDR + 0x26C)
#define AUDIF_DAC1_EQ2_L_COEF3			(AUD_IF_BASE_ADDR + 0x270)
#define AUDIF_DAC1_EQ2_L_COEF4			(AUD_IF_BASE_ADDR + 0x274)
#define AUDIF_DAC1_EQ2_L_COEF5			(AUD_IF_BASE_ADDR + 0x278)
#define AUDIF_DAC1_EQ2_L_COEF6			(AUD_IF_BASE_ADDR + 0x27C)
#define AUDIF_DAC1_EQ2_L_COEF7			(AUD_IF_BASE_ADDR + 0x280)
#define AUDIF_DAC1_DG1_DG2_L_COEF		(AUD_IF_BASE_ADDR + 0x284)
#define AUDIF_DAC1_EQ4_R_COEF0			(AUD_IF_BASE_ADDR + 0x288)
#define AUDIF_DAC1_EQ4_R_COEF1			(AUD_IF_BASE_ADDR + 0x28C)
#define AUDIF_DAC1_EQ4_R_COEF2			(AUD_IF_BASE_ADDR + 0x290)
#define AUDIF_DAC1_EQ4_R_COEF3			(AUD_IF_BASE_ADDR + 0x294)
#define AUDIF_DAC1_EQ4_R_COEF4			(AUD_IF_BASE_ADDR + 0x298)
#define AUDIF_DAC1_EQ4_R_COEF5			(AUD_IF_BASE_ADDR + 0x29C)
#define AUDIF_DAC1_EQ4_R_COEF6			(AUD_IF_BASE_ADDR + 0x2A0)
#define AUDIF_DAC1_EQ4_R_COEF7			(AUD_IF_BASE_ADDR + 0x2A4)
#define AUDIF_DAC1_EQ4_R_COEF8			(AUD_IF_BASE_ADDR + 0x2A8)
#define AUDIF_DAC1_EQ4_R_COEF9			(AUD_IF_BASE_ADDR + 0x2AC)
#define AUDIF_DAC1_EQ4_R_COEF10			(AUD_IF_BASE_ADDR + 0x2B0)
#define AUDIF_DAC1_EQ4_R_COEF11			(AUD_IF_BASE_ADDR + 0x2B4)
#define AUDIF_DAC1_EQ4_R_COEF12			(AUD_IF_BASE_ADDR + 0x2B8)
#define AUDIF_DAC1_EQ4_R_COEF13			(AUD_IF_BASE_ADDR + 0x2BC)
#define AUDIF_DAC1_EQ4_R_COEF14			(AUD_IF_BASE_ADDR + 0x2C0)
#define AUDIF_DAC1_EQ4_R_COEF15			(AUD_IF_BASE_ADDR + 0x2C4)
#define AUDIF_DAC1_EQ2_R_COEF0			(AUD_IF_BASE_ADDR + 0x2C8)
#define AUDIF_DAC1_EQ2_R_COEF1			(AUD_IF_BASE_ADDR + 0x2CC)
#define AUDIF_DAC1_EQ2_R_COEF2			(AUD_IF_BASE_ADDR + 0x2D0)
#define AUDIF_DAC1_EQ2_R_COEF3			(AUD_IF_BASE_ADDR + 0x2D4)
#define AUDIF_DAC1_EQ2_R_COEF4			(AUD_IF_BASE_ADDR + 0x2D8)
#define AUDIF_DAC1_EQ2_R_COEF5			(AUD_IF_BASE_ADDR + 0x2DC)
#define AUDIF_DAC1_EQ2_R_COEF6			(AUD_IF_BASE_ADDR + 0x2E0)
#define AUDIF_DAC1_EQ2_R_COEF7			(AUD_IF_BASE_ADDR + 0x2E4)
#define AUDIF_DAC1_DG1_DG2_R_COEF		(AUD_IF_BASE_ADDR + 0x2E8)
#define AUDIF_DAC0_MBDRC_CFG0			(AUD_IF_BASE_ADDR + 0x2EC)
#define AUDIF_DAC0_MBDRC_CFG1			(AUD_IF_BASE_ADDR + 0x2F0)
#define AUDIF_DAC0_MBDRC_LOW_LP_COEF0	(AUD_IF_BASE_ADDR + 0x2F4)
#define AUDIF_DAC0_MBDRC_LOW_LP_COEF1	(AUD_IF_BASE_ADDR + 0x2F8)
#define AUDIF_DAC0_MBDRC_LOW_LP_COEF2	(AUD_IF_BASE_ADDR + 0x2FC)
#define AUDIF_DAC0_MBDRC_LOW_LP_COEF3	(AUD_IF_BASE_ADDR + 0x300)
#define AUDIF_DAC0_MBDRC_LOW_LP_COEF4	(AUD_IF_BASE_ADDR + 0x304)
#define AUDIF_DAC0_MBDRC_LOW_HP_COEF0	(AUD_IF_BASE_ADDR + 0x308)
#define AUDIF_DAC0_MBDRC_LOW_HP_COEF1	(AUD_IF_BASE_ADDR + 0x30C)
#define AUDIF_DAC0_MBDRC_LOW_HP_COEF2	(AUD_IF_BASE_ADDR + 0x310)
#define AUDIF_DAC0_MBDRC_LOW_HP_COEF3	(AUD_IF_BASE_ADDR + 0x314)
#define AUDIF_DAC0_MBDRC_LOW_HP_COEF4	(AUD_IF_BASE_ADDR + 0x318)
#define AUDIF_DAC0_MBDRC_MID_LP_COEF0	(AUD_IF_BASE_ADDR + 0x31C)
#define AUDIF_DAC0_MBDRC_MID_LP_COEF1	(AUD_IF_BASE_ADDR + 0x320)
#define AUDIF_DAC0_MBDRC_MID_LP_COEF2	(AUD_IF_BASE_ADDR + 0x324)
#define AUDIF_DAC0_MBDRC_MID_LP_COEF3	(AUD_IF_BASE_ADDR + 0x328)
#define AUDIF_DAC0_MBDRC_MID_LP_COEF4	(AUD_IF_BASE_ADDR + 0x32C)
#define AUDIF_DAC0_MBDRC_MID_HP_COEF0	(AUD_IF_BASE_ADDR + 0x330)
#define AUDIF_DAC0_MBDRC_MID_HP_COEF1	(AUD_IF_BASE_ADDR + 0x334)
#define AUDIF_DAC0_MBDRC_MID_HP_COEF2	(AUD_IF_BASE_ADDR + 0x338)
#define AUDIF_DAC0_MBDRC_MID_HP_COEF3	(AUD_IF_BASE_ADDR + 0x33C)
#define AUDIF_DAC0_MBDRC_MID_HP_COEF4	(AUD_IF_BASE_ADDR + 0x340)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF0	(AUD_IF_BASE_ADDR + 0x344)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF1	(AUD_IF_BASE_ADDR + 0x348)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF2	(AUD_IF_BASE_ADDR + 0x34C)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF3	(AUD_IF_BASE_ADDR + 0x350)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF4	(AUD_IF_BASE_ADDR + 0x354)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF5	(AUD_IF_BASE_ADDR + 0x358)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF6	(AUD_IF_BASE_ADDR + 0x35C)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF7	(AUD_IF_BASE_ADDR + 0x360)
#define AUDIF_DAC0_MBDRC_LOWDRC_COEF8	(AUD_IF_BASE_ADDR + 0x364)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF0	(AUD_IF_BASE_ADDR + 0x368)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF1	(AUD_IF_BASE_ADDR + 0x36C)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF2	(AUD_IF_BASE_ADDR + 0x370)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF3	(AUD_IF_BASE_ADDR + 0x374)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF4	(AUD_IF_BASE_ADDR + 0x378)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF5	(AUD_IF_BASE_ADDR + 0x37C)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF6	(AUD_IF_BASE_ADDR + 0x380)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF7	(AUD_IF_BASE_ADDR + 0x384)
#define AUDIF_DAC0_MBDRC_MIDDRC_COEF8	(AUD_IF_BASE_ADDR + 0x388)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF0	(AUD_IF_BASE_ADDR + 0x38C)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF1	(AUD_IF_BASE_ADDR + 0x390)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF2	(AUD_IF_BASE_ADDR + 0x394)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF3	(AUD_IF_BASE_ADDR + 0x398)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF4	(AUD_IF_BASE_ADDR + 0x39C)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF5	(AUD_IF_BASE_ADDR + 0x3A0)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF6	(AUD_IF_BASE_ADDR + 0x3A4)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF7	(AUD_IF_BASE_ADDR + 0x3A8)
#define AUDIF_DAC0_MBDRC_HIGHDRC_COEF8	(AUD_IF_BASE_ADDR + 0x3AC)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF0	(AUD_IF_BASE_ADDR + 0x3B0)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF1	(AUD_IF_BASE_ADDR + 0x3B4)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF2	(AUD_IF_BASE_ADDR + 0x3B8)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF3	(AUD_IF_BASE_ADDR + 0x3BC)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF4	(AUD_IF_BASE_ADDR + 0x3C0)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF5	(AUD_IF_BASE_ADDR + 0x3C4)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF6	(AUD_IF_BASE_ADDR + 0x3C8)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF7	(AUD_IF_BASE_ADDR + 0x3CC)
#define AUDIF_DAC0_MBDRC_POSTDRC_COEF8	(AUD_IF_BASE_ADDR + 0x3D0)
#define AUDIF_DAC1_MBDRC_CFG0			(AUD_IF_BASE_ADDR + 0x3D4)
#define AUDIF_DAC1_MBDRC_CFG1			(AUD_IF_BASE_ADDR + 0x3D8)
#define AUDIF_DAC1_MBDRC_LOW_LP_COEF0	(AUD_IF_BASE_ADDR + 0x3DC)
#define AUDIF_DAC1_MBDRC_LOW_LP_COEF1	(AUD_IF_BASE_ADDR + 0x3E0)
#define AUDIF_DAC1_MBDRC_LOW_LP_COEF2	(AUD_IF_BASE_ADDR + 0x3E4)
#define AUDIF_DAC1_MBDRC_LOW_LP_COEF3	(AUD_IF_BASE_ADDR + 0x3E8)
#define AUDIF_DAC1_MBDRC_LOW_LP_COEF4	(AUD_IF_BASE_ADDR + 0x3EC)
#define AUDIF_DAC1_MBDRC_LOW_HP_COEF0	(AUD_IF_BASE_ADDR + 0x3F0)
#define AUDIF_DAC1_MBDRC_LOW_HP_COEF1	(AUD_IF_BASE_ADDR + 0x3F4)
#define AUDIF_DAC1_MBDRC_LOW_HP_COEF2	(AUD_IF_BASE_ADDR + 0x3F8)
#define AUDIF_DAC1_MBDRC_LOW_HP_COEF3	(AUD_IF_BASE_ADDR + 0x3FC)
#define AUDIF_DAC1_MBDRC_LOW_HP_COEF4	(AUD_IF_BASE_ADDR + 0x400)
#define AUDIF_DAC1_MBDRC_MID_LP_COEF0	(AUD_IF_BASE_ADDR + 0x404)
#define AUDIF_DAC1_MBDRC_MID_LP_COEF1	(AUD_IF_BASE_ADDR + 0x408)
#define AUDIF_DAC1_MBDRC_MID_LP_COEF2	(AUD_IF_BASE_ADDR + 0x40C)
#define AUDIF_DAC1_MBDRC_MID_LP_COEF3	(AUD_IF_BASE_ADDR + 0x410)
#define AUDIF_DAC1_MBDRC_MID_LP_COEF4	(AUD_IF_BASE_ADDR + 0x414)
#define AUDIF_DAC1_MBDRC_MID_HP_COEF0	(AUD_IF_BASE_ADDR + 0x418)
#define AUDIF_DAC1_MBDRC_MID_HP_COEF1	(AUD_IF_BASE_ADDR + 0x41C)
#define AUDIF_DAC1_MBDRC_MID_HP_COEF2	(AUD_IF_BASE_ADDR + 0x420)
#define AUDIF_DAC1_MBDRC_MID_HP_COEF3	(AUD_IF_BASE_ADDR + 0x424)
#define AUDIF_DAC1_MBDRC_MID_HP_COEF4	(AUD_IF_BASE_ADDR + 0x428)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF0	(AUD_IF_BASE_ADDR + 0x42C)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF1	(AUD_IF_BASE_ADDR + 0x430)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF2	(AUD_IF_BASE_ADDR + 0x434)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF3	(AUD_IF_BASE_ADDR + 0x438)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF4	(AUD_IF_BASE_ADDR + 0x43C)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF5	(AUD_IF_BASE_ADDR + 0x440)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF6	(AUD_IF_BASE_ADDR + 0x444)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF7	(AUD_IF_BASE_ADDR + 0x448)
#define AUDIF_DAC1_MBDRC_LOWDRC_COEF8	(AUD_IF_BASE_ADDR + 0x44C)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF0	(AUD_IF_BASE_ADDR + 0x450)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF1	(AUD_IF_BASE_ADDR + 0x454)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF2	(AUD_IF_BASE_ADDR + 0x458)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF3	(AUD_IF_BASE_ADDR + 0x45C)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF4	(AUD_IF_BASE_ADDR + 0x460)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF5	(AUD_IF_BASE_ADDR + 0x464)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF6	(AUD_IF_BASE_ADDR + 0x468)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF7	(AUD_IF_BASE_ADDR + 0x46C)
#define AUDIF_DAC1_MBDRC_MIDDRC_COEF8	(AUD_IF_BASE_ADDR + 0x470)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF0	(AUD_IF_BASE_ADDR + 0x474)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF1	(AUD_IF_BASE_ADDR + 0x478)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF2	(AUD_IF_BASE_ADDR + 0x47C)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF3	(AUD_IF_BASE_ADDR + 0x480)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF4	(AUD_IF_BASE_ADDR + 0x484)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF5	(AUD_IF_BASE_ADDR + 0x488)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF6	(AUD_IF_BASE_ADDR + 0x48C)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF7	(AUD_IF_BASE_ADDR + 0x490)
#define AUDIF_DAC1_MBDRC_HIGHDRC_COEF8	(AUD_IF_BASE_ADDR + 0x494)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF0	(AUD_IF_BASE_ADDR + 0x498)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF1	(AUD_IF_BASE_ADDR + 0x49C)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF2	(AUD_IF_BASE_ADDR + 0x4A0)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF3	(AUD_IF_BASE_ADDR + 0x4A4)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF4	(AUD_IF_BASE_ADDR + 0x4A8)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF5	(AUD_IF_BASE_ADDR + 0x4AC)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF6	(AUD_IF_BASE_ADDR + 0x4B0)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF7	(AUD_IF_BASE_ADDR + 0x4B4)
#define AUDIF_DAC1_MBDRC_POSTDRC_COEF8	(AUD_IF_BASE_ADDR + 0x4B8)
#define AUDIF_DAC_LIMITER_THD			(AUD_IF_BASE_ADDR + 0x4BC)
#define AUDIF_DAC_OUTPUT_CFG			(AUD_IF_BASE_ADDR + 0x4C0)
#define AUDIF_IIS_TX_CFG0				(AUD_IF_BASE_ADDR + 0x4C4)
#define AUDIF_IIS_TX_CFG1				(AUD_IF_BASE_ADDR + 0x4C8)
#define AUDIF_IIS_TX_CFG2				(AUD_IF_BASE_ADDR + 0x4CC)
#define AUDIF_IIS_TX_CFG3				(AUD_IF_BASE_ADDR + 0x4D0)
#define AUDIF_IIS_SLOT_EN0				(AUD_IF_BASE_ADDR + 0x4D4)
#define AUDIF_IIS_SLOT_EN1				(AUD_IF_BASE_ADDR + 0x4D8)
#define AUDIF_IIS_FORMAT_CFG			(AUD_IF_BASE_ADDR + 0x4DC)
#define AUDIF_ADC_IIS_CFG0				(AUD_IF_BASE_ADDR + 0x4E0)
#define AUDIF_ADC_IIS_CFG1				(AUD_IF_BASE_ADDR + 0x4E4)
#define AUDIF_ADC_IIS_CFG2				(AUD_IF_BASE_ADDR + 0x4E8)
#define AUDIF_ADC_MUX_CFG				(AUD_IF_BASE_ADDR + 0x4EC)
#define AUDIF_ST0_CFG0					(AUD_IF_BASE_ADDR + 0x4F0)
#define AUDIF_ST0_CFG1					(AUD_IF_BASE_ADDR + 0x4F4)
#define AUDIF_ST0_CFG2					(AUD_IF_BASE_ADDR + 0x4F8)
#define AUDIF_ST0_CFG3					(AUD_IF_BASE_ADDR + 0x4FC)
#define AUDIF_ST1_CFG0					(AUD_IF_BASE_ADDR + 0x500)
#define AUDIF_ST1_CFG1					(AUD_IF_BASE_ADDR + 0x504)
#define AUDIF_ST1_CFG2					(AUD_IF_BASE_ADDR + 0x508)
#define AUDIF_ST1_CFG3					(AUD_IF_BASE_ADDR + 0x50C)
#define AUDIF_ST_DG_STP					(AUD_IF_BASE_ADDR + 0x510)
#define AUDIF_ADC_SRC_CFG0				(AUD_IF_BASE_ADDR + 0x514)
#define AUDIF_ADC_SRC_CFG1				(AUD_IF_BASE_ADDR + 0x518)
#define AUDIF_ADC_DG_STP				(AUD_IF_BASE_ADDR + 0x51C)
#define AUDIF_ADC0_HPF_CFG				(AUD_IF_BASE_ADDR + 0x520)
#define AUDIF_ADC0_DG_CFG				(AUD_IF_BASE_ADDR + 0x524)
#define AUDIF_ADC1_HPF_CFG				(AUD_IF_BASE_ADDR + 0x528)
#define AUDIF_ADC1_DG_CFG				(AUD_IF_BASE_ADDR + 0x52C)
#define AUDIF_ADC2_HPF_CFG				(AUD_IF_BASE_ADDR + 0x530)
#define AUDIF_ADC2_DG_CFG				(AUD_IF_BASE_ADDR + 0x534)
#define AUDIF_ADC3_HPF_CFG				(AUD_IF_BASE_ADDR + 0x538)
#define AUDIF_ADC3_DG_CFG				(AUD_IF_BASE_ADDR + 0x53C)
#define AUDIF_AR_CFG					(AUD_IF_BASE_ADDR + 0x540)
#define FULL_EMPTY_INTR					(AUD_IF_BASE_ADDR + 0x544)
#define AP_FIFO_RD_VAL					(AUD_IF_BASE_ADDR + 0x548)
#define DA0_FIFO_RD_VAL					(AUD_IF_BASE_ADDR + 0x54C)
#define DA1_FIFO_RD_VAL					(AUD_IF_BASE_ADDR + 0x550)
#define BT_FIFO_RD_VAL					(AUD_IF_BASE_ADDR + 0x554)
#define PERIOD_NUM1						(AUD_IF_BASE_ADDR + 0x558)
#define PERIOD_NUM2						(AUD_IF_BASE_ADDR + 0x55C)
#define PERIOD_NUM3						(AUD_IF_BASE_ADDR + 0x560)
#define PERIOD_NUM4						(AUD_IF_BASE_ADDR + 0x564)
#define PERIOD_NUM5						(AUD_IF_BASE_ADDR + 0x568)
#define PERIOD_NUM6						(AUD_IF_BASE_ADDR + 0x56C)
#define PERIOD_NUM7						(AUD_IF_BASE_ADDR + 0x570)
#define PERIOD_NUM8						(AUD_IF_BASE_ADDR + 0x574)
#define PERIOD_NUM9						(AUD_IF_BASE_ADDR + 0x578)
#define DA_AD_BT_MODE					(AUD_IF_BASE_ADDR + 0x57C)
#define FULL_EMPTY_INTR_MASK			(AUD_IF_BASE_ADDR + 0x580)
#define AFULL_AEMPTY_INTR_MASK			(AUD_IF_BASE_ADDR + 0x584)
//#define FULL_EMPTY_INTR_CLR			(AUD_IF_BASE_ADDR + 0x588)
#define EQ_CLR_UPDATE					(AUD_IF_BASE_ADDR + 0x588)
#define AD_FIFO_ENABLE					(AUD_IF_BASE_ADDR + 0x58c)
#define FIFO_CONTROL_AP					(AUD_IF_BASE_ADDR + 0x590)
#define FIFO_CONTROL_AR					(AUD_IF_BASE_ADDR + 0x594)
#define FIFO_CONTROL_DA0				(AUD_IF_BASE_ADDR + 0x598)
#define FIFO_CONTROL_DA1				(AUD_IF_BASE_ADDR + 0x59c)
#define FIFO_CONTROL_DA2				(AUD_IF_BASE_ADDR + 0x5A0)
#define FIFO_CONTROL_AD0				(AUD_IF_BASE_ADDR + 0x5A4)
#define FIFO_CONTROL_AD1				(AUD_IF_BASE_ADDR + 0x5A8)
#define FIFO_CONTROL_AD2				(AUD_IF_BASE_ADDR + 0x5AC)
#define FIFO_CONTROL_AD3				(AUD_IF_BASE_ADDR + 0x5B0)
#define FIFO_CONTROL_AD4				(AUD_IF_BASE_ADDR + 0x5B4)
#define FIFO_PTR_CLR					(AUD_IF_BASE_ADDR + 0x5B8)
#define FIFO_RD_VAL_EXT0				(AUD_IF_BASE_ADDR + 0x5BC)
#define FIFO_RD_VAL_EXT1				(AUD_IF_BASE_ADDR + 0x5C0)
#define FIFO_RD_VAL_EXT2				(AUD_IF_BASE_ADDR + 0x5C4)
#define FIFO_RD_VAL_EXT3				(AUD_IF_BASE_ADDR + 0x5C8)
#define CLKGATE_CTRL					(AUD_IF_BASE_ADDR + 0x5CC)
#define AUDIF_AUD_D_PATH_I2S_SEL		(AUD_IF_BASE_ADDR + 0x5D0)
#define AFIFO_STATUS_AP_L				(AUD_IF_BASE_ADDR + 0x5D4)
#define AFIFO_STATUS_AP_R				(AUD_IF_BASE_ADDR + 0x5D8)
#define AFIFO_STATUS_AR_L				(AUD_IF_BASE_ADDR + 0x5DC)
#define AFIFO_STATUS_AR_R				(AUD_IF_BASE_ADDR + 0x5E0)
#define AFIFO_STATUS_DA0_L				(AUD_IF_BASE_ADDR + 0x5E4)
#define AFIFO_STATUS_DA0_R				(AUD_IF_BASE_ADDR + 0x5E8)
#define AFIFO_STATUS_DA1_L				(AUD_IF_BASE_ADDR + 0x5EC)
#define AFIFO_STATUS_DA1_R				(AUD_IF_BASE_ADDR + 0x5F0)
#define AFIFO_STATUS_DA2_L				(AUD_IF_BASE_ADDR + 0x5F4)
#define AFIFO_STATUS_DA2_R				(AUD_IF_BASE_ADDR + 0x5F8)
#define AFIFO_STATUS_AD0_L				(AUD_IF_BASE_ADDR + 0x5FC)
#define AFIFO_STATUS_AD0_R				(AUD_IF_BASE_ADDR + 0x600)
#define AFIFO_STATUS_AD1_L				(AUD_IF_BASE_ADDR + 0x604)
#define AFIFO_STATUS_AD1_R				(AUD_IF_BASE_ADDR + 0x608)
#define AFIFO_STATUS_AD2_L				(AUD_IF_BASE_ADDR + 0x60C)
#define AFIFO_STATUS_AD2_R				(AUD_IF_BASE_ADDR + 0x610)
#define AFIFO_STATUS_AD3_L				(AUD_IF_BASE_ADDR + 0x614)
#define AFIFO_STATUS_AD3_R				(AUD_IF_BASE_ADDR + 0x618)
#define AFIFO_STATUS_AD4_L				(AUD_IF_BASE_ADDR + 0x61C)
#define AFIFO_STATUS_AD4_R				(AUD_IF_BASE_ADDR + 0x620)
#define ALL_SLOT_SEL_UPDATE				(AUD_IF_BASE_ADDR + 0x624)

/* AUDIF_DAC_FORMAT_CFG 0x50 */
#define DAC0_FORMAT						(0)		//width:2
#define DAC1_FORMAT						(4)		//width:2
#define AP_DAC_FORMAT					(8)		//width:2

/* AUDIF_FS_MODE_CFG 0x54 */
#define AUDIF_WORKING_FS_MODE			(0)		//width:1

/* AUDIF_DAC_SRC_CFG 0x58 */
#define DAC0_SRC_SW						(0)		//width:1
#define DAC0_SRC_MODE					(4)		//width:4
#define DAC1_SRC_SW						(8)		//width:1
#define DAC1_SRC_MODE					(12)	//width:4
#define AP_DAC_SRC_SW					(16)	//width:1
#define AP_DAC_SRC_MODE					(20)	//width:4
#define DAC1_BT_SRC_SW					(24)	//width:1
#define DAC1_BT_SRC_MODE				(28)	//width:2

/* AUDIF_DAC0_DG0_CFG 0x5C */
#define DAC0_DG_EN						(0)		//width:1
#define DAC0_DG_L						(16)	//width:8
#define DAC0_DG_R						(24)	//width:8

/* AUDIF_DAC1_DG0_CFG 0x60 */
#define DAC1_DG_EN						(0)		//width:1
#define DAC1_DG_L						(16)	//width:8
#define DAC1_DG_R						(24)	//width:8

/* AUDIF_DAC_DG0_STP 0x64 */
#define DAC_DG_STP						(0)		//width:9

/* AUDIF_AP_DG_CFG 0x68 */
#define DAC_AP_DG_EN					(0)		//width:1
#define DAC_AP_DG_L						(16)	//width:8
#define DAC_AP_DG_R						(24)	//width:8

/* AUDIF_AP_DG_STP 0x6C */
#define DAC_AP_DG_STP					(0)		//width:9

/* AUDIF_DAC_MIX0_CFG 0x70 */
#define DAC0_MIXER0_SW					(0)		//width:1
#define DAC0_MIXER0_SEL_L				(4)		//width:2
#define DAC0_MIXER0_SEL_R				(8)		//width:2
#define DAC1_MIXER0_SW					(16)	//width:1
#define DAC1_MIXER0_SEL_L				(20)	//width:2
#define DAC1_MIXER0_SEL_R				(24)	//width:2

/* AUDIF_DAC_MIX2_CFG 0x74 */
#define DAC0_MIXER2_SW					(0)		//width:1
#define DAC0_MIXER2_SEL_L				(4)		//width:2
#define DAC0_MIXER2_SEL_R				(8)		//width:2
#define DAC1_MIXER2_SW					(16)	//width:1
#define DAC1_MIXER2_SEL_L				(20)	//width:2
#define DAC1_MIXER2_SEL_R				(24)	//width:2

/* AUDIF_DAC_MIX1_CFG 0x78 */
#define DAC0_MIXER1_SW					(0)		//width:1
#define DAC1_MIXER1_SW					(4)		//width:1

/* AUDIF_DAC0_MIX1_DG_CFG0 0x7C */
#define AUDIO0_SPK_VOL_L				(0)		//width:14
#define AUDIO0_SPK_VOL_R				(16)	//width:14

/* AUDIF_DAC0_MIX1_DG_CFG1 0x80 */
#define VOICE0_SPK_VOL_L				(0)		//width:14
#define VOICE0_SPK_VOL_R				(16)	//width:14

/* AUDIF_DAC1_MIX1_DG_CFG0 0x84 */
#define AUDIO1_SPK_VOL_L				(0)		//width:14
#define AUDIO1_SPK_VOL_R				(16)	//width:14

/* AUDIF_DAC1_MIX1_DG_CFG1 0x88 */
#define VOICE1_SPK_VOL_L				(0)		//width:14
#define VOICE1_SPK_VOL_R				(16)	//width:14

/* AUDIF_DAC_MODULE_SWITCH 0x8C */
#define AUDIO_SW						(0)		//width:1
#define DAC0_L_ADDAP_SEL				(4)		//width:1
#define DAC0_R_ADDAP_SEL				(8)		//width:1
#define DAC0_EQ4_DG1_EQ2_DG2_SW			(16)	//width:4
#define DAC0_DG2_SW						(16)	//width:1
#define DAC0_EQ2_SW						(17)	//width:1
#define DAC0_DG1_SW						(18)	//width:1
#define DAC0_EQ4_SW						(19)	//width:1
#define DAC1_EQ4_DG1_EQ2_DG2_SW			(20)	//width:4
#define DAC1_DG2_SW						(20)	//width:1
#define DAC1_EQ2_SW						(21)	//width:1
#define DAC1_DG1_SW						(22)	//width:1
#define DAC1_EQ4_SW						(23)	//width:1
#define DAC0_EQ6_SW						(24)	//width:1
#define DAC1_EQ6_SW						(28)	//width:1

/* AUDIF_DAC_EQ_DG_STP 0x90 */
#define DAC_EQ_DG_STP					(0)		//width:9

/* AUDIF_DAC0_EQ6_COEF0 0x94 */
#define DAC0_EQ6_H_CFIX1_1				(0)		//width:16

/* AUDIF_DAC0_EQ6_COEF1 0x98 */
#define DAC0_EQ6_H_CFIX1_2				(0)		//width:16
#define DAC0_EQ6_H_CFIX1_3				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF2 0x9C */
#define DAC0_EQ6_H_CFIX1_4				(0)		//width:16
#define DAC0_EQ6_H_CFIX1_5				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF3 0xA0 */
#define DAC0_EQ6_H_CFIX1_6				(0)		//width:16
#define DAC0_EQ6_H_CFIX1_7				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF4 0xA4 */
#define DAC0_EQ6_H_CFIX2_1				(0)		//width:16

/* AUDIF_DAC0_EQ6_COEF5 0xA8 */
#define DAC0_EQ6_H_CFIX2_2				(0)		//width:16
#define DAC0_EQ6_H_CFIX2_3				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF6 0xAC */
#define DAC0_EQ6_H_CFIX2_4				(0)		//width:16
#define DAC0_EQ6_H_CFIX2_5				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF7 0xB0 */
#define DAC0_EQ6_H_CFIX2_6				(0)		//width:16
#define DAC0_EQ6_H_CFIX2_7				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF8 0xB4 */
#define DAC0_EQ6_H_CFIX3_1				(0)		//width:16

/* AUDIF_DAC0_EQ6_COEF9 0xB8 */
#define DAC0_EQ6_H_CFIX3_2				(0)		//width:16
#define DAC0_EQ6_H_CFIX3_3				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF10 0xBC */
#define DAC0_EQ6_H_CFIX3_4				(0)		//width:16
#define DAC0_EQ6_H_CFIX3_5				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF11 0xC0 */
#define DAC0_EQ6_H_CFIX3_6				(0)		//width:16
#define DAC0_EQ6_H_CFIX3_7				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF12 0xC4 */
#define DAC0_EQ6_H_CFIX4_1				(0)		//width:16

/* AUDIF_DAC0_EQ6_COEF13 0xC8 */
#define DAC0_EQ6_H_CFIX4_2				(0)		//width:16
#define DAC0_EQ6_H_CFIX4_3				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF14 0xCC */
#define DAC0_EQ6_H_CFIX4_4				(0)		//width:16
#define DAC0_EQ6_H_CFIX4_5				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF15 0xD0 */
#define DAC0_EQ6_H_CFIX4_6				(0)		//width:16
#define DAC0_EQ6_H_CFIX4_7				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF16 0xD4 */
#define DAC0_EQ6_H_CFIX5_1				(0)		//width:16

/* AUDIF_DAC0_EQ6_COEF17 0xD8 */
#define DAC0_EQ6_H_CFIX5_2				(0)		//width:16
#define DAC0_EQ6_H_CFIX5_3				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF18 0xDC */
#define DAC0_EQ6_H_CFIX5_4				(0)		//width:16
#define DAC0_EQ6_H_CFIX5_5				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF19 0xE0 */
#define DAC0_EQ6_H_CFIX5_6				(0)		//width:16
#define DAC0_EQ6_H_CFIX5_7				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF20 0xE4 */
#define DAC0_EQ6_H_CFIX6_1				(0)		//width:16

/* AUDIF_DAC0_EQ6_COEF21 0xE8 */
#define DAC0_EQ6_H_CFIX6_2				(0)		//width:16
#define DAC0_EQ6_H_CFIX6_3				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF22 0xEC */
#define DAC0_EQ6_H_CFIX6_4				(0)		//width:16
#define DAC0_EQ6_H_CFIX6_5				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF23 0xF0 */
#define DAC0_EQ6_H_CFIX6_6				(0)		//width:16
#define DAC0_EQ6_H_CFIX6_7				(16)	//width:16

/* AUDIF_DAC0_EQ6_COEF24 0xF4 */
#define DAC0_EQ6_H_CFIX7				(0)		//width:16

/* AUDIF_DAC1_EQ6_COEF0 0xF8 */
#define DAC1_EQ6_H_CFIX1_1				(0)		//width:16

/* AUDIF_DAC1_EQ6_COEF1 0xFC */
#define DAC1_EQ6_H_CFIX1_2				(0)		//width:16
#define DAC1_EQ6_H_CFIX1_3				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF2 0x100 */
#define DAC1_EQ6_H_CFIX1_4				(0)		//width:16
#define DAC1_EQ6_H_CFIX1_5				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF3 0x104 */
#define DAC1_EQ6_H_CFIX1_6				(0)		//width:16
#define DAC1_EQ6_H_CFIX1_7				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF4 0x108 */
#define DAC1_EQ6_H_CFIX2_1				(0)		//width:16

/* AUDIF_DAC1_EQ6_COEF5 0x10C */
#define DAC1_EQ6_H_CFIX2_2				(0)		//width:16
#define DAC1_EQ6_H_CFIX2_3				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF6 0x110 */
#define DAC1_EQ6_H_CFIX2_4				(0)		//width:16
#define DAC1_EQ6_H_CFIX2_5				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF7 0x114 */
#define DAC1_EQ6_H_CFIX2_6				(0)		//width:16
#define DAC1_EQ6_H_CFIX2_7				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF8 0x118 */
#define DAC1_EQ6_H_CFIX3_1				(0)		//width:16

/* AUDIF_DAC1_EQ6_COEF9 0x11C */
#define DAC1_EQ6_H_CFIX3_2				(0)		//width:16
#define DAC1_EQ6_H_CFIX3_3				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF10 0x120 */
#define DAC1_EQ6_H_CFIX3_4				(0)		//width:16
#define DAC1_EQ6_H_CFIX3_5				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF11 0x124 */
#define DAC1_EQ6_H_CFIX3_6				(0)		//width:16
#define DAC1_EQ6_H_CFIX3_7				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF12 0x128 */
#define DAC1_EQ6_H_CFIX4_1				(0)		//width:16

/* AUDIF_DAC1_EQ6_COEF13 0x12C */
#define DAC1_EQ6_H_CFIX4_2				(0)		//width:16
#define DAC1_EQ6_H_CFIX4_3				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF14 0x130 */
#define DAC1_EQ6_H_CFIX4_4				(0)		//width:16
#define DAC1_EQ6_H_CFIX4_5				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF15 0x134 */
#define DAC1_EQ6_H_CFIX4_6				(0)		//width:16
#define DAC1_EQ6_H_CFIX4_7				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF16 0x138 */
#define DAC1_EQ6_H_CFIX5_1				(0)		//width:16

/* AUDIF_DAC1_EQ6_COEF17 0x13C */
#define DAC1_EQ6_H_CFIX5_2				(0)		//width:16
#define DAC1_EQ6_H_CFIX5_3				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF18 0x140 */
#define DAC1_EQ6_H_CFIX5_4				(0)		//width:16
#define DAC1_EQ6_H_CFIX5_5				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF19 0x144 */
#define DAC1_EQ6_H_CFIX5_6				(0)		//width:16
#define DAC1_EQ6_H_CFIX5_7				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF20 0x148 */
#define DAC1_EQ6_H_CFIX6_1				(0)		//width:16

/* AUDIF_DAC1_EQ6_COEF21 0x14C */
#define DAC1_EQ6_H_CFIX6_2				(0)		//width:16
#define DAC1_EQ6_H_CFIX6_3				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF22 0x150 */
#define DAC1_EQ6_H_CFIX6_4				(0)		//width:16
#define DAC1_EQ6_H_CFIX6_5				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF23 0x154 */
#define DAC1_EQ6_H_CFIX6_6				(0)		//width:16
#define DAC1_EQ6_H_CFIX6_7				(16)	//width:16

/* AUDIF_DAC1_EQ6_COEF24 0x158 */
#define DAC1_EQ6_H_CFIX7				(0)		//width:16

/* AUDIF_DAC0_EQ4_L_COEF0 0x15C */
#define DAC0_EQ4_H_CFIX1_L1				(0)		//width:16

/* AUDIF_DAC0_EQ4_L_COEF1 0x160 */
#define DAC0_EQ4_H_CFIX1_L2				(0)		//width:16
#define DAC0_EQ4_H_CFIX1_L3				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF2 0x164 */
#define DAC0_EQ4_H_CFIX1_L4				(0)		//width:16
#define DAC0_EQ4_H_CFIX1_L5				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF3 0x168 */
#define DAC0_EQ4_H_CFIX1_L6				(0)		//width:16
#define DAC0_EQ4_H_CFIX1_L7				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF4 0x16C */
#define DAC0_EQ4_H_CFIX2_L1				(0)		//width:16

/* AUDIF_DAC0_EQ4_L_COEF5 0x170 */
#define DAC0_EQ4_H_CFIX2_L2				(0)		//width:16
#define DAC0_EQ4_H_CFIX2_L3				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF6 0x174 */
#define DAC0_EQ4_H_CFIX2_L4				(0)		//width:16
#define DAC0_EQ4_H_CFIX2_L5				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF7 0x178 */
#define DAC0_EQ4_H_CFIX2_L6				(0)		//width:16
#define DAC0_EQ4_H_CFIX2_L7				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF8 0x17C */
#define DAC0_EQ4_H_CFIX3_L1				(0)		//width:16

/* AUDIF_DAC0_EQ4_L_COEF9 0x180 */
#define DAC0_EQ4_H_CFIX3_L2				(0)		//width:16
#define DAC0_EQ4_H_CFIX3_L3				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF10 0x184 */
#define DAC0_EQ4_H_CFIX3_L4				(0)		//width:16
#define DAC0_EQ4_H_CFIX3_L5				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF11 0x188 */
#define DAC0_EQ4_H_CFIX3_L6				(0)		//width:16
#define DAC0_EQ4_H_CFIX3_L7				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF12 0x18C */
#define DAC0_EQ4_H_CFIX4_L1				(0)		//width:16

/* AUDIF_DAC0_EQ4_L_COEF13 0x190 */
#define DAC0_EQ4_H_CFIX4_L2				(0)		//width:16
#define DAC0_EQ4_H_CFIX4_L3				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF14 0x194 */
#define DAC0_EQ4_H_CFIX4_L4				(0)		//width:16
#define DAC0_EQ4_H_CFIX4_L5				(16)	//width:16

/* AUDIF_DAC0_EQ4_L_COEF15 0x198 */
#define DAC0_EQ4_H_CFIX4_L6				(0)		//width:16
#define DAC0_EQ4_H_CFIX4_L7				(16)	//width:16

/* AUDIF_DAC0_EQ2_L_COEF0 0x19C */
#define DAC0_EQ2_H_CFIX1_L1				(0)		//width:16

/* AUDIF_DAC0_EQ2_L_COEF1 0x1A0 */
#define DAC0_EQ2_H_CFIX1_L2				(0)		//width:16
#define DAC0_EQ2_H_CFIX1_L3				(16)	//width:16

/* AUDIF_DAC0_EQ2_L_COEF2 0x1A4 */
#define DAC0_EQ2_H_CFIX1_L4				(0)		//width:16
#define DAC0_EQ2_H_CFIX1_L5				(16)	//width:16

/* AUDIF_DAC0_EQ2_L_COEF3 0x1A8 */
#define DAC0_EQ2_H_CFIX1_L6				(0)		//width:16
#define DAC0_EQ2_H_CFIX1_L7				(16)	//width:16

/* AUDIF_DAC0_EQ2_L_COEF4 0x1AC */
#define DAC0_EQ2_H_CFIX2_L1				(0)		//width:16

/* AUDIF_DAC0_EQ2_L_COEF5 0x1B0 */
#define DAC0_EQ2_H_CFIX2_L2				(0)		//width:16
#define DAC0_EQ2_H_CFIX2_L3				(16)	//width:16

/* AUDIF_DAC0_EQ2_L_COEF6 0x1B4 */
#define DAC0_EQ2_H_CFIX2_L4				(0)		//width:16
#define DAC0_EQ2_H_CFIX2_L5				(16)	//width:16

/* AUDIF_DAC0_EQ2_L_COEF7 0x1B8 */
#define DAC0_EQ2_H_CFIX2_L6				(0)		//width:16
#define DAC0_EQ2_H_CFIX2_L7				(16)	//width:16

/* AUDIF_DAC0_DG1_DG2_L_COEF 0x1BC */
#define DAC0_DG1_H_CFIX_L				(0)		//width:16
#define DAC0_DG2_H_CFIX_L				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF0 0x1C0 */
#define DAC0_EQ4_H_CFIX1_R1				(0)		//width:16

/* AUDIF_DAC0_EQ4_R_COEF1 0x1C4 */
#define DAC0_EQ4_H_CFIX1_R2				(0)		//width:16
#define DAC0_EQ4_H_CFIX1_R3				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF2 0x1C8 */
#define DAC0_EQ4_H_CFIX1_R4				(0)		//width:16
#define DAC0_EQ4_H_CFIX1_R5				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF3 0x1CC */
#define DAC0_EQ4_H_CFIX1_R6				(0)		//width:16
#define DAC0_EQ4_H_CFIX1_R7				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF4 0x1D0 */
#define DAC0_EQ4_H_CFIX2_R1				(0)		//width:16

/* AUDIF_DAC0_EQ4_R_COEF5 0x1D4 */
#define DAC0_EQ4_H_CFIX2_R2				(0)		//width:16
#define DAC0_EQ4_H_CFIX2_R3				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF6 0x1D8 */
#define DAC0_EQ4_H_CFIX2_R4				(0)		//width:16
#define DAC0_EQ4_H_CFIX2_R5				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF7 0x1DC */
#define DAC0_EQ4_H_CFIX2_R6				(0)		//width:16
#define DAC0_EQ4_H_CFIX2_R7				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF8 0x1E0 */
#define DAC0_EQ4_H_CFIX3_R1				(0)		//width:16

/* AUDIF_DAC0_EQ4_R_COEF9 0x1E4 */
#define DAC0_EQ4_H_CFIX3_R2				(0)		//width:16
#define DAC0_EQ4_H_CFIX3_R3				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF10 0x1E8 */
#define DAC0_EQ4_H_CFIX3_R4				(0)		//width:16
#define DAC0_EQ4_H_CFIX3_R5				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF11 0x1EC */
#define DAC0_EQ4_H_CFIX3_R6				(0)		//width:16
#define DAC0_EQ4_H_CFIX3_R7				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF12 0x1F0 */
#define DAC0_EQ4_H_CFIX4_R1				(0)		//width:16

/* AUDIF_DAC0_EQ4_R_COEF13 0x1F4 */
#define DAC0_EQ4_H_CFIX4_R2				(0)		//width:16
#define DAC0_EQ4_H_CFIX4_R3				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF14 0x1F8 */
#define DAC0_EQ4_H_CFIX4_R4				(0)		//width:16
#define DAC0_EQ4_H_CFIX4_R5				(16)	//width:16

/* AUDIF_DAC0_EQ4_R_COEF15 0x1FC */
#define DAC0_EQ4_H_CFIX4_R6				(0)		//width:16
#define DAC0_EQ4_H_CFIX4_R7				(16)	//width:16

/* AUDIF_DAC0_EQ2_R_COEF0 0x200 */
#define DAC0_EQ2_H_CFIX1_R1				(0)		//width:16

/* AUDIF_DAC0_EQ2_R_COEF1 0x204 */
#define DAC0_EQ2_H_CFIX1_R2				(0)		//width:16
#define DAC0_EQ2_H_CFIX1_R3				(16)	//width:16

/* AUDIF_DAC0_EQ2_R_COEF2 0x208 */
#define DAC0_EQ2_H_CFIX1_R4				(0)		//width:16
#define DAC0_EQ2_H_CFIX1_R5				(16)	//width:16

/* AUDIF_DAC0_EQ2_R_COEF3 0x20C */
#define DAC0_EQ2_H_CFIX1_R6				(0)		//width:16
#define DAC0_EQ2_H_CFIX1_R7				(16)	//width:16

/* AUDIF_DAC0_EQ2_R_COEF4 0x210 */
#define DAC0_EQ2_H_CFIX2_R1				(0)		//width:16

/* AUDIF_DAC0_EQ2_R_COEF5 0x214 */
#define DAC0_EQ2_H_CFIX2_R2				(0)		//width:16
#define DAC0_EQ2_H_CFIX2_R3				(16)	//width:16

/* AUDIF_DAC0_EQ2_R_COEF6 0x218 */
#define DAC0_EQ2_H_CFIX2_R4				(0)		//width:16
#define DAC0_EQ2_H_CFIX2_R5				(16)	//width:16

/* AUDIF_DAC0_EQ2_R_COEF7 0x21C */
#define DAC0_EQ2_H_CFIX2_R6				(0)		//width:16
#define DAC0_EQ2_H_CFIX2_R7				(16)	//width:16

/* AUDIF_DAC0_DG1_DG2_R_COEF 0x220 */
#define DAC0_DG1_H_CFIX_R				(0)		//width:16
#define DAC0_DG2_H_CFIX_R				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF0 0x224 */
#define DAC1_EQ4_H_CFIX1_L1				(0)		//width:16

/* AUDIF_DAC1_EQ4_L_COEF1 0x228 */
#define DAC1_EQ4_H_CFIX1_L2				(0)		//width:16
#define DAC1_EQ4_H_CFIX1_L3				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF2 0x22C */
#define DAC1_EQ4_H_CFIX1_L4				(0)		//width:16
#define DAC1_EQ4_H_CFIX1_L5				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF3 0x230 */
#define DAC1_EQ4_H_CFIX1_L6				(0)		//width:16
#define DAC1_EQ4_H_CFIX1_L7				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF4 0x234 */
#define DAC1_EQ4_H_CFIX2_L1				(0)		//width:16

/* AUDIF_DAC1_EQ4_L_COEF5 0x238 */
#define DAC1_EQ4_H_CFIX2_L2				(0)		//width:16
#define DAC1_EQ4_H_CFIX2_L3				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF6 0x23C */
#define DAC1_EQ4_H_CFIX2_L4				(0)		//width:16
#define DAC1_EQ4_H_CFIX2_L5				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF7 0x240 */
#define DAC1_EQ4_H_CFIX2_L6				(0)		//width:16
#define DAC1_EQ4_H_CFIX2_L7				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF8 0x244 */
#define DAC1_EQ4_H_CFIX3_L1				(0)		//width:16

/* AUDIF_DAC1_EQ4_L_COEF9 0x248 */
#define DAC1_EQ4_H_CFIX3_L2				(0)		//width:16
#define DAC1_EQ4_H_CFIX3_L3				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF10 0x24C */
#define DAC1_EQ4_H_CFIX3_L4				(0)		//width:16
#define DAC1_EQ4_H_CFIX3_L5				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF11 0x250 */
#define DAC1_EQ4_H_CFIX3_L6				(0)		//width:16
#define DAC1_EQ4_H_CFIX3_L7				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF12 0x254 */
#define DAC1_EQ4_H_CFIX4_L1				(0)		//width:16

/* AUDIF_DAC1_EQ4_L_COEF13 0x258 */
#define DAC1_EQ4_H_CFIX4_L2				(0)		//width:16
#define DAC1_EQ4_H_CFIX4_L3				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF14 0x25C */
#define DAC1_EQ4_H_CFIX4_L4				(0)		//width:16
#define DAC1_EQ4_H_CFIX4_L5				(16)	//width:16

/* AUDIF_DAC1_EQ4_L_COEF15 0x260 */
#define DAC1_EQ4_H_CFIX4_L6				(0)		//width:16
#define DAC1_EQ4_H_CFIX4_L7				(16)	//width:16

/* AUDIF_DAC1_EQ2_L_COEF0 0x264 */
#define DAC1_EQ2_H_CFIX1_L1				(0)		//width:16

/* AUDIF_DAC1_EQ2_L_COEF1 0x268 */
#define DAC1_EQ2_H_CFIX1_L2				(0)		//width:16
#define DAC1_EQ2_H_CFIX1_L3				(16)	//width:16

/* AUDIF_DAC1_EQ2_L_COEF2 0x26C */
#define DAC1_EQ2_H_CFIX1_L4				(0)		//width:16
#define DAC1_EQ2_H_CFIX1_L5				(16)	//width:16

/* AUDIF_DAC1_EQ2_L_COEF3 0x270 */
#define DAC1_EQ2_H_CFIX1_L6				(0)		//width:16
#define DAC1_EQ2_H_CFIX1_L7				(16)	//width:16

/* AUDIF_DAC1_EQ2_L_COEF4 0x274 */
#define DAC1_EQ2_H_CFIX2_L1				(0)		//width:16

/* AUDIF_DAC1_EQ2_L_COEF5 0x278 */
#define DAC1_EQ2_H_CFIX2_L2				(0)		//width:16
#define DAC1_EQ2_H_CFIX2_L3				(16)	//width:16

/* AUDIF_DAC1_EQ2_L_COEF6 0x27C */
#define DAC1_EQ2_H_CFIX2_L4				(0)		//width:16
#define DAC1_EQ2_H_CFIX2_L5				(16)	//width:16

/* AUDIF_DAC1_EQ2_L_COEF7 0x280 */
#define DAC1_EQ2_H_CFIX2_L6				(0)		//width:16
#define DAC1_EQ2_H_CFIX2_L7				(16)	//width:16

/* AUDIF_DAC1_DG1_DG2_L_COEF 0x284 */
#define DAC1_DG1_H_CFIX_L				(0)		//width:16
#define DAC1_DG2_H_CFIX_L				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF0 0x288 */
#define DAC1_EQ4_H_CFIX1_R1				(0)		//width:16

/* AUDIF_DAC1_EQ4_R_COEF1 0x28C */
#define DAC1_EQ4_H_CFIX1_R2				(0)		//width:16
#define DAC1_EQ4_H_CFIX1_R3				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF2 0x290 */
#define DAC1_EQ4_H_CFIX1_R4				(0)		//width:16
#define DAC1_EQ4_H_CFIX1_R5				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF3 0x294 */
#define DAC1_EQ4_H_CFIX1_R6				(0)		//width:16
#define DAC1_EQ4_H_CFIX1_R7				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF4 0x298 */
#define DAC1_EQ4_H_CFIX2_R1				(0)		//width:16

/* AUDIF_DAC1_EQ4_R_COEF5 0x29C */
#define DAC1_EQ4_H_CFIX2_R2				(0)		//width:16
#define DAC1_EQ4_H_CFIX2_R3				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF6 0x2A0 */
#define DAC1_EQ4_H_CFIX2_R4				(0)		//width:16
#define DAC1_EQ4_H_CFIX2_R5				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF7 0x2A4 */
#define DAC1_EQ4_H_CFIX2_R6				(0)		//width:16
#define DAC1_EQ4_H_CFIX2_R7				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF8 0x2A8 */
#define DAC1_EQ4_H_CFIX3_R1				(0)		//width:16

/* AUDIF_DAC1_EQ4_R_COEF9 0x2AC */
#define DAC1_EQ4_H_CFIX3_R2				(0)		//width:16
#define DAC1_EQ4_H_CFIX3_R3				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF10 0x2B0 */
#define DAC1_EQ4_H_CFIX3_R4				(0)		//width:16
#define DAC1_EQ4_H_CFIX3_R5				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF11 0x2B4 */
#define DAC1_EQ4_H_CFIX3_R6				(0)		//width:16
#define DAC1_EQ4_H_CFIX3_R7				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF12 0x2B8 */
#define DAC1_EQ4_H_CFIX4_R1				(0)		//width:16

/* AUDIF_DAC1_EQ4_R_COEF13 0x2BC */
#define DAC1_EQ4_H_CFIX4_R2				(0)		//width:16
#define DAC1_EQ4_H_CFIX4_R3				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF14 0x2C0 */
#define DAC1_EQ4_H_CFIX4_R4				(0)		//width:16
#define DAC1_EQ4_H_CFIX4_R5				(16)	//width:16

/* AUDIF_DAC1_EQ4_R_COEF15 0x2C4 */
#define DAC1_EQ4_H_CFIX4_R6				(0)		//width:16
#define DAC1_EQ4_H_CFIX4_R7				(16)	//width:16

/* AUDIF_DAC1_EQ2_R_COEF0 0x2C8 */
#define DAC1_EQ2_H_CFIX1_R1				(0)		//width:16

/* AUDIF_DAC1_EQ2_R_COEF1 0x2CC */
#define DAC1_EQ2_H_CFIX1_R2				(0)		//width:16
#define DAC1_EQ2_H_CFIX1_R3				(16)	//width:16

/* AUDIF_DAC1_EQ2_R_COEF2 0x2D0 */
#define DAC1_EQ2_H_CFIX1_R4				(0)		//width:16
#define DAC1_EQ2_H_CFIX1_R5				(16)	//width:16

/* AUDIF_DAC1_EQ2_R_COEF3 0x2D4 */
#define DAC1_EQ2_H_CFIX1_R6				(0)		//width:16
#define DAC1_EQ2_H_CFIX1_R7				(16)	//width:16

/* AUDIF_DAC1_EQ2_R_COEF4 0x2D8 */
#define DAC1_EQ2_H_CFIX2_R1				(0)		//width:16

/* AUDIF_DAC1_EQ2_R_COEF5 0x2DC */
#define DAC1_EQ2_H_CFIX2_R2				(0)		//width:16
#define DAC1_EQ2_H_CFIX2_R3				(16)	//width:16

/* AUDIF_DAC1_EQ2_R_COEF6 0x2E0 */
#define DAC1_EQ2_H_CFIX2_R4				(0)		//width:16
#define DAC1_EQ2_H_CFIX2_R5				(16)	//width:16

/* AUDIF_DAC1_EQ2_R_COEF7 0x2E4 */
#define DAC1_EQ2_H_CFIX2_R6				(0)		//width:16
#define DAC1_EQ2_H_CFIX2_R7				(16)	//width:16

/* AUDIF_DAC1_DG1_DG2_R_COEF 0x2E8 */
#define DAC1_DG1_H_CFIX_R				(0)		//width:16
#define DAC1_DG2_H_CFIX_R				(16)	//width:16

/* AUDIF_DAC0_MBDRC_CFG0 0x2EC */
#define DAC0_MBDRC_SW					(0)		//width:1
#define DAC0_MBDRC_MULTI_BANDS_SW		(4)		//width:1
#define DAC0_MBDRC_LOW_PRE_GAIN			(16)	//width:16

/* AUDIF_DAC0_MBDRC_CFG1 0x2F0 */
#define DAC0_MBDRC_MID_PRE_GAIN			(0)		//width:16
#define DAC0_MBDRC_HIGH_PRE_GAIN		(16)	//width:16

/* AUDIF_DAC0_MBDRC_LOW_LP_COEF0 0x2F4 */
#define DAC0_MBDRC_LOW_LP_COEF1			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_LP_COEF1 0x2F8 */
#define DAC0_MBDRC_LOW_LP_COEF2			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_LP_COEF2 0x2FC */
#define DAC0_MBDRC_LOW_LP_COEF3			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_LP_COEF3 0x300 */
#define DAC0_MBDRC_LOW_LP_COEF4			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_LP_COEF4 0x304 */
#define DAC0_MBDRC_LOW_LP_COEF5			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_HP_COEF0 0x308 */
#define DAC0_MBDRC_LOW_HP_COEF1			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_HP_COEF1 0x30C */
#define DAC0_MBDRC_LOW_HP_COEF2			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_HP_COEF2 0x310 */
#define DAC0_MBDRC_LOW_HP_COEF3			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_HP_COEF3 0x314 */
#define DAC0_MBDRC_LOW_HP_COEF4			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOW_HP_COEF4 0x318 */
#define DAC0_MBDRC_LOW_HP_COEF5			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_LP_COEF0 0x31C */
#define DAC0_MBDRC_MID_LP_COEF1			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_LP_COEF1 0x320 */
#define DAC0_MBDRC_MID_LP_COEF2			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_LP_COEF2 0x324 */
#define DAC0_MBDRC_MID_LP_COEF3			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_LP_COEF3 0x328 */
#define DAC0_MBDRC_MID_LP_COEF4			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_LP_COEF4 0x32C */
#define DAC0_MBDRC_MID_LP_COEF5			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_HP_COEF0 0x330 */
#define DAC0_MBDRC_MID_HP_COEF1			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_HP_COEF1 0x334 */
#define DAC0_MBDRC_MID_HP_COEF2			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_HP_COEF2 0x338 */
#define DAC0_MBDRC_MID_HP_COEF3			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_HP_COEF3 0x33C */
#define DAC0_MBDRC_MID_HP_COEF4			(0)		//width:24

/* AUDIF_DAC0_MBDRC_MID_HP_COEF4 0x340 */
#define DAC0_MBDRC_MID_HP_COEF5			(0)		//width:24

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF0 0x344 */
#define DAC0_LOWDRC_DP_T_MODE			(4)		//width:1
#define DAC0_LOWDRC_DP_T_RISE			(16)	//width:16

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF1 0x348 */
#define DAC0_LOWDRC_DP_T_FALL			(0)		//width:16
#define DAC0_LOWDRC_COMPRESS_LIMIT		(16)	//width:12

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF2 0x34C */
#define DAC0_LOWDRC_COMPRESS_THRESHOLD	(0)		//width:12
#define DAC0_LOWDRC_COMPRESS_RATIO		(16)	//width:16

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF3 0x350 */
#define DAC0_LOWDRC_COMPRESS_HOLD		(0)		//width:16
#define DAC0_LOWDRC_COMPRESS_ATTACK_RATE	(16)	//width:16

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF4 0x354 */
#define DAC0_LOWDRC_COMPRESS_RELEASE_RATE	(0)		//width:16
#define DAC0_LOWDRC_EXPAND_LIMIT		(16)	//width:12

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF5 0x358 */
#define DAC0_LOWDRC_EXPAND_THRESHOLD	(0)		//width:12
#define DAC0_LOWDRC_EXPAND_RATIO		(16)	//width:16

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF6 0x35C */
#define DAC0_LOWDRC_EXPAND_HOLD			(0)		//width:16
#define DAC0_LOWDRC_EXPAND_RELEASE_HOLD (16)	//width:16

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF7 0x360 */
#define DAC0_LOWDRC_EXPAND_ATTACK_RATE	(0)		//width:16
#define DAC0_LOWDRC_EXPAND_RELEASE_RATE (16)	//width:16

/* AUDIF_DAC0_MBDRC_LOWDRC_COEF8 0x364 */
#define DAC0_LOWDRC_LIMITER				(0)		//width:30

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF0 0x368 */
#define DAC0_MIDDRC_DP_T_MODE			(4)		//width:1
#define DAC0_MIDDRC_DP_T_RISE			(16)	//width:16

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF1 0x36C */
#define DAC0_MIDDRC_DP_T_FALL			(0)		//width:16
#define DAC0_MIDDRC_COMPRESS_LIMIT		(16)	//width:12

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF2 0x370 */
#define DAC0_MIDDRC_COMPRESS_THRESHOLD	(0)		//width:12
#define DAC0_MIDDRC_COMPRESS_RATIO		(16)	//width:16

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF3 0x374 */
#define DAC0_MIDDRC_COMPRESS_HOLD		(0)		//width:16
#define DAC0_MIDDRC_COMPRESS_ATTACK_RATE	(16)	//width:16

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF4 0x378 */
#define DAC0_MIDDRC_COMPRESS_RELEASE_RATE	(0)		//width:16
#define DAC0_MIDDRC_EXPAND_LIMIT		(16)	//width:12

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF5 0x37C */
#define DAC0_MIDDRC_EXPAND_THRESHOLD	(0)		//width:12
#define DAC0_MIDDRC_EXPAND_RATIO		(16)	//width:16

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF6 0x380 */
#define DAC0_MIDDRC_EXPAND_HOLD			(0)		//width:16
#define DAC0_MIDDRC_EXPAND_RELEASE_HOLD	(16)	//width:16

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF7 0x384 */
#define DAC0_MIDDRC_EXPAND_ATTACK_RATE	(0)		//width:16
#define DAC0_MIDDRC_EXPAND_RELEASE_RATE	(16)	//width:16

/* AUDIF_DAC0_MBDRC_MIDDRC_COEF8 0x388 */
#define DAC0_MIDDRC_LIMITER				(0)		//width:30

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF0 0x38C */
#define DAC0_HIGHDRC_DP_T_MODE			(4)		//width:1
#define DAC0_HIGHDRC_DP_T_RISE			(16)	//width:16

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF1 0x390 */
#define DAC0_HIGHDRC_DP_T_FALL			(0)		//width:16
#define DAC0_HIGHDRC_COMPRESS_LIMIT		(16)	//width:12

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF2 0x394 */
#define DAC0_HIGHDRC_COMPRESS_THRESHOLD	(0)		//width:12
#define DAC0_HIGHDRC_COMPRESS_RATIO		(16)	//width:16

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF3 0x398 */
#define DAC0_HIGHDRC_COMPRESS_HOLD		(0)		//width:16
#define DAC0_HIGHDRC_COMPRESS_ATTACK_RATE	(16)	//width:16

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF4 0x39C */
#define DAC0_HIGHDRC_COMPRESS_RELEASE_RATE	(0)	//width:16
#define DAC0_HIGHDRC_EXPAND_LIMIT		(16)	//width:12

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF5 0x3A0 */
#define DAC0_HIGHDRC_EXPAND_THRESHOLD	(0)		//width:12
#define DAC0_HIGHDRC_EXPAND_RATIO		(16)	//width:16

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF6 0x3A4 */
#define DAC0_HIGHDRC_EXPAND_HOLD		(0)		//width:16
#define DAC0_HIGHDRC_EXPAND_RELEASE_HOLD	(16)	//width:16

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF7 0x3A8 */
#define DAC0_HIGHDRC_EXPAND_ATTACK_RATE	(0)		//width:16
#define DAC0_HIGHDRC_EXPAND_RELEASE_RATE	(16)	//width:16

/* AUDIF_DAC0_MBDRC_HIGHDRC_COEF8 0x3AC */
#define DAC0_HIGHDRC_LIMITER			(0)		//width:30

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF0 0x3B0 */
#define DAC0_POSTDRC_DP_T_MODE			(4)		//width:1
#define DAC0_POSTDRC_DP_T_RISE			(16)	//width:16

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF1 0x3B4 */
#define DAC0_POSTDRC_DP_T_FALL			(0)		//width:16
#define DAC0_POSTDRC_COMPRESS_LIMIT		(16)	//width:12

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF2 0x3B8 */
#define DAC0_POSTDRC_COMPRESS_THRESHOLD (0)		//width:12
#define DAC0_POSTDRC_COMPRESS_RATIO		(16)	//width:16

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF3 0x3BC */
#define DAC0_POSTDRC_COMPRESS_HOLD		(0)		//width:16
#define DAC0_POSTDRC_COMPRESS_ATTACK_RATE	(16)	//width:16

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF4 0x3C0 */
#define DAC0_POSTDRC_COMPRESS_RELEASE_RATE	(0)	//width:16
#define DAC0_POSTDRC_EXPAND_LIMIT		(16)	//width:12

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF5 0x3C4 */
#define DAC0_POSTDRC_EXPAND_THRESHOLD	(0)		//width:12
#define DAC0_POSTDRC_EXPAND_RATIO		(16)	//width:16

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF6 0x3C8 */
#define DAC0_POSTDRC_EXPAND_HOLD		(0)		//width:16
#define DAC0_POSTDRC_EXPAND_RELEASE_HOLD	(16)	//width:16

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF7 0x3CC */
#define DAC0_POSTDRC_EXPAND_ATTACK_RATE	(0)		//width:16
#define DAC0_POSTDRC_EXPAND_RELEASE_RATE	(16)	//width:16

/* AUDIF_DAC0_MBDRC_POSTDRC_COEF8 0x3D0 */
#define DAC0_POSTDRC_LIMITER			(0)		//width:30

/* AUDIF_DAC1_MBDRC_CFG0 0x3D4 */
#define DAC1_MBDRC_SW					(0)		//width:1
#define DAC1_MBDRC_MULTI_BANDS_SW		(4)		//width:1
#define DAC1_MBDRC_LOW_PRE_GAIN			(16)	//width:16

/* AUDIF_DAC1_MBDRC_CFG1 0x3D8 */
#define DAC1_MBDRC_MID_PRE_GAIN			(0)		//width:16
#define DAC1_MBDRC_HIGH_PRE_GAIN		(16)	//width:16

/* AUDIF_DAC1_MBDRC_LOW_LP_COEF0 0x3DC */
#define DAC1_MBDRC_LOW_LP_COEF1			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_LP_COEF1 0x3E0 */
#define DAC1_MBDRC_LOW_LP_COEF2			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_LP_COEF2 0x3E4 */
#define DAC1_MBDRC_LOW_LP_COEF3			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_LP_COEF3 0x3E8 */
#define DAC1_MBDRC_LOW_LP_COEF4			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_LP_COEF4 0x3EC */
#define DAC1_MBDRC_LOW_LP_COEF5			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_HP_COEF0 0x3F0 */
#define DAC1_MBDRC_LOW_HP_COEF1			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_HP_COEF1 0x3F4 */
#define DAC1_MBDRC_LOW_HP_COEF2			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_HP_COEF2 0x3F8 */
#define DAC1_MBDRC_LOW_HP_COEF3			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_HP_COEF3 0x3FC */
#define DAC1_MBDRC_LOW_HP_COEF4			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOW_HP_COEF4 0x400 */
#define DAC1_MBDRC_LOW_HP_COEF5			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_LP_COEF0 0x404 */
#define DAC1_MBDRC_MID_LP_COEF1			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_LP_COEF1 0x408 */
#define DAC1_MBDRC_MID_LP_COEF2			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_LP_COEF2 0x40C */
#define DAC1_MBDRC_MID_LP_COEF3			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_LP_COEF3 0x410 */
#define DAC1_MBDRC_MID_LP_COEF4			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_LP_COEF4 0x414 */
#define DAC1_MBDRC_MID_LP_COEF5			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_HP_COEF0 0x418 */
#define DAC1_MBDRC_MID_HP_COEF1			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_HP_COEF1 0x41C */
#define DAC1_MBDRC_MID_HP_COEF2			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_HP_COEF2 0x420 */
#define DAC1_MBDRC_MID_HP_COEF3			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_HP_COEF3 0x424 */
#define DAC1_MBDRC_MID_HP_COEF4			(0)		//width:24

/* AUDIF_DAC1_MBDRC_MID_HP_COEF4 0x428 */
#define DAC1_MBDRC_MID_HP_COEF5			(0)		//width:24

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF0 0x42C */
#define DAC1_LOWDRC_DP_T_MODE			(4)		//width:1
#define DAC1_LOWDRC_DP_T_RISE			(16)	//width:16

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF1 0x430 */
#define DAC1_LOWDRC_DP_T_FALL			(0)		//width:16
#define DAC1_LOWDRC_COMPRESS_LIMIT		(16)	//width:12

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF2 0x434 */
#define DAC1_LOWDRC_COMPRESS_THRESHOLD	(0)		//width:12
#define DAC1_LOWDRC_COMPRESS_RATIO		(16)	//width:16

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF3 0x438 */
#define DAC1_LOWDRC_COMPRESS_HOLD		(0)		//width:16
#define DAC1_LOWDRC_COMPRESS_ATTACK_RATE	(16)	//width:16

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF4 0x43C */
#define DAC1_LOWDRC_COMPRESS_RELEASE_RATE	(0)		//width:16
#define DAC1_LOWDRC_EXPAND_LIMIT		(16)	//width:12

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF5 0x440 */
#define DAC1_LOWDRC_EXPAND_THRESHOLD	(0)		//width:12
#define DAC1_LOWDRC_EXPAND_RATIO		(16)	//width:16

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF6 0x444 */
#define DAC1_LOWDRC_EXPAND_HOLD			(0)		//width:16
#define DAC1_LOWDRC_EXPAND_RELEASE_HOLD (16)	//width:16

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF7 0x448 */
#define DAC1_LOWDRC_EXPAND_ATTACK_RATE	(0)		//width:16
#define DAC1_LOWDRC_EXPAND_RELEASE_RATE	(16)	//width:16

/* AUDIF_DAC1_MBDRC_LOWDRC_COEF8 0x44C */
#define DAC1_LOWDRC_LIMITER				(0)		//width:30

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF0 0x450 */
#define DAC1_MIDDRC_DP_T_MODE			(4)		//width:1
#define DAC1_MIDDRC_DP_T_RISE			(16)	//width:16

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF1 0x454 */
#define DAC1_MIDDRC_DP_T_FALL			(0)		//width:16
#define DAC1_MIDDRC_COMPRESS_LIMIT		(16)	//width:12

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF2 0x458 */
#define DAC1_MIDDRC_COMPRESS_THRESHOLD	(0)		//width:12
#define DAC1_MIDDRC_COMPRESS_RATIO		(16)	//width:16

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF3 0x45C */
#define DAC1_MIDDRC_COMPRESS_HOLD		(0)		//width:16
#define DAC1_MIDDRC_COMPRESS_ATTACK_RATE	(16)	//width:16

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF4 0x460 */
#define DAC1_MIDDRC_COMPRESS_RELEASE_RATE	(0)		//width:16
#define DAC1_MIDDRC_EXPAND_LIMIT		(16)	//width:12

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF5 0x464 */
#define DAC1_MIDDRC_EXPAND_THRESHOLD	(0)		//width:12
#define DAC1_MIDDRC_EXPAND_RATIO		(16)	//width:16

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF6 0x468 */
#define DAC1_MIDDRC_EXPAND_HOLD			(0)		//width:16
#define DAC1_MIDDRC_EXPAND_RELEASE_HOLD (16)	//width:16

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF7 0x46C */
#define DAC1_MIDDRC_EXPAND_ATTACK_RATE	(0)		//width:16
#define DAC1_MIDDRC_EXPAND_RELEASE_RATE (16)	//width:16

/* AUDIF_DAC1_MBDRC_MIDDRC_COEF8 0x470 */
#define DAC1_MIDDRC_LIMITER				(0)		//width:30

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF0 0x474 */
#define DAC1_HIGHDRC_DP_T_MODE			(4)		//width:1
#define DAC1_HIGHDRC_DP_T_RISE			(16)	//width:16

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF1 0x478 */
#define DAC1_HIGHDRC_DP_T_FALL			(0)		//width:16
#define DAC1_HIGHDRC_COMPRESS_LIMIT		(16)	//width:12

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF2 0x47C */
#define DAC1_HIGHDRC_COMPRESS_THRESHOLD (0)		//width:12
#define DAC1_HIGHDRC_COMPRESS_RATIO		(16)	//width:16

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF3 0x480 */
#define DAC1_HIGHDRC_COMPRESS_HOLD		(0)		//width:16
#define DAC1_HIGHDRC_COMPRESS_ATTACK_RATE	(16)	//width:16

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF4 0x484 */
#define DAC1_HIGHDRC_COMPRESS_RELEASE_RATE	(0)	//width:16
#define DAC1_HIGHDRC_EXPAND_LIMIT		(16)	//width:12

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF5 0x488 */
#define DAC1_HIGHDRC_EXPAND_THRESHOLD	(0)		//width:12
#define DAC1_HIGHDRC_EXPAND_RATIO		(16)	//width:16

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF6 0x48C */
#define DAC1_HIGHDRC_EXPAND_HOLD		(0)		//width:16
#define DAC1_HIGHDRC_EXPAND_RELEASE_HOLD	(16)	//width:16

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF7 0x490 */
#define DAC1_HIGHDRC_EXPAND_ATTACK_RATE (0)		//width:16
#define DAC1_HIGHDRC_EXPAND_RELEASE_RATE	(16)	//width:16

/* AUDIF_DAC1_MBDRC_HIGHDRC_COEF8 0x494 */
#define DAC1_HIGHDRC_LIMITER			(0)		//width:30

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF0 0x498 */
#define DAC1_POSTDRC_DP_T_MODE			(4)		//width:1
#define DAC1_POSTDRC_DP_T_RISE			(16)	//width:16

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF1 0x49C */
#define DAC1_POSTDRC_DP_T_FALL			(0)		//width:16
#define DAC1_POSTDRC_COMPRESS_LIMIT		(16)	//width:12

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF2 0x4A0 */
#define DAC1_POSTDRC_COMPRESS_THRESHOLD (0)		//width:12
#define DAC1_POSTDRC_COMPRESS_RATIO		(16)	//width:16

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF3 0x4A4 */
#define DAC1_POSTDRC_COMPRESS_HOLD		(0)		//width:16
#define DAC1_POSTDRC_COMPRESS_ATTACK_RATE	(16)	//width:16

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF4 0x4A8 */
#define DAC1_POSTDRC_COMPRESS_RELEASE_RATE	(0)	//width:16
#define DAC1_POSTDRC_EXPAND_LIMIT		(16)	//width:12

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF5 0x4AC */
#define DAC1_POSTDRC_EXPAND_THRESHOLD	(0)		//width:12
#define DAC1_POSTDRC_EXPAND_RATIO		(16)	//width:16

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF6 0x4B0 */
#define DAC1_POSTDRC_EXPAND_HOLD		(0)		//width:16
#define DAC1_POSTDRC_EXPAND_RELEASE_HOLD	(16)	//width:16

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF7 0x4B4 */
#define DAC1_POSTDRC_EXPAND_ATTACK_RATE	(0)		//width:16
#define DAC1_POSTDRC_EXPAND_RELEASE_RATE	(16)	//width:16

/* AUDIF_DAC1_MBDRC_POSTDRC_COEF8 0x4B8 */
#define DAC1_POSTDRC_LIMITER			(0)		//width:30

/* AUDIF_DAC_LIMITER_THD 0x4BC */
#define LIMITER0_TH_SET					(0)		//width:8
#define LIMITER1_TH_SET					(8)		//width:8

/* AUDIF_DAC_OUTPUT_CFG 0x4C0 */
#define DAC0_MUX_L						(0)		//width:2
#define DAC0_MUX_R						(4)		//width:2
#define DAC1_MUX_L						(8)		//width:2
#define DAC1_MUX_R						(12)	//width:2
#define DAC0_L_ADDST_SEL				(16)	//width:2
#define DAC0_R_ADDST_SEL				(20)	//width:2
#define DAC1_L_ADDST_SEL				(24)	//width:2
#define DAC1_R_ADDST_SEL				(28)	//width:2

/* AUDIF_IIS_TX_CFG0 0x4C4 */
#define I2S0_SLOT01_TX_SEL				(0)		//width:2
#define I2S1_SLOT01_TX_SEL				(4)		//width:2
#define I2S2_SLOT01_TX_SEL				(8)		//width:2
#define I2S3_SLOT01_TX_SEL				(12)	//width:2
#define I2S4_SLOT01_TX_SEL				(16)	//width:2

/* AUDIF_IIS_TX_CFG1 0x4C8 */
#define I2S0_SLOT23_TX_SEL				(0)		//width:2
#define I2S1_SLOT23_TX_SEL				(4)		//width:2
#define I2S2_SLOT23_TX_SEL				(8)		//width:2
#define I2S3_SLOT23_TX_SEL				(12)	//width:2
#define I2S4_SLOT23_TX_SEL				(16)	//width:2

/* AUDIF_IIS_TX_CFG2 0x4CC */
#define I2S0_SLOT45_TX_SEL				(0)		//width:2
#define I2S1_SLOT45_TX_SEL				(4)		//width:2
#define I2S2_SLOT45_TX_SEL				(8)		//width:2
#define I2S3_SLOT45_TX_SEL				(12)	//width:2
#define I2S4_SLOT45_TX_SEL				(16)	//width:2

/* AUDIF_IIS_TX_CFG3 0x4D0 */
#define I2S0_SLOT67_TX_SEL				(0)		//width:2
#define I2S1_SLOT67_TX_SEL				(4)		//width:2
#define I2S2_SLOT67_TX_SEL				(8)		//width:2
#define I2S3_SLOT67_TX_SEL				(12)	//width:2
#define I2S4_SLOT67_TX_SEL				(16)	//width:2

/* AUDIF_IIS_SLOT_EN0 0x4D4 */
#define I2S0_SLOT_EN					(0)		//width:8
#define I2S1_SLOT_EN					(8)		//width:8
#define I2S2_SLOT_EN					(16)	//width:8
#define I2S3_SLOT_EN					(24)	//width:8

/* AUDIF_IIS_SLOT_EN1 0x4D8 */
#define I2S4_SLOT_EN					(0)		//width:8

/* AUDIF_IIS_FORMAT_CFG 0x4DC */
#define I2S0_FORMAT						(0)		//width:1
#define I2S1_FORMAT						(4)		//width:1
#define I2S2_FORMAT						(8)		//width:1
#define I2S3_FORMAT						(12)	//width:1
#define I2S4_FORMAT						(16)	//width:1

/* AUDIF_IIS_FORMAT_CFG 0x4E0 */
#define ADC0_L_I2S_IDX_SEL				(0)		//width:3
#define ADC0_L_I2S_CHN_SEL				(4)		//width:3
#define ADC0_R_I2S_IDX_SEL				(8)		//width:3
#define ADC0_R_I2S_CHN_SEL				(12)	//width:3
#define ADC1_L_I2S_IDX_SEL				(16)	//width:3
#define ADC1_L_I2S_CHN_SEL				(20)	//width:3
#define ADC1_R_I2S_IDX_SEL				(24)	//width:3
#define ADC1_R_I2S_CHN_SEL				(28)	//width:3

/* AUDIF_IIS_FORMAT_CFG 0x4E4 */
#define ADC2_L_I2S_IDX_SEL				(0)		//width:3
#define ADC2_L_I2S_CHN_SEL				(4)		//width:3
#define ADC2_R_I2S_IDX_SEL				(8)		//width:3
#define ADC2_R_I2S_CHN_SEL				(12)	//width:3
#define ADC3_L_I2S_IDX_SEL				(16)	//width:3
#define ADC3_L_I2S_CHN_SEL				(20)	//width:3
#define ADC3_R_I2S_IDX_SEL				(24)	//width:3
#define ADC3_R_I2S_CHN_SEL				(28)	//width:3

/* AUDIF_IIS_FORMAT_CFG 0x4E8 */
#define ADC4_I2S_IDX_SEL				(0)		//width:3
#define ADC4_I2S_CHN_SEL				(4)		//width:3

/* AUDIF_ADC_MUX_CFG 0x4EC */
#define ADC0_DATA_SEL					(0)		//width:3
#define ADC1_DATA_SEL					(4)		//width:3
#define ADC2_DATA_SEL					(8)		//width:3
#define ADC3_DATA_SEL					(12)	//width:3

/* AUDIF_ST0_CFG0 0x4F0 */
#define ST0_EN							(0)		//width:1
#define ST0_MUX_AD_SEL					(4)		//width:2
#define ST0_MUX_CHN_SEL					(8)		//width:2
#define ST0_HPF_EN						(12)	//width:1
#define ST0_HPF_N						(16)	//width:4
#define ST0_NG_EN						(24)	//width:1

/* AUDIF_ST0_CFG1 0x4F4 */
#define ST0_NG_OPEN_T					(0)		//width:24

/* AUDIF_ST0_CFG2 0x4F8 */
#define ST0_NG_COLSE_T					(0)		//width:24

/* AUDIF_ST0_CFG3 0x4FC */
#define ST0_NG_RATIO_CUT				(0)		//width:24
#define ST0_DG							(24)	//width:8

/* AUDIF_ST1_CFG0 0x500 */
#define ST1_EN							(0)		//width:1
#define ST1_MUX_AD_SEL					(4)		//width:2
#define ST1_MUX_CHN_SEL					(8)		//width:2
#define ST1_HPF_EN						(12)	//width:1
#define ST1_HPF_N						(16)	//width:4
#define ST1_NG_EN						(24)	//width:1

/* AUDIF_ST1_CFG1 0x504 */
#define ST1_NG_OPEN_T					(0)		//width:24

/* AUDIF_ST1_CFG2 0x508 */
#define ST1_NG_COLSE_T					(0)		//width:24

/* AUDIF_ST1_CFG3 0x50C */
#define ST1_NG_RATIO_CUT				(0)		//width:24
#define ST1_DG							(24)	//width:8

/* AUDIF_ST_DG_STP 0x510 */
#define ST_DG_STP						(0)		//width:9

/* AUDIF_ADC_SRC_CFG0 0x514 */
#define ADC0_SRC_SW						(0)		//width:1
#define ADC0_SRC_MODE					(4)		//width:4
#define ADC1_SRC_SW						(8)		//width:1
#define ADC1_SRC_MODE					(12)	//width:4
#define ADC1_BT_SRC_SW					(16)	//width:1
#define ADC1_BT_SRC_MODE				(20)	//width:2
#define ADC2_SRC_SW						(24)	//width:1
#define ADC2_SRC_MODE					(28)	//width:4

/* AUDIF_ADC_SRC_CFG1 0x518 */
#define ADC3_SRC_SW						(0)		//width:1
#define ADC3_SRC_MODE					(4)		//width:4

/* AUDIF_ADC_DG_STP 0x51C */
#define ADC_DG_STP						(0)		//width:9

/* AUDIF_ADC0_HPF_CFG 0x520 */
#define ADC0_HPF_EN						(0)		//width:1
#define ADC0_L_HPF_N					(16)	//width:4
#define ADC0_R_HPF_N					(24)	//width:4

/* AUDIF_ADC0_DG_CFG 0x524 */
#define ADC0_DG_EN						(0)		//width:1
#define ADC0_L_DG						(16)	//width:8
#define ADC0_R_DG						(24)	//width:8

/* AUDIF_ADC1_HPF_CFG 0x528 */
#define ADC1_HPF_EN						(0)		//width:1
#define ADC1_L_HPF_N					(16)	//width:4
#define ADC1_R_HPF_N					(24)	//width:4

/* AUDIF_ADC1_DG_CFG 0x52C */
#define ADC1_DG_EN						(0)		//width:1
#define ADC1_L_DG						(16)	//width:8
#define ADC1_R_DG						(24)	//width:8

/* AUDIF_ADC2_HPF_CFG 0x530 */
#define ADC2_HPF_EN						(0)		//width:1
#define ADC2_L_HPF_N					(16)	//width:4
#define ADC2_R_HPF_N					(24)	//width:4

/* AUDIF_ADC2_DG_CFG 0x534 */
#define ADC2_DG_EN						(0)		//width:1
#define ADC2_L_DG						(16)	//width:8
#define ADC2_R_DG						(24)	//width:8

/* AUDIF_ADC3_HPF_CFG 0x538 */
#define ADC3_HPF_EN						(0)		//width:1
#define ADC3_L_HPF_N					(16)	//width:4
#define ADC3_R_HPF_N					(24)	//width:4

/* AUDIF_ADC3_DG_CFG 0x53C */
#define ADC3_DG_EN						(0)		//width:1
#define ADC3_L_DG						(16)	//width:8
#define ADC3_R_DG						(24)	//width:8

/* AUDIF_AR_CFG 0x540 */
#define AR_MUX_L						(0)		//width:3
#define AR_MUX_R						(4)		//width:3
#define AR_SRC_SW						(8)		//width:1
#define AR_SRC_MODE						(12)	//width:4

/* FULL_EMPTY_INTR 0x544 */
#define FULL_MARK_AP_L					(0)
#define FULL_MARK_AP_R					(1)
#define EMPTY_MARK_AR_L					(2)
#define EMPTY_MARK_AR_R					(3)
#define FULL_MARK_DA0_L					(4)
#define FULL_MARK_DA0_R					(5)
#define FULL_MARK_DA1_L					(6)
#define FULL_MARK_DA1_R					(7)
#define FULL_MARK_DA2_L					(8)
#define FULL_MARK_DA2_R					(9)
#define EMPTY_MARK_AD0_L				(10)
#define EMPTY_MARK_AD0_R				(11)
#define EMPTY_MARK_AD1_L				(12)
#define EMPTY_MARK_AD1_R				(13)
#define EMPTY_MARK_AD2_L				(14)
#define EMPTY_MARK_AD2_R				(15)
#define EMPTY_MARK_AD3_L				(16)
#define EMPTY_MARK_AD3_R				(17)
#define EMPTY_MARK_AD4_L				(18)
#define EMPTY_MARK_AD4_R				(19)

/* AP_FIFO_RD_VAL 0x548 */
#define AP_FIFO_RD_WAIT					(0)		//width:16
#define AP_FIFO_RD_RATIO				(16)	//width:16

/* DA0_FIFO_RD_VAL 0x54C */
#define DA0_FIFO_RD_WAIT				(0)		//width:16
#define DA0_FIFO_RD_RATIO				(16)	//width:16

/* DA1_FIFO_RD_VAL 0x550 */
#define DA1_FIFO_RD_WAIT				(0)		//width:16
#define DA1_FIFO_RD_RATIO				(16)	//width:16

/* BT_FIFO_RD_VAL 0x554 */
#define BT_FIFO_RD_WAIT					(0)		//width:16
#define BT_FIFO_RD_RATIO				(16)	//width:16

/* PERIOD_NUM1 0x558 */
#define PERIOD_NUM1_REG					(0)		//width:16

/* PERIOD_NUM2 0x55C */
#define PERIOD_NUM2_REG					(0)		//width:16

/* PERIOD_NUM3 0x560 */
#define PERIOD_NUM3_REG					(0)		//width:16

/* PERIOD_NUM4 0x564 */
#define PERIOD_NUM4_REG					(0)		//width:16

/* PERIOD_NUM5 0x568 */
#define PERIOD_NUM5_REG					(0)		//width:16

/* PERIOD_NUM6 0x56C */
#define PERIOD_NUM6_REG					(0)		//width:16

/* PERIOD_NUM7 0x570 */
#define PERIOD_NUM7_REG					(0)		//width:16

/* PERIOD_NUM8 0x574 */
#define PERIOD_NUM8_REG					(0)		//width:16

/* PERIOD_NUM9 0x578 */
#define PERIOD_NUM9_REG					(0)		//width:16

/* DA_AD_BT_MODE 0x57C */
#define AP_ON_DA0_MODE					(0)		//width:1
#define DA0_AP_MODE						(4)		//width:2
#define DA1_MODE						(5)		//width:2

/* FULL_EMPTY_INTR_MASK 0x580 */
#define FULL_AP_L_MASK					(0)		//width:1
#define FULL_AP_R_MASK					(1)		//width:1
#define EMPTY_AR_L_MASK					(2)		//width:1
#define EMPTY_AR_R_MASK					(3)		//width:1
#define FULL_DA0_L_MASK					(4)		//width:1
#define FULL_DA0_R_MASK					(5)		//width:1
#define FULL_DA1_L_MASK					(6)		//width:1
#define FULL_DA1_R_MASK					(7)		//width:1
#define FULL_DA2_L_MASK					(8)		//width:1
#define FULL_DA2_R_MASK					(9)		//width:1
#define EMPTY_AD0_L_MASK				(10)	//width:1
#define EMPTY_AD0_R_MASK				(11)	//width:1
#define EMPTY_AD1_L_MASK				(12)	//width:1
#define EMPTY_AD1_R_MASK				(13)	//width:1
#define EMPTY_AD2_L_MASK				(14)	//width:1
#define EMPTY_AD2_R_MASK				(15)	//width:1
#define EMPTY_AD3_L_MASK				(16)	//width:1
#define EMPTY_AD3_R_MASK				(17)	//width:1
#define EMPTY_AD4_L_MASK				(18)	//width:1
#define EMPTY_AD5_R_MASK				(19)	//width:1

/* AFULL_AEMPTY_INTR_MASK 0x584 */
#define AEMPTY_AP_L_MASK				(0)		//width:1
#define AEMPTY_AP_R_MASK				(1)		//width:1
#define AFULL_AR_L_MASK					(2)		//width:1
#define AFULL_AR_R_MASK					(3)		//width:1
#define AEMPTY_DA0_L_MASK				(4)		//width:1
#define AEMPTY_DA0_R_MASK				(5)		//width:1
#define AEMPTY_DA1_L_MASK				(6)		//width:1
#define AEMPTY_DA1_R_MASK				(7)		//width:1
#define AEMPTY_DA2_L_MASK				(8)		//width:1
#define AEMPTY_DA2_R_MASK				(9)		//width:1
#define AFULL_AD0_L_MASK				(10)	//width:1
#define AFULL_AD0_R_MASK				(11)	//width:1
#define AFULL_AD1_L_MASK				(12)	//width:1
#define AFULL_AD1_R_MASK				(13)	//width:1
#define AFULL_AD2_L_MASK				(14)	//width:1
#define AFULL_AD2_R_MASK				(15)	//width:1
#define AFULL_AD3_L_MASK				(16)	//width:1
#define AFULL_AD3_R_MASK				(17)	//width:1
#define AFULL_AD4_L_MASK				(18)	//width:1
#define AFULL_AD4_R_MASK				(19)	//width:1

/* EQ_CLR_UPDATE 0x588 */
#define EQ4_CLR_DA0						(0)		//width:1
#define EQ4_CLR_DA1						(1)		//width:1
#define EQ4_REG_UPDATE_DA0				(4)		//width:1
#define EQ4_REG_UPDATE_DA1				(5)		//width:1
#define EQ2_CLR_DA0						(8)		//width:1
#define EQ2_CLR_DA1						(9)		//width:1
#define EQ2_REG_UPDATE_DA0				(12)	//width:1
#define EQ2_REG_UPDATE_DA1				(13)	//width:1
#define EQ6_CLR_DA0						(16)	//width:1
#define EQ6_CLR_DA1						(17)	//width:1
#define EQ6_REG_UPDATE_DA0				(20)	//width:1
#define EQ6_REG_UPDATE_DA1				(21)	//width:1

/* AD_FIFO_ENABLE 0x58c */
#define AR_FIFO_ENABLE					(0)		//width:1
#define AD0_FIFO_ENABLE					(1)		//width:1
#define AD1_FIFO_ENABLE					(2)		//width:1
#define AD2_FIFO_ENABLE					(3)		//width:1
#define AD3_FIFO_ENABLE					(4)		//width:1
#define AD4_FIFO_ENABLE					(5)		//width:1

/* FIFO_CONTROL_AP 0x590 */
#define FIFO_FULL_WATERMARK_AP			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_AP			(16)	//width:10

/* FIFO_CONTROL_AR 0x594 */
#define FIFO_FULL_WATERMARK_AR			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_AR			(16)	//width:10

/* FIFO_CONTROL_DA0 0x598 */
#define FIFO_FULL_WATERMARK_DA0			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_DA0		(16)	//width:10

/* FIFO_CONTROL_DA1 0x59C */
#define FIFO_FULL_WATERMARK_DA1			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_DA1		(16)	//width:10

/* FIFO_CONTROL_DA2 0x5A0 */
#define FIFO_FULL_WATERMARK_DA2			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_DA2		(16)	//width:10

/* FIFO_CONTROL_AD0 0x5A4 */
#define FIFO_FULL_WATERMARK_AD0			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_AD0		(16)	//width:10

/* FIFO_CONTROL_AD1 0x5A8 */
#define FIFO_FULL_WATERMARK_AD1			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_AD1		(16)	//width:10

/* FIFO_CONTROL_AD2 0x5AC */
#define FIFO_FULL_WATERMARK_AD2			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_AD2		(16)	//width:10

/* FIFO_CONTROL_AD1 0x5B0 */
#define FIFO_FULL_WATERMARK_AD3			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_AD3		(16)	//width:10

/* FIFO_CONTROL_AD2 0x5B4 */
#define FIFO_FULL_WATERMARK_AD4			(0)		//width:10
#define FIFO_EMPTY_WATERMARK_AD4		(16)	//width:10

/* FIFO_PTR_CLR 0x5B8 */
#define FIFO_CLR_AP_L					(0)		//width:1
#define FIFO_CLR_AP_R					(1)		//width:1
#define FIFO_CLR_DA0_L					(2)		//width:1
#define FIFO_CLR_DA0_R					(3)		//width:1
#define FIFO_CLR_DA1_L					(4)		//width:1
#define FIFO_CLR_DA1_R					(5)		//width:1
#define FIFO_CLR_DA2_L					(6)		//width:1
#define FIFO_CLR_DA2_R					(7)		//width:1
#define FIFO_CLR_EXT0					(8)		//width:1
#define FIFO_CLR_EXT1					(9)		//width:1
#define FIFO_CLR_EXT2					(10)	//width:1
#define FIFO_CLR_EXT3					(11)	//width:1

/* FIFO_RD_VAL_EXT0 0x5BC */
#define FIFO_RD_WAIT_EXT0				(0)		//width:16
#define FIFO_RD_RATIO_EXT0				(16)	//width:16

/* FIFO_RD_VAL_EXT1 0x5C0 */
#define FIFO_RD_WAIT_EXT1				(0)		//width:16
#define FIFO_RD_RATIO_EXT1				(16)	//width:16

/* FIFO_RD_VAL_EXT2 0x5C4 */
#define FIFO_RD_WAIT_EXT2				(0)		//width:16
#define FIFO_RD_RATIO_EXT2				(16)	//width:16

/* FIFO_RD_VAL_EXT3 0x5C8 */
#define FIFO_RD_WAIT_EXT3				(0)		//width:16
#define FIFO_RD_RATIO_EXT3				(16)	//width:16

/* CLKGATE_CTRL 0x5CC */
#define AUDIF_CKGATE_EN					(0)		//width:10

/* AUDIF_AUD_D_PATH_I2S_SEL 0x5D0 */
#define AUDIF_AUD_D_PATH_I2S_SEL_REG	(0)		//width:3

/* AFIFO_STATUS_AP_L 0x5D4 */
#define RAM_WADDR_AP_L					(0)		//width:9
#define RAM_RADDR_AP_L					(9)		//width:9
#define RAM_WATER_LINE_AP_L				(18)	//width:10
#define AFIFO_EMPTY_AP_L				(28)	//width:1
#define RAM_AE_AP_L						(29)	//width:1
#define RAM_AF_AP_L						(30)	//width:1
#define RAM_FULL_AP_L					(31)	//width:1

/* AFIFO_STATUS_AP_R 0x5D8 */
#define RAM_WADDR_AP_R					(0)		//width:9
#define RAM_RADDR_AP_R					(9)		//width:9
#define RAM_WATER_LINE_AP_R				(18)	//width:10
#define AFIFO_EMPTY_AP_R				(28)	//width:1
#define RAM_AE_AP_R						(29)	//width:1
#define RAM_AF_AP_R						(30)	//width:1
#define RAM_FULL_AP_R					(31)	//width:1

/* AFIFO_STATUS_AR_L 0x5DC */
#define RAM_WADDR_AR_L					(0)		//width:9
#define RAM_RADDR_AR_L					(9)		//width:9
#define RAM_WATER_LINE_AR_L				(18)	//width:10
#define RAM_EMPTY_AR_L					(28)	//width:1
#define RAM_AE_AP_L						(29)	//width:1
#define RAM_AF_AP_L						(30)	//width:1
#define AFIFO_FULL_AP_L					(31)	//width:1

/* AFIFO_STATUS_AR_R 0x5E0 */
#define RAM_WADDR_AR_R					(0)		//width:9
#define RAM_RADDR_AR_R					(9)		//width:9
#define RAM_WATER_LINE_AR_R				(18)	//width:10
#define RAM_EMPTY_AR_R					(28)	//width:1
#define RAM_AE_AR_R						(29)	//width:1
#define RAM_AF_AR_R						(30)	//width:1
#define AFIFO_FULL_AR_R					(31)	//width:1

/* AFIFO_STATUS_DA0_L 0x5E4 */
#define RAM_WADDR_DA0_L					(0)		//width:9
#define RAM_RADDR_DA0_L					(9)		//width:9
#define RAM_WATER_LINE_DA0_L			(18)	//width:10
#define AFIFO_EMPTY_DA0_L				(28)	//width:1
#define RAM_AE_DA0_L					(29)	//width:1
#define RAM_AF_DA0_L					(30)	//width:1
#define RAM_FULL_DA0_L					(31)	//width:1

/* AFIFO_STATUS_DA0_R 0x5E8 */
#define RAM_WADDR_DA0_R					(0)		//width:9
#define RAM_RADDR_DA0_R					(9)		//width:9
#define RAM_WATER_LINE_DA0_R			(18)	//width:10
#define AFIFO_EMPTY_DA0_R				(28)	//width:1
#define RAM_AE_DA0_R					(29)	//width:1
#define RAM_AF_DA0_R					(30)	//width:1
#define RAM_FULL_DA0_R					(31)	//width:1

/* AFIFO_STATUS_DA1_L 0x5EC */
#define RAM_WADDR_DA1_L					(0)		//width:9
#define RAM_RADDR_DA1_L					(9)		//width:9
#define RAM_WATER_LINE_DA1_L			(18)	//width:10
#define AFIFO_EMPTY_DA1_L				(28)	//width:1
#define RAM_AE_DA1_L					(29)	//width:1
#define RAM_AF_DA1_L					(30)	//width:1
#define RAM_FULL_DA1_L					(31)	//width:1

/* AFIFO_STATUS_DA1_R 0x5F0 */
#define RAM_WADDR_DA1_R					(0)		//width:9
#define RAM_RADDR_DA1_R					(9)		//width:9
#define RAM_WATER_LINE_DA1_R			(18)	//width:10
#define AFIFO_EMPTY_DA1_R				(28)	//width:1
#define RAM_AE_DA1_R					(29)	//width:1
#define RAM_AF_DA1_R					(30)	//width:1
#define RAM_FULL_DA1_R					(31)	//width:1

/* AFIFO_STATUS_DA2_L 0x5F4 */
#define RAM_WADDR_DA2_L					(0)		//width:9
#define RAM_RADDR_DA2_L					(9)		//width:9
#define RAM_WATER_LINE_DA2_L			(18)	//width:10
#define AFIFO_EMPTY_DA2_L				(28)	//width:1
#define RAM_AE_DA2_L					(29)	//width:1
#define RAM_AF_DA2_L					(30)	//width:1
#define RAM_FULL_DA2_L					(31)	//width:1

/* AFIFO_STATUS_DA2_R 0x5F8 */
#define RAM_WADDR_DA2_R					(0)		//width:9
#define RAM_RADDR_DA2_R					(9)		//width:9
#define RAM_WATER_LINE_DA2_R			(18)	//width:10
#define AFIFO_EMPTY_DA2_R				(28)	//width:1
#define RAM_AE_DA2_R					(29)	//width:1
#define RAM_AF_DA2_R					(30)	//width:1
#define RAM_FULL_DA2_R					(31)	//width:1

/* AFIFO_STATUS_AD0_L 0x5FC */
#define RAM_WADDR_AD0_L					(0)		//width:9
#define RAM_RADDR_AD0_L					(9)		//width:9
#define RAM_WATER_LINE_AD0_L			(18)	//width:10
#define RAM_EMPTY_AD0_L					(28)	//width:1
#define RAM_AE_AD0_L					(29)	//width:1
#define RAM_AF_AD0_L					(30)	//width:1
#define AFIFO_FULL_AD0_L				(31)	//width:1

/* AFIFO_STATUS_AD0_R 0x600 */
#define RAM_WADDR_AD0_R					(0)		//width:9
#define RAM_RADDR_AD0_R					(9)		//width:9
#define RAM_WATER_LINE_AD0_R			(18)	//width:10
#define RAM_EMPTY_AD0_R					(28)	//width:1
#define RAM_AE_AD0_R					(29)	//width:1
#define RAM_AF_AD0_R					(30)	//width:1
#define AFIFO_FULL_AD0_R				(31)	//width:1

/* AFIFO_STATUS_AD1_L 0x604 */
#define RAM_WADDR_AD1_L					(0)		//width:9
#define RAM_RADDR_AD1_L					(9)		//width:9
#define RAM_WATER_LINE_AD1_L			(18)	//width:10
#define RAM_EMPTY_AD1_L					(28)	//width:1
#define RAM_AE_AD1_L					(29)	//width:1
#define RAM_AF_AD1_L					(30)	//width:1
#define AFIFO_FULL_AD1_L				(31)	//width:1

/* AFIFO_STATUS_AD1_R 0x608 */
#define RAM_WADDR_AD1_R					(0)		//width:9
#define RAM_RADDR_AD1_R					(9)		//width:9
#define RAM_WATER_LINE_AD1_R			(18)	//width:10
#define RAM_EMPTY_AD1_R					(28)	//width:1
#define RAM_AE_AD1_R					(29)	//width:1
#define RAM_AF_AD1_R					(30)	//width:1
#define AFIFO_FULL_AD1_R				(31)	//width:1

/* AFIFO_STATUS_AD2_L 0x60C */
#define RAM_WADDR_AD2_L					(0)		//width:9
#define RAM_RADDR_AD2_L					(9)		//width:9
#define RAM_WATER_LINE_AD2_L			(18)	//width:10
#define RAM_EMPTY_AD2_L					(28)	//width:1
#define RAM_AE_AD2_L					(29)	//width:1
#define RAM_AF_AD2_L					(30)	//width:1
#define AFIFO_FULL_AD2_L				(31)	//width:1

/* AFIFO_STATUS_AD2_R 0x610 */
#define RAM_WADDR_AD2_R					(0)		//width:9
#define RAM_RADDR_AD2_R					(9)		//width:9
#define RAM_WATER_LINE_AD2_R			(18)	//width:10
#define RAM_EMPTY_AD2_R					(28)	//width:1
#define RAM_AE_AD2_R					(29)	//width:1
#define RAM_AF_AD2_R					(30)	//width:1
#define AFIFO_FULL_AD2_R				(31)	//width:1

/* AFIFO_STATUS_AD3_L 0x614 */
#define RAM_WADDR_AD3_L					(0)		//width:9
#define RAM_RADDR_AD3_L					(9)		//width:9
#define RAM_WATER_LINE_AD3_L			(18)	//width:10
#define RAM_EMPTY_AD3_L					(28)	//width:1
#define RAM_AE_AD3_L					(29)	//width:1
#define RAM_AF_AD3_L					(30)	//width:1
#define AFIFO_FULL_AD3_L				(31)	//width:1

/* AFIFO_STATUS_AD3_R 0x618 */
#define RAM_WADDR_AD3_R					(0)		//width:9
#define RAM_RADDR_AD3_R					(9)		//width:9
#define RAM_WATER_LINE_AD3_R			(18)	//width:10
#define RAM_EMPTY_AD3_R					(28)	//width:1
#define RAM_AE_AD3_R					(29)	//width:1
#define RAM_AF_AD3_R					(30)	//width:1
#define AFIFO_FULL_AD3_R				(31)	//width:1

/* AFIFO_STATUS_AD4_L 0x61C */
#define RAM_WADDR_AD4_L					(0)		//width:9
#define RAM_RADDR_AD4_L					(9)		//width:9
#define RAM_WATER_LINE_AD4_L			(18)	//width:10
#define RAM_EMPTY_AD4_L					(28)	//width:1
#define RAM_AE_AD4_L					(29)	//width:1
#define RAM_AF_AD4_L					(30)	//width:1
#define AFIFO_FULL_AD4_L				(31)	//width:1

/* AFIFO_STATUS_AD4_R 0x620 */
#define RAM_WADDR_AD4_R					(0)		//width:9
#define RAM_RADDR_AD4_R					(9)		//width:9
#define RAM_WATER_LINE_AD4_R			(18)	//width:10
#define RAM_EMPTY_AD4_R					(28)	//width:1
#define RAM_AE_AD4_R					(29)	//width:1
#define RAM_AF_AD4_R					(30)	//width:1
#define AFIFO_FULL_AD4_R				(31)	//width:1

/* ALL_SLOT_SEL_UPDATE 0x624 */
#define ALL_SLOT_UPDATE					(0)		//width:1



/****************************************************************
 *AUDIF IIS Definitions
 ***************************************************************/
#define AUDIF_IIS_BASE_ADDR				(g_xr_audif.reg)

#define AUDIF_IIS0_BASE_ADDR	(AUDIF_IIS_BASE_ADDR + 0x1000)
#define AUDIF_IIS1_BASE_ADDR	(AUDIF_IIS_BASE_ADDR + 0x2000)
#define AUDIF_IIS2_BASE_ADDR	(AUDIF_IIS_BASE_ADDR + 0x3000)
#define AUDIF_IIS3_BASE_ADDR	(AUDIF_IIS_BASE_ADDR + 0x4000)
#define AUDIF_IIS4_BASE_ADDR	(AUDIF_IIS_BASE_ADDR + 0x5000)

/* AUDIF IIS register list*/

#define AUDIF_I2S_I2S_ENA				(0x00)
#define AUDIF_I2S_RX_ENA				(0x04)
#define AUDIF_I2S_TX_ENA				(0x08)
#define AUDIF_I2S_CLK_ENA				(0x0C)
#define AUDIF_I2S_CLK_CFG				(0x10)
#define AUDIF_I2S_RX_FIFO_RESET			(0x14)
#define AUDIF_I2S_TX_FIFO_RESET			(0x18)
#define AUDIF_I2S_STS					(0x1C)

#define AUDIF_I2S_LEFT_RX_CHN0_FIFO		(0x20)
#define AUDIF_I2S_LEFT_TX_CHN0_FIFO		(0x20)
#define AUDIF_I2S_RIGHT_RX_CHN0_FIFO	(0x24)
#define AUDIF_I2S_RIGHT_TX_CHN0_FIFO	(0x24)
#define AUDIF_I2S_RX_ENABLE_CHN0		(0x28)
#define AUDIF_I2S_TX_ENABLE_CHN0		(0x2C)
#define AUDIF_I2S_RX_CFG_CHN0			(0x30)
#define AUDIF_I2S_TX_CFG_CHN0			(0x34)
#define AUDIF_I2S_INT_STA_CHN0			(0x38)
#define AUDIF_I2S_ISR_MSK_CHN0			(0x3C)
#define AUDIF_I2S_RX_OVERRUN_CHN0		(0x40)
#define AUDIF_I2S_TX_OVERRUN_CHN0		(0x44)
#define AUDIF_I2S_RX_FIFO_CFG_CHN0		(0x48)
#define AUDIF_I2S_TX_FIFO_CFG_CHN0		(0x4C)
#define AUDIF_I2S_RX_FIFO_FULSH_CHN0	(0x50)
#define AUDIF_I2S_TX_FIFO_FLUSH_CHN0	(0x54)

#define AUDIF_I2S_LEFT_RX_CHN1_FIFO		(0x60)
#define AUDIF_I2S_LEFT_TX_CHN1_FIFO		(0x60)
#define AUDIF_I2S_RIGHT_RX_CHN1_FIFO	(0x64)
#define AUDIF_I2S_RIGHT_TX_CHN1_FIFO	(0x64)
#define AUDIF_I2S_RX_ENABLE_CHN1		(0x68)
#define AUDIF_I2S_TX_ENABLE_CHN1		(0x6C)
#define AUDIF_I2S_RX_CFG_CHN1			(0x70)
#define AUDIF_I2S_TX_CFG_CHN1			(0x74)
#define AUDIF_I2S_INT_STA_CHN1			(0x78)
#define AUDIF_I2S_ISR_MSK_CHN1			(0x7C)
#define AUDIF_I2S_RX_OVERRUN_CHN1		(0x80)
#define AUDIF_I2S_TX_OVERRUN_CHN1		(0x84)
#define AUDIF_I2S_RX_FIFO_CFG_CHN1		(0x88)
#define AUDIF_I2S_TX_FIFO_CFG_CHN1		(0x8C)
#define AUDIF_I2S_RX_FIFO_FULSH_CHN1	(0x90)
#define AUDIF_I2S_TX_FIFO_FLUSH_CHN1	(0x94)

#define AUDIF_I2S_LEFT_RX_CHN2_FIFO		(0xA0)
#define AUDIF_I2S_LEFT_TX_CHN2_FIFO		(0xA0)
#define AUDIF_I2S_RIGHT_RX_CHN2_FIFO	(0xA4)
#define AUDIF_I2S_RIGHT_TX_CHN2_FIFO	(0xA4)
#define AUDIF_I2S_RX_ENABLE_CHN2		(0xA8)
#define AUDIF_I2S_TX_ENABLE_CHN2		(0xAC)
#define AUDIF_I2S_RX_CFG_CHN2			(0xB0)
#define AUDIF_I2S_TX_CFG_CHN2			(0xB4)
#define AUDIF_I2S_INT_STA_CHN2			(0xB8)
#define AUDIF_I2S_ISR_MSK_CHN2			(0xBC)
#define AUDIF_I2S_RX_OVERRUN_CHN2		(0xC0)
#define AUDIF_I2S_TX_OVERRUN_CHN2		(0xC4)
#define AUDIF_I2S_RX_FIFO_CFG_CHN2		(0xC8)
#define AUDIF_I2S_TX_FIFO_CFG_CHN2		(0xCC)
#define AUDIF_I2S_RX_FIFO_FULSH_CHN2	(0xD0)
#define AUDIF_I2S_TX_FIFO_FLUSH_CHN2	(0xD4)

#define AUDIF_I2S_LEFT_RX_CHN3_FIFO		(0xE0)
#define AUDIF_I2S_LEFT_TX_CHN3_FIFO		(0xE0)
#define AUDIF_I2S_RIGHT_RX_CHN3_FIFO	(0xE4)
#define AUDIF_I2S_RIGHT_TX_CHN3_FIFO	(0xE4)
#define AUDIF_I2S_RX_ENABLE_CHN3		(0xE8)
#define AUDIF_I2S_TX_ENABLE_CHN3		(0xEC)
#define AUDIF_I2S_RX_CFG_CHN3			(0xF0)
#define AUDIF_I2S_TX_CFG_CHN3			(0xF4)
#define AUDIF_I2S_INT_STA_CHN3			(0xF8)
#define AUDIF_I2S_ISR_MSK_CHN3			(0xFC)
#define AUDIF_I2S_RX_OVERRUN_CHN3		(0x100)
#define AUDIF_I2S_TX_OVERRUN_CHN3		(0x104)
#define AUDIF_I2S_RX_FIFO_CFG_CHN3		(0x108)
#define AUDIF_I2S_TX_FIFO_CFG_CHN3		(0x10C)
#define AUDIF_I2S_RX_FIFO_FULSH_CHN3	(0x110)
#define AUDIF_I2S_TX_FIFO_FLUSH_CHN3	(0x114)

#define AUDIF_I2S_RX_FIFO				(0x1C0)
#define AUDIF_I2S_RX_FIFO_RST			(0x1C4)
#define AUDIF_I2S_TX_FIFO				(0x1C8)
#define AUDIF_I2S_TX_FIFO_RST			(0x1CC)
#define AUDIF_I2S_COMP_PARAM2			(0x1F0)
#define AUDIF_I2S_COMP_PARAM1			(0x1F4)
#define AUDIF_I2S_COMP_VERSION			(0x1F8)	//0x3131322a
#define AUDIF_I2S_COMP_TYPE				(0x1FC)	//0x445701a0
#define AUDIF_I2S_DMA_CONTORL			(0x200)

#define AUDIF_I2S_RX_SLOT0_BUFF			(0x224)
#define AUDIF_I2S_TX_SLOT0_BUFF			(0x224)
#define AUDIF_I2S_RX_SLOT1_BUFF			(0x228)
#define AUDIF_I2S_TX_SLOT1_BUFF			(0x228)
#define AUDIF_I2S_RX_SLOT2_BUFF			(0x22C)
#define AUDIF_I2S_TX_SLOT2_BUFF			(0x22C)
#define AUDIF_I2S_RX_SLOT3_BUFF			(0x230)
#define AUDIF_I2S_TX_SLOT3_BUFF			(0x230)
#define AUDIF_I2S_RX_SLOT4_BUFF			(0x234)
#define AUDIF_I2S_TX_SLOT4_BUFF			(0x234)
#define AUDIF_I2S_RX_SLOT5_BUFF			(0x238)
#define AUDIF_I2S_TX_SLOT5_BUFF			(0x238)
#define AUDIF_I2S_RX_SLOT6_BUFF			(0x23C)
#define AUDIF_I2S_TX_SLOT6_BUFF			(0x23C)
#define AUDIF_I2S_RX_SLOT7_BUFF			(0x240)
#define AUDIF_I2S_TX_SLOT7_BUFF			(0x240)

/*AUDIF_I2S_I2S_ENA 0x0*/
#define AUDIF_I2S_IEN					(0)	//width:1
#define AUDIF_I2S_INTF_TYPE				(1)	//width:1
#define AUDIF_I2S_FRAME_OFF				(5)	//width:1
#define AUDIF_I2S_TDM_SLOTS				(8)	//width:4
#define AUDIF_I2S_MASTER_MODE			(15)//width:1

/*AUDIF_I2S_RX_ENA 0x4*/
#define AUDIF_I2S_RXEN					(0)	//width:1

/*AUDIF_I2S_TX_ENA 0x8*/
#define AUDIF_I2S_TXEN					(0)	//width:1

/*AUDIF_I2S_CLK_ENA 0xc*/
#define AUDIF_I2S_CLKEN					(0)	//width:1

/*AUDIF_I2S_CLK_CFG 0x10*/
#define AUDIF_I2S_SCLKG					(0)	//width:3
#define AUDIF_I2S_WSS					(3)	//width:2

/*AUDIF_I2S_RX_FIFO_RESET 0x14*/
#define AUDIF_I2S_RXFFR					(0)	//width:1

/*AUDIF_I2S_TX_FIFO_RESET 0x18*/
#define AUDIF_I2S_TXFFR					(0)	//width:1

/*AUDIF_I2S_STS 0x1C*/
#define AUDIF_I2S_TFE					(0)	//width:1

/*AUDIF_I2S_ISR_MSK_CHN0 0x3C*/
#define AUDIF_I2S_RX_AF_MASK			(0)	//width:1
#define AUDIF_I2S_RX_OVERRUN_MASK		(1)	//width:1
#define AUDIF_I2S_TX_AE_MASK			(4)	//width:1
#define AUDIF_I2S_TX_OVERRUN_MASK		(5)	//width:1

/*AUDIF_I2S_RX_FIFO_RST 0x1C4*/
#define AUDIF_I2S_RST_RX_FIFO			(0)	//width:1

/*AUDIF_I2S_TX_FIFO_RST 0x1CC*/
#define AUDIF_I2S_RST_TX_FIFO			(0)	//width:1

/*AUDIF_I2S_COMP_PARAM2 0x1F0*/
#define AUDIF_I2S_RX_WORDSIZE_0			(0)	//width:3
#define AUDIF_I2S_RX_WORDSIZE_1			(3)	//width:3
#define AUDIF_I2S_RX_WORDSIZE_2			(7)	//width:3
#define AUDIF_I2S_RX_WORDSIZE_3			(10)	//width: 3

/*AUDIF_I2S_COMP_PARAM1 0x1F4*/
#define AUDIF_I2S_DATA_WIDTH			(0)	//width:2
#define AUDIF_I2S_FIFO_DEPTH_GLOBAL		(2)	//width:2
#define AUDIF_I2S_MODE_EN				(4)	//width:1
#define AUDIF_I2S_TRANSMITTER_BLOCK		(5)	//width:1
#define AUDIF_I2S_RECEIVE_BLOCK			(6)	//width:1
#define AUDIF_I2S_RX_CHANNELS			(7)	//width:2
#define AUDIF_I2S_TX_CHANNELS			(9)	//width:2
#define AUDIF_I2S_TX_WORDSIZE_0			(16)	//width:3
#define AUDIF_I2S_TX_WORDSIZE_1			(19)	//width:3
#define AUDIF_I2S_TX_WORDSIZE_2			(22)	//width:3
#define AUDIF_I2S_TX_WORDSIZE_3			(25)	//width:3

/*DSP_I2S_DMA_CONTROL 0x200*/
#define AUDIF_I2S_RSVD_DMAEN_RXCH_0		(0)		//width:1
#define AUDIF_I2S_RSVD_DMAEN_TXCH_0		(8)		//width:1
#define AUDIF_I2S_DMAEN_RXBLOCK			(16)	//width:1
#define AUDIF_I2S_DMAEN_TXBLOCK			(17)	//width:1


/********************************************************
 * AUDTOP Definitions
 *******************************************************/
#define AUDTOP_BASE_ADDR				0xE1320000

/* IIS0 register list*/
#define AUDTOP_MPDM0				(AUDTOP_BASE_ADDR + 0x00)
#define AUDTOP_MPDM1				(AUDTOP_BASE_ADDR + 0x04)

/* AUDTOP_MPDM0 0x0 */
#define AUDTOP_REG_AUD_EN_0				(0)		//width:1
#define AUDTOP_REG_LEFT_EN_0			(1)		//width:1
#define AUDTOP_REG_RIGHT_EN_0			(2)		//width:1
#define AUDTOP_REG_DEC_MODE_0			(3)		//width:5
#define AUDTOP_REG_GAIN_0				(8)		//width:3
#define AUDTOP_REG_UX_SWAP_0			(11)	//width:2

/* AUDTOP_MPDM1 0x4 */
#define AUDTOP_REG_AUD_EN_1				(0)		//width:1
#define AUDTOP_REG_LEFT_EN_1			(1)		//width:1
#define AUDTOP_REG_RIGHT_EN_1			(2)		//width:1
#define AUDTOP_REG_DEC_MODE_1			(3)		//width:5
#define AUDTOP_REG_GAIN_1				(8)		//width:3
#define AUDTOP_REG_UX_SWAP_1			(11)	//width:2

enum bit_width {
	BIT_WIDTH_1 = 1,
	BIT_WIDTH_2,
	BIT_WIDTH_3,
	BIT_WIDTH_4,
	BIT_WIDTH_5,
	BIT_WIDTH_6,
	BIT_WIDTH_7,
	BIT_WIDTH_8,
	BIT_WIDTH_9,
	BIT_WIDTH_10,
	BIT_WIDTH_11,
	BIT_WIDTH_12,
	BIT_WIDTH_13,
	BIT_WIDTH_14,
	BIT_WIDTH_15,
	BIT_WIDTH_16,
	BIT_WIDTH_17,
	BIT_WIDTH_18,
	BIT_WIDTH_24 = 24,
	BIT_WIDTH_25,
	BIT_WIDTH_26,
	BIT_WIDTH_27,
	BIT_WIDTH_28,
	BIT_WIDTH_29,
	BIT_WIDTH_30,
	BIT_WIDTH_31,
	BIT_WIDTH_32 = 32,
};

enum audif_iis_t {
	AUDIF_IIS0 = 0,
	AUDIF_IIS1,
	AUDIF_IIS2,
	AUDIF_IIS3,
};

struct audif_iis_info {
	uint16_t iis_set0;
	uint16_t iis_set1;
	enum audif_iis_t iis;
};

enum audif_dac_src_mode_t {
	AUDIF_DAC_SRC_BYPASS = 0,
	AUDIF_DAC_SRC_44_1K_2_48K,
	AUDIF_DAC_SRC_32K_2_48K,
	AUDIF_DAC_SRC_24K_2_48K,
	AUDIF_DAC_SRC_22_05K_2_48K,
	AUDIF_DAC_SRC_16K_2_48K,
	AUDIF_DAC_SRC_12K_2_48K,
	AUDIF_DAC_SRC_11_025K_2_48K,
	AUDIF_DAC_SRC_8K_2_48K = 8,
	AUDIF_DAC_SRC_96K_2_48K
};

enum audif_dac_src_sw_t {
	AUDIF_DAC_SRC_SW_OFF = 0,
	AUDIF_DAC_SRC_SW_ON
};

enum iis_mode_enable_t {
	PCM_ENABLE = 1,
	IIS_ENABLE,
	TDM_ENABLE,
};

enum audif_iis_fsync_bit_t {
	IIS_FSYNC_BIT_16 = 0,
	IIS_FSYNC_BIT_24,
	IIS_FSYNC_BIT_32,
	IIS_FSYNC_BIT_RESERVED,
};

enum audif_dac1_bt_src_mode_t {
	AUDIF_BTSRC_48K_2_48K = 0,
	AUDIF_BTSRC_48K_2_32K,
	AUDIF_BTSRC_48K_2_16K,
	AUDIF_BTSRC_48K_2_8K,
};

enum audif_dac1_bt_src_sw_t {
	AUDIF_DAC1_BT_SRC_OFF = 0,
	AUDIF_DAC1_BT_SRC_ON
};

enum audif_i2s_tx_sel_t {
	AUDIF_I2S_TX_SEL_NULL = 0,
	AUDIF_I2S_TX_SEL_DAC0,
	AUDIF_I2S_TX_SEL_DAC1,
	AUDIF_I2S_TX_SEL_DAC2,
};

enum audif_iis_channel_num_t {
	ADUIF_IIS_CHN_NUM_RESERVED = 0,
	ADUIF_IIS_CHN_NUM_2,
	ADUIF_IIS_CHN_NUM_3,
	ADUIF_IIS_CHN_NUM_4,
	ADUIF_IIS_CHN_NUM_5,
	ADUIF_IIS_CHN_NUM_6,
	ADUIF_IIS_CHN_NUM_7,
	ADUIF_IIS_CHN_NUM_8 = 7,
};

enum audif_iis_format_t {
	AUDIF_IIS_FORMAT_16BIT = 0,
	AUDIF_IIS_FORMAT_32BIT,
};

enum audif_da0_ap_fifo_select_t {
	AUDIF_DA0_FIFO_ONLY = 0,
	AUDIF_DAAP_FIFO_ONLY,
	AUDIF_DA0_ADD_AP_FIFO,
	AUDIF_DA0_AP_OFF,
};

enum audif_da1_bt_fifo_select_t {
	AUDIF_DA1_FIFO_ONLY = 0,
	AUDIF_BT_FIFO_ONLY,
	AUDIF_DA1_BT_OFF,
};

enum audif_adx_i2s_sel_t {
	AUDIF_ADX_I2S0_L = 1,
	AUDIF_ADX_I2S0_R,
	AUDIF_ADX_I2S1_L,
	AUDIF_ADX_I2S1_R,
	AUDIF_ADX_I2S2_L,
	AUDIF_ADX_I2S2_R,
	AUDIF_ADX_I2S3_L,
	AUDIF_ADX_I2S3_R = 8,
};

enum audif_dac_src_type_t {
	AUDIF_DAC0_SRC = 0,
	AUDIF_DAC1_SRC,
	AUDIF_AP_DAC_SRC,
	AUDIF_DAC1_BT_SRC = 3
};

enum audif_ap_src_type_t {
	SRC_48000_TO_48000 = 0,
	SRC_44100_TO_48000,
	SRC_32000_TO_48000,
	SRC_24000_TO_48000,
	SRC_22050_TO_48000,
	SRC_16000_TO_48000,
	SRC_12000_TO_48000,
	SRC_11025_TO_48000,
	SRC_8000_TO_48000,
};

enum audif_ar_src_type_t {
	SRC_AR_48000_TO_48000 = 0,
	SRC_48000_TO_44100,
	SRC_48000_TO_32000,
	SRC_48000_TO_24000,
	SRC_48000_TO_22050,
	SRC_48000_TO_16000,
	SRC_48000_TO_12000,
	SRC_48000_TO_11025,
	SRC_48000_TO_8000,
};

enum audif_data_sample_type_t {
	SAMPLE_8000 = 0,
	SAMPLE_12000,
	SAMPLE_16000,
	SAMPLE_24000,
	SAMPLE_32000,
	SAMPLE_48000,
};

enum audif_ap_format_cfg_type_t {
	LOW_16BIT = 0,
	HIGH_16BIT,
	LOW_24BIT,
	HIGH_24BIT,
};

enum audif_data_format_type_t {
	FORMAT_8BIT = 0,
	FORMAT_16BIT,
	FORMAT_24BIT,
	FORMAT_32BIT,
};

enum audif_data_channel_type_t {
	CHANNEL_1 = 1,
	CHANNEL_2,
};

struct data_type {
	enum audif_data_sample_type_t data_sample;
	enum audif_data_format_type_t data_format;
	enum audif_data_channel_type_t data_channel;
};

struct xr_audif_dev {
	struct device *dev;
	void __iomem *reg;
	void __iomem *audsys_poweroff_state;
	void __iomem *audif_clk_state;

	unsigned int irqno_ap;
	unsigned int irqno_ar;
	struct mutex ap_lock;
	struct mutex ar_lock;
	int irq_ap_enable;
	int irq_ar_enable;

	audif_data_cb ap_callback;
	audif_data_cb ar_callback;
	struct work_struct audif_ap_write_work;
	struct work_struct audif_ar_read_work;

	/* simulate define */
	struct task_struct *ap_fifo_thrd;
	struct task_struct *ar_fifo_thrd;

	struct data_type playback_data_type;
	struct data_type capture_data_type;

	struct acore_stream *ap_strm;
	struct acore_stream *ar_strm;
#ifdef SIMULATE_COMMON
	uint32_t ap_mask_flag;
	uint32_t ar_mask_flag;
#endif
};

void audif_ap_path_test(void);
void audif_ar_path_test(void);

int audif_fifo_empty_watermark_ap_set(uint16_t ap_empty_watermark);
int audif_fifo_full_watermark_ar_set(uint16_t ar_full_watermark);
int audif_aempty_ap_mask_enable(bool enable);
int audif_afull_ar_mask_enable(bool enable);
int audif_fifo_clr_ap_enable(void);
int audif_fifo_clr_ar_enable(void);
irqreturn_t audif_ap_handler(int irqno, void *dev);
irqreturn_t audif_ar_handler(int irqno, void *dev);
int audif_ap_fifo_write_register(audif_data_cb cb, void *priv,
			struct data_type *playback_data_type);
int audif_ap_fifo_write_unregister(void);

int audif_ar_fifo_read_register(audif_data_cb cb, void *priv,
			struct data_type *capture_data_type);
int audif_ar_fifo_read_unregister(void);

int audif_full_empty_intr_clr_ap(bool enable);
int audif_full_empty_intr_clr_ar(bool enable);
int audif_ad_fifo_enable_ar(bool enable);
bool audif_ap_fifo_full(void);
void audif_src_daap_set(bool enable, uint16_t ap_src_mode);
void audif_ar_control_mux_src_set(bool enable, uint16_t mux_ar,
			uint16_t ar_src_mode);
void audif_daap_dg_control_set(bool enable, uint16_t ap_dg_l,
			uint16_t ap_dg_r);
int audif_ap_fifo_write_data(void *vir_addr, u64 phy_addr, size_t size);
int audif_ar_fifo_read_data(void *vir_addr, u64 phy_addr, size_t size);
int audif_clk_status_read(void);
uint16_t audif_fifo_status_ap_l_get(void);
uint16_t audif_fifo_status_ar_l_get(void);
void audif_ap_schedule_work(void);
void audif_ar_schedule_work(void);

#endif

