 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : ClkRstRipAdder4
Version: F-2011.09-SP4
Date   : Mon Apr 11 20:22:26 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.60       1.18 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.18 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.18 r
  FA0/HA2/U2/Q (AND2X1)                    0.36       1.54 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.54 r
  FA0/U1/Q (OR2X1)                         0.20       1.74 r
  FA0/Cout (FullAdder_3)                   0.00       1.74 r
  U6/Q (AND2X1)                            0.22       1.95 r
  i1_reg/D (DFFX1)                         0.05       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.60       1.18 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.18 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.18 r
  FA1/HA2/U2/Q (AND2X1)                    0.36       1.54 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.54 r
  FA1/U1/Q (OR2X1)                         0.20       1.74 r
  FA1/Cout (FullAdder_2)                   0.00       1.74 r
  U5/Q (AND2X1)                            0.22       1.95 r
  i2_reg/D (DFFX1)                         0.05       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.60       1.18 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.18 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.18 r
  FA2/HA2/U2/Q (AND2X1)                    0.36       1.53 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.53 r
  FA2/U1/Q (OR2X1)                         0.20       1.73 r
  FA2/Cout (FullAdder_1)                   0.00       1.73 r
  U4/Q (AND2X1)                            0.22       1.95 r
  i3_reg/D (DFFX1)                         0.05       1.99 r
  data arrival time                                   1.99

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U2/Q (AND2X1)                    0.36       1.51 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.51 r
  FA0/U1/Q (OR2X1)                         0.20       1.71 r
  FA0/Cout (FullAdder_3)                   0.00       1.71 r
  U6/Q (AND2X1)                            0.22       1.93 r
  i1_reg/D (DFFX1)                         0.05       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U2/Q (AND2X1)                    0.36       1.51 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.51 r
  FA1/U1/Q (OR2X1)                         0.20       1.71 r
  FA1/Cout (FullAdder_2)                   0.00       1.71 r
  U5/Q (AND2X1)                            0.22       1.93 r
  i2_reg/D (DFFX1)                         0.05       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.57       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U2/Q (AND2X1)                    0.36       1.51 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.51 r
  FA2/U1/Q (OR2X1)                         0.20       1.70 r
  FA2/Cout (FullAdder_1)                   0.00       1.70 r
  U4/Q (AND2X1)                            0.22       1.92 r
  i3_reg/D (DFFX1)                         0.05       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.60       0.98 r
  FA1/Cin (FullAdder_2)                    0.00       0.98 r
  FA1/HA2/Y (HalfAdder_4)                  0.00       0.98 r
  FA1/HA2/U2/Q (AND2X1)                    0.47       1.45 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.45 r
  FA1/U1/Q (OR2X1)                         0.20       1.65 r
  FA1/Cout (FullAdder_2)                   0.00       1.65 r
  U5/Q (AND2X1)                            0.22       1.86 r
  i2_reg/D (DFFX1)                         0.05       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.60       0.98 r
  FA2/Cin (FullAdder_1)                    0.00       0.98 r
  FA2/HA2/Y (HalfAdder_2)                  0.00       0.98 r
  FA2/HA2/U2/Q (AND2X1)                    0.47       1.45 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.45 r
  FA2/U1/Q (OR2X1)                         0.20       1.65 r
  FA2/Cout (FullAdder_1)                   0.00       1.65 r
  U4/Q (AND2X1)                            0.22       1.86 r
  i3_reg/D (DFFX1)                         0.05       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 r
  FA0/HA2/U2/Q (AND2X1)                    0.36       1.42 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.42 r
  FA0/U1/Q (OR2X1)                         0.20       1.62 r
  FA0/Cout (FullAdder_3)                   0.00       1.62 r
  U6/Q (AND2X1)                            0.22       1.84 r
  i1_reg/D (DFFX1)                         0.05       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.48       1.06 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.06 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.06 r
  FA1/HA2/U2/Q (AND2X1)                    0.36       1.42 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.42 r
  FA1/U1/Q (OR2X1)                         0.20       1.62 r
  FA1/Cout (FullAdder_2)                   0.00       1.62 r
  U5/Q (AND2X1)                            0.22       1.84 r
  i2_reg/D (DFFX1)                         0.05       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 r
  FA0/HA2/U2/Q (AND2X1)                    0.36       1.42 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.42 r
  FA0/U1/Q (OR2X1)                         0.20       1.61 r
  FA0/Cout (FullAdder_3)                   0.00       1.61 r
  U6/Q (AND2X1)                            0.22       1.83 r
  i1_reg/D (DFFX1)                         0.05       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.48       1.06 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.06 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.06 r
  FA1/HA2/U2/Q (AND2X1)                    0.36       1.42 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.42 r
  FA1/U1/Q (OR2X1)                         0.20       1.61 r
  FA1/Cout (FullAdder_2)                   0.00       1.61 r
  U5/Q (AND2X1)                            0.22       1.83 r
  i2_reg/D (DFFX1)                         0.05       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.48       1.06 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.06 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.06 r
  FA2/HA2/U2/Q (AND2X1)                    0.36       1.42 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.42 r
  FA2/U1/Q (OR2X1)                         0.20       1.61 r
  FA2/Cout (FullAdder_1)                   0.00       1.61 r
  U4/Q (AND2X1)                            0.22       1.83 r
  i3_reg/D (DFFX1)                         0.05       1.88 r
  data arrival time                                   1.88

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 f
  FA0/HA2/U2/Q (AND2X1)                    0.35       1.50 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.50 f
  FA0/U1/Q (OR2X1)                         0.23       1.73 f
  FA0/Cout (FullAdder_3)                   0.00       1.73 f
  U6/Q (AND2X1)                            0.21       1.94 f
  i1_reg/D (DFFX1)                         0.05       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U2/Q (AND2X1)                    0.35       1.50 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.50 f
  FA1/U1/Q (OR2X1)                         0.23       1.73 f
  FA1/Cout (FullAdder_2)                   0.00       1.73 f
  U5/Q (AND2X1)                            0.21       1.94 f
  i2_reg/D (DFFX1)                         0.05       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.48       1.05 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.05 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.05 r
  FA2/HA2/U2/Q (AND2X1)                    0.36       1.41 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.41 r
  FA2/U1/Q (OR2X1)                         0.20       1.61 r
  FA2/Cout (FullAdder_1)                   0.00       1.61 r
  U4/Q (AND2X1)                            0.22       1.82 r
  i3_reg/D (DFFX1)                         0.05       1.87 r
  data arrival time                                   1.87

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.58       1.16 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       1.50 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.50 f
  FA2/U1/Q (OR2X1)                         0.23       1.72 f
  FA2/Cout (FullAdder_1)                   0.00       1.72 f
  U4/Q (AND2X1)                            0.21       1.93 f
  i3_reg/D (DFFX1)                         0.05       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i1_reg/CLK (DFFX1)                       0.00       0.38 r
  i1_reg/Q (DFFX1)                         0.66       1.04 f
  FA1/Cin (FullAdder_2)                    0.00       1.04 f
  FA1/HA2/Y (HalfAdder_4)                  0.00       1.04 f
  FA1/HA2/U2/Q (AND2X1)                    0.45       1.49 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.49 f
  FA1/U1/Q (OR2X1)                         0.23       1.72 f
  FA1/Cout (FullAdder_2)                   0.00       1.72 f
  U5/Q (AND2X1)                            0.21       1.92 f
  i2_reg/D (DFFX1)                         0.05       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  i2_reg/CLK (DFFX1)                       0.00       0.38 r
  i2_reg/Q (DFFX1)                         0.66       1.04 f
  FA2/Cin (FullAdder_1)                    0.00       1.04 f
  FA2/HA2/Y (HalfAdder_2)                  0.00       1.04 f
  FA2/HA2/U2/Q (AND2X1)                    0.45       1.49 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.49 f
  FA2/U1/Q (OR2X1)                         0.23       1.72 f
  FA2/Cout (FullAdder_1)                   0.00       1.72 f
  U4/Q (AND2X1)                            0.21       1.92 f
  i3_reg/D (DFFX1)                         0.05       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.45       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U2/Q (AND2X1)                    0.36       1.39 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 r
  FA0/U1/Q (OR2X1)                         0.20       1.59 r
  FA0/Cout (FullAdder_3)                   0.00       1.59 r
  U6/Q (AND2X1)                            0.22       1.81 r
  i1_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.45       1.03 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.03 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.03 r
  FA1/HA2/U2/Q (AND2X1)                    0.36       1.39 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.39 r
  FA1/U1/Q (OR2X1)                         0.20       1.59 r
  FA1/Cout (FullAdder_2)                   0.00       1.59 r
  U5/Q (AND2X1)                            0.22       1.81 r
  i2_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.45       1.03 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.03 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.03 r
  FA0/HA2/U2/Q (AND2X1)                    0.36       1.39 r
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.39 r
  FA0/U1/Q (OR2X1)                         0.20       1.58 r
  FA0/Cout (FullAdder_3)                   0.00       1.58 r
  U6/Q (AND2X1)                            0.22       1.80 r
  i1_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.45       1.03 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.03 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.03 r
  FA1/HA2/U2/Q (AND2X1)                    0.36       1.39 r
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.39 r
  FA1/U1/Q (OR2X1)                         0.20       1.58 r
  FA1/Cout (FullAdder_2)                   0.00       1.58 r
  U5/Q (AND2X1)                            0.22       1.80 r
  i2_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.45       1.03 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.03 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.03 r
  FA2/HA2/U2/Q (AND2X1)                    0.36       1.39 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.39 r
  FA2/U1/Q (OR2X1)                         0.20       1.58 r
  FA2/Cout (FullAdder_1)                   0.00       1.58 r
  U4/Q (AND2X1)                            0.22       1.80 r
  i3_reg/D (DFFX1)                         0.05       1.85 r
  data arrival time                                   1.85

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.85
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U2/Q (AND2X1)                    0.35       1.47 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.47 f
  FA0/U1/Q (OR2X1)                         0.23       1.70 f
  FA0/Cout (FullAdder_3)                   0.00       1.70 f
  U6/Q (AND2X1)                            0.21       1.90 f
  i1_reg/D (DFFX1)                         0.05       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 f
  FA1/HA2/U2/Q (AND2X1)                    0.35       1.47 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.47 f
  FA1/U1/Q (OR2X1)                         0.23       1.70 f
  FA1/Cout (FullAdder_2)                   0.00       1.70 f
  U5/Q (AND2X1)                            0.21       1.90 f
  i2_reg/D (DFFX1)                         0.05       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.45       1.02 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.02 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.02 r
  FA2/HA2/U2/Q (AND2X1)                    0.36       1.38 r
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.38 r
  FA2/U1/Q (OR2X1)                         0.20       1.58 r
  FA2/Cout (FullAdder_1)                   0.00       1.58 r
  U4/Q (AND2X1)                            0.22       1.79 r
  i3_reg/D (DFFX1)                         0.05       1.84 r
  data arrival time                                   1.84

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.28       2.00
  data required time                                  2.00
  -----------------------------------------------------------
  data required time                                  2.00
  data arrival time                                  -1.84
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.55       1.12 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       1.47 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.47 f
  FA2/U1/Q (OR2X1)                         0.23       1.69 f
  FA2/Cout (FullAdder_1)                   0.00       1.69 f
  U4/Q (AND2X1)                            0.21       1.90 f
  i3_reg/D (DFFX1)                         0.05       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.51       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U2/Q (AND2X1)                    0.35       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.66 f
  FA0/Cout (FullAdder_3)                   0.00       1.66 f
  U6/Q (AND2X1)                            0.21       1.87 f
  i1_reg/D (DFFX1)                         0.05       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.09 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.09 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.09 f
  FA1/HA2/U2/Q (AND2X1)                    0.35       1.43 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.43 f
  FA1/U1/Q (OR2X1)                         0.23       1.66 f
  FA1/Cout (FullAdder_2)                   0.00       1.66 f
  U5/Q (AND2X1)                            0.21       1.87 f
  i2_reg/D (DFFX1)                         0.05       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.51       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U2/Q (AND2X1)                    0.35       1.43 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.43 f
  FA0/U1/Q (OR2X1)                         0.23       1.65 f
  FA0/Cout (FullAdder_3)                   0.00       1.65 f
  U6/Q (AND2X1)                            0.21       1.86 f
  i1_reg/D (DFFX1)                         0.05       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U2/Q (AND2X1)                    0.35       1.43 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.43 f
  FA1/U1/Q (OR2X1)                         0.23       1.65 f
  FA1/Cout (FullAdder_2)                   0.00       1.65 f
  U5/Q (AND2X1)                            0.21       1.86 f
  i2_reg/D (DFFX1)                         0.05       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.51       1.09 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.09 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.09 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       1.43 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.43 f
  FA2/U1/Q (OR2X1)                         0.23       1.65 f
  FA2/Cout (FullAdder_1)                   0.00       1.65 f
  U4/Q (AND2X1)                            0.21       1.86 f
  i3_reg/D (DFFX1)                         0.05       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.51       1.08 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.08 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.08 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       1.42 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.42 f
  FA2/U1/Q (OR2X1)                         0.23       1.65 f
  FA2/Cout (FullAdder_1)                   0.00       1.65 f
  U4/Q (AND2X1)                            0.21       1.85 f
  i3_reg/D (DFFX1)                         0.05       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U2/Q (AND2X1)                    0.35       1.42 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.42 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  U6/Q (AND2X1)                            0.21       1.85 f
  i1_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U2/Q (AND2X1)                    0.35       1.42 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.42 f
  FA1/U1/Q (OR2X1)                         0.23       1.64 f
  FA1/Cout (FullAdder_2)                   0.00       1.64 f
  U5/Q (AND2X1)                            0.21       1.85 f
  i2_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: i1_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U2/Q (AND2X1)                    0.35       1.41 f
  FA0/HA2/Cout (HalfAdder_6)               0.00       1.41 f
  FA0/U1/Q (OR2X1)                         0.23       1.64 f
  FA0/Cout (FullAdder_3)                   0.00       1.64 f
  U6/Q (AND2X1)                            0.21       1.84 f
  i1_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i1_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: i2_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.49       1.06 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.06 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.06 f
  FA1/HA2/U2/Q (AND2X1)                    0.35       1.41 f
  FA1/HA2/Cout (HalfAdder_4)               0.00       1.41 f
  FA1/U1/Q (OR2X1)                         0.23       1.64 f
  FA1/Cout (FullAdder_2)                   0.00       1.64 f
  U5/Q (AND2X1)                            0.21       1.84 f
  i2_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i2_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.49       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       1.41 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.41 f
  FA2/U1/Q (OR2X1)                         0.23       1.63 f
  FA2/Cout (FullAdder_1)                   0.00       1.63 f
  U4/Q (AND2X1)                            0.21       1.84 f
  i3_reg/D (DFFX1)                         0.05       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: i3_reg (rising edge-triggered flip-flop clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.49       1.06 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.06 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.06 f
  FA2/HA2/U2/Q (AND2X1)                    0.34       1.40 f
  FA2/HA2/Cout (HalfAdder_2)               0.00       1.40 f
  FA2/U1/Q (OR2X1)                         0.23       1.63 f
  FA2/Cout (FullAdder_1)                   0.00       1.63 f
  U4/Q (AND2X1)                            0.21       1.84 f
  i3_reg/D (DFFX1)                         0.05       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  i3_reg/CLK (DFFX1)                       0.00       2.28 r
  library setup time                      -0.17       2.11
  data required time                                  2.11
  -----------------------------------------------------------
  data required time                                  2.11
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.60       1.18 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.18 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.18 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.41 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.53 r
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.97 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.97 f
  FA2/S (FullAdder_1)                      0.00       1.97 f
  SUM[2] (out)                             0.07       2.04 f
  data arrival time                                   2.04

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.58       1.16 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.38 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.51 f
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.96 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.96 r
  FA2/S (FullAdder_1)                      0.00       1.96 r
  SUM[2] (out)                             0.07       2.03 r
  data arrival time                                   2.03

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.57       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.39 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.50 r
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.95 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.95 f
  FA2/S (FullAdder_1)                      0.00       1.95 f
  SUM[2] (out)                             0.07       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.60       1.18 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.18 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.18 r
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.50 r
  FA0/HA2/U1/Q (XOR2X1)                    0.43       1.93 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.93 f
  FA0/S (FullAdder_3)                      0.00       1.93 f
  SUM[0] (out)                             0.07       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.60       1.18 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.18 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.18 r
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.50 r
  FA1/HA2/U1/Q (XOR2X1)                    0.43       1.93 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.93 f
  FA1/S (FullAdder_2)                      0.00       1.93 f
  SUM[1] (out)                             0.07       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 f
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.49 f
  FA0/HA2/U1/Q (XOR2X1)                    0.44       1.93 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.93 r
  FA0/S (FullAdder_3)                      0.00       1.93 r
  SUM[0] (out)                             0.07       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.49 f
  FA1/HA2/U1/Q (XOR2X1)                    0.44       1.93 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.93 r
  FA1/S (FullAdder_2)                      0.00       1.93 r
  SUM[1] (out)                             0.07       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.55       1.12 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.35 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.47 f
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.92 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.92 r
  FA2/S (FullAdder_1)                      0.00       1.92 r
  SUM[2] (out)                             0.07       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.25 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.67 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.67 f
  FA3/U1/Q (OR2X1)                         0.25       1.92 f
  FA3/Cout (FullAdder_0)                   0.00       1.92 f
  COUT (out)                               0.07       2.00 f
  data arrival time                                   2.00

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.48 r
  FA0/HA2/U1/Q (XOR2X1)                    0.43       1.91 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.91 f
  FA0/S (FullAdder_3)                      0.00       1.91 f
  SUM[0] (out)                             0.07       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.48 r
  FA1/HA2/U1/Q (XOR2X1)                    0.43       1.91 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.91 f
  FA1/S (FullAdder_2)                      0.00       1.91 f
  SUM[1] (out)                             0.07       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.25 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.68 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.68 r
  FA3/U1/Q (OR2X1)                         0.23       1.91 r
  FA3/Cout (FullAdder_0)                   0.00       1.91 r
  COUT (out)                               0.07       1.98 r
  data arrival time                                   1.98

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.30


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.12 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.12 f
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.46 f
  FA0/HA2/U1/Q (XOR2X1)                    0.44       1.90 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.90 r
  FA0/S (FullAdder_3)                      0.00       1.90 r
  SUM[0] (out)                             0.07       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.55       1.12 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.12 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.12 f
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.46 f
  FA1/HA2/U1/Q (XOR2X1)                    0.44       1.90 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.90 r
  FA1/S (FullAdder_2)                      0.00       1.90 r
  SUM[1] (out)                             0.07       1.97 r
  data arrival time                                   1.97

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.22 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.22 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.64 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.64 f
  FA3/U1/Q (OR2X1)                         0.25       1.89 f
  FA3/Cout (FullAdder_0)                   0.00       1.89 f
  COUT (out)                               0.07       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.31


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.60       1.18 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.18 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.18 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.41 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.53 r
  FA2/HA2/U1/Q (XOR2X1)                    0.37       1.89 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.89 f
  FA2/S (FullAdder_1)                      0.00       1.89 f
  SUM[2] (out)                             0.07       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.51       1.09 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.09 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.09 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.31 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.44 f
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.89 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.89 r
  FA2/S (FullAdder_1)                      0.00       1.89 r
  SUM[2] (out)                             0.07       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 r
  FA3/HA2/U2/Q (AND2X1)                    0.43       1.65 r
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.65 r
  FA3/U1/Q (OR2X1)                         0.23       1.88 r
  FA3/Cout (FullAdder_0)                   0.00       1.88 r
  COUT (out)                               0.07       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.32


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.51       1.08 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.08 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.08 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.31 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.43 f
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.88 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.88 r
  FA2/S (FullAdder_1)                      0.00       1.88 r
  SUM[2] (out)                             0.07       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.33


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.49       1.07 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.07 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.07 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.29 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.42 f
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.87 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.87 r
  FA2/S (FullAdder_1)                      0.00       1.87 r
  SUM[2] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.25 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.87 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.87 r
  FA3/S (FullAdder_0)                      0.00       1.87 r
  SUM[3] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.60       1.18 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.18 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.18 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.41 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.53 r
  FA2/HA2/U1/Q (XOR2X1)                    0.34       1.87 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.87 r
  FA2/S (FullAdder_1)                      0.00       1.87 r
  SUM[2] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.57       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.39 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.50 r
  FA2/HA2/U1/Q (XOR2X1)                    0.37       1.86 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 f
  FA2/S (FullAdder_1)                      0.00       1.86 f
  SUM[2] (out)                             0.07       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.58       1.16 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.38 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.51 f
  FA2/HA2/U1/Q (XOR2X1)                    0.36       1.86 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 f
  FA2/S (FullAdder_1)                      0.00       1.86 f
  SUM[2] (out)                             0.07       1.94 f
  data arrival time                                   1.94

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.51       1.09 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.09 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.09 f
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.42 f
  FA0/HA2/U1/Q (XOR2X1)                    0.44       1.86 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 r
  FA0/S (FullAdder_3)                      0.00       1.86 r
  SUM[0] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.09 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.09 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.09 f
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.42 f
  FA1/HA2/U1/Q (XOR2X1)                    0.44       1.86 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 r
  FA1/S (FullAdder_2)                      0.00       1.86 r
  SUM[1] (out)                             0.07       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.34


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.49       1.06 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.06 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.06 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.29 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.41 f
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.86 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.86 r
  FA2/S (FullAdder_1)                      0.00       1.86 r
  SUM[2] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.60       1.18 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.18 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.18 r
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.50 r
  FA0/HA2/U1/Q (XOR2X1)                    0.36       1.86 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 f
  FA0/S (FullAdder_3)                      0.00       1.86 f
  SUM[0] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.60       1.18 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.18 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.18 r
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.50 r
  FA1/HA2/U1/Q (XOR2X1)                    0.36       1.86 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 f
  FA1/S (FullAdder_2)                      0.00       1.86 f
  SUM[1] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.51       1.08 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.08 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.08 f
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.41 f
  FA0/HA2/U1/Q (XOR2X1)                    0.44       1.86 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.86 r
  FA0/S (FullAdder_3)                      0.00       1.86 r
  SUM[0] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.51       1.08 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.08 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.08 f
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.41 f
  FA1/HA2/U1/Q (XOR2X1)                    0.44       1.86 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.86 r
  FA1/S (FullAdder_2)                      0.00       1.86 r
  SUM[1] (out)                             0.07       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.65       1.25 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.25 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.25 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.86 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.86 f
  FA3/S (FullAdder_0)                      0.00       1.86 f
  SUM[3] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[2] (in)                                0.01       0.39 f
  FA2/A (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.48       1.06 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.06 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.06 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.29 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.41 r
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.85 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.85 f
  FA2/S (FullAdder_1)                      0.00       1.85 f
  SUM[2] (out)                             0.07       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.48       1.05 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.05 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.05 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.29 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.40 r
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.85 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.85 f
  FA2/S (FullAdder_1)                      0.00       1.85 f
  SUM[2] (out)                             0.07       1.92 f
  data arrival time                                   1.92

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.07 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.07 f
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.40 f
  FA0/HA2/U1/Q (XOR2X1)                    0.44       1.84 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.84 r
  FA0/S (FullAdder_3)                      0.00       1.84 r
  SUM[0] (out)                             0.07       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.49       1.07 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.07 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.07 f
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.40 f
  FA1/HA2/U1/Q (XOR2X1)                    0.44       1.84 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.84 r
  FA1/S (FullAdder_2)                      0.00       1.84 r
  SUM[1] (out)                             0.07       1.92 r
  data arrival time                                   1.92

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.92
  -----------------------------------------------------------
  slack (MET)                                         0.36


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 f
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.49 f
  FA0/HA2/U1/Q (XOR2X1)                    0.35       1.84 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.84 f
  FA0/S (FullAdder_3)                      0.00       1.84 f
  SUM[0] (out)                             0.07       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.49 f
  FA1/HA2/U1/Q (XOR2X1)                    0.35       1.84 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.84 f
  FA1/S (FullAdder_2)                      0.00       1.84 f
  SUM[1] (out)                             0.07       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.57       1.15 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.15 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.15 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.39 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.50 r
  FA2/HA2/U1/Q (XOR2X1)                    0.34       1.84 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.84 r
  FA2/S (FullAdder_1)                      0.00       1.84 r
  SUM[2] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[3] (in)                                0.01       0.39 r
  U9/ZN (INVX0)                            0.09       0.48 f
  U10/ZN (INVX0)                           0.12       0.60 r
  FA3/A (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.57       1.17 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.17 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.17 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.58 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.58 f
  FA3/U1/Q (OR2X1)                         0.25       1.84 f
  FA3/Cout (FullAdder_0)                   0.00       1.84 f
  COUT (out)                               0.07       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: A[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[2] (in)                                0.01       0.39 r
  FA2/A (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/X (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.58       1.16 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.16 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.16 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.38 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.51 f
  FA2/HA2/U1/Q (XOR2X1)                    0.33       1.84 r
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.84 r
  FA2/S (FullAdder_1)                      0.00       1.84 r
  SUM[2] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.62       1.22 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.22 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.22 f
  FA3/HA2/U1/Q (XOR2X1)                    0.62       1.84 r
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.84 r
  FA3/S (FullAdder_0)                      0.00       1.84 r
  SUM[3] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[0] (in)                                0.01       0.39 r
  FA0/B (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.49       1.06 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 f
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.39 f
  FA0/HA2/U1/Q (XOR2X1)                    0.44       1.84 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.84 r
  FA0/S (FullAdder_3)                      0.00       1.84 r
  SUM[0] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[1] (in)                                0.01       0.39 r
  FA1/B (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.49       1.06 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.06 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.06 f
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.39 f
  FA1/HA2/U1/Q (XOR2X1)                    0.44       1.84 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.84 r
  FA1/S (FullAdder_2)                      0.00       1.84 r
  SUM[1] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[0] (in)                                0.01       0.39 f
  FA0/B (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/Y (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.15 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.15 r
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.48 r
  FA0/HA2/U1/Q (XOR2X1)                    0.36       1.83 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.83 f
  FA0/S (FullAdder_3)                      0.00       1.83 f
  SUM[0] (out)                             0.07       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[1] (in)                                0.01       0.39 f
  FA1/B (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/Y (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.57       1.15 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.15 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.15 r
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.48 r
  FA1/HA2/U1/Q (XOR2X1)                    0.36       1.83 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.83 f
  FA1/S (FullAdder_2)                      0.00       1.83 f
  SUM[1] (out)                             0.07       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.60       1.18 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.18 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.18 r
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.50 r
  FA0/HA2/U1/Q (XOR2X1)                    0.33       1.83 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.83 r
  FA0/S (FullAdder_3)                      0.00       1.83 r
  SUM[0] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.60       1.18 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.18 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.18 r
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.50 r
  FA1/HA2/U1/Q (XOR2X1)                    0.33       1.83 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.83 r
  FA1/S (FullAdder_2)                      0.00       1.83 r
  SUM[1] (out)                             0.07       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: SUM[3] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.63       1.23 r
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.23 r
  FA3/HA2/X (HalfAdder_0)                  0.00       1.23 r
  FA3/HA2/U1/Q (XOR2X1)                    0.61       1.83 f
  FA3/HA2/Sum (HalfAdder_0)                0.00       1.83 f
  FA3/S (FullAdder_0)                      0.00       1.83 f
  SUM[3] (out)                             0.07       1.91 f
  data arrival time                                   1.91

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.55       1.12 f
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.12 f
  FA2/HA2/X (HalfAdder_2)                  0.00       1.12 f
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.35 r
  FA2/HA2/U4/ZN (INVX0)                    0.12       1.47 f
  FA2/HA2/U1/Q (XOR2X1)                    0.36       1.83 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.83 f
  FA2/S (FullAdder_1)                      0.00       1.83 f
  SUM[2] (out)                             0.07       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: A[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[3] (in)                                0.01       0.39 f
  U9/ZN (INVX0)                            0.09       0.47 r
  U10/ZN (INVX0)                           0.12       0.60 f
  FA3/A (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/X (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.56       1.16 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.16 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.16 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.57 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.57 f
  FA3/U1/Q (OR2X1)                         0.25       1.83 f
  FA3/Cout (FullAdder_0)                   0.00       1.83 f
  COUT (out)                               0.07       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[3] (in)                                0.01       0.39 r
  U7/ZN (INVX0)                            0.09       0.48 f
  U8/ZN (INVX0)                            0.12       0.60 r
  FA3/B (FullAdder_0)                      0.00       0.60 r
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 r
  FA3/HA1/U1/Q (XOR2X1)                    0.55       1.15 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.15 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.15 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.57 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.57 f
  FA3/U1/Q (OR2X1)                         0.25       1.83 f
  FA3/Cout (FullAdder_0)                   0.00       1.83 f
  COUT (out)                               0.07       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[2] (in)                                0.01       0.39 f
  FA2/B (FullAdder_1)                      0.00       0.39 f
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 f
  FA2/HA1/U3/Z (NBUFFX2)                   0.19       0.58 f
  FA2/HA1/U2/Q (XOR2X1)                    0.45       1.03 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.03 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.03 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.26 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.38 r
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.82 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.82 f
  FA2/S (FullAdder_1)                      0.00       1.82 f
  SUM[2] (out)                             0.07       1.90 f
  data arrival time                                   1.90

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.90
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: B[2] (input port clocked by CK)
  Endpoint: SUM[2] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_3        ForQA                 saed90nm_max
  FullAdder_1        ForQA                 saed90nm_max
  HalfAdder_2        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  B[2] (in)                                0.01       0.39 r
  FA2/B (FullAdder_1)                      0.00       0.39 r
  FA2/HA1/Y (HalfAdder_3)                  0.00       0.39 r
  FA2/HA1/U3/Z (NBUFFX2)                   0.18       0.57 r
  FA2/HA1/U2/Q (XOR2X1)                    0.45       1.02 r
  FA2/HA1/Sum (HalfAdder_3)                0.00       1.02 r
  FA2/HA2/X (HalfAdder_2)                  0.00       1.02 r
  FA2/HA2/U3/ZN (INVX0)                    0.23       1.26 f
  FA2/HA2/U4/ZN (INVX0)                    0.11       1.37 r
  FA2/HA2/U1/Q (XOR2X1)                    0.45       1.82 f
  FA2/HA2/Sum (HalfAdder_2)                0.00       1.82 f
  FA2/S (FullAdder_1)                      0.00       1.82 f
  SUM[2] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[0] (in)                                0.01       0.39 f
  FA0/A (FullAdder_3)                      0.00       0.39 f
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 f
  FA0/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 r
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.39 r
  FA0/HA2/U1/Q (XOR2X1)                    0.43       1.82 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.82 f
  FA0/S (FullAdder_3)                      0.00       1.82 f
  SUM[0] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  A[1] (in)                                0.01       0.39 f
  FA1/A (FullAdder_2)                      0.00       0.39 f
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 f
  FA1/HA1/U4/Z (NBUFFX2)                   0.19       0.58 f
  FA1/HA1/U1/Q (XOR2X1)                    0.48       1.06 r
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.06 r
  FA1/HA2/X (HalfAdder_4)                  0.00       1.06 r
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.39 r
  FA1/HA2/U1/Q (XOR2X1)                    0.43       1.82 f
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.82 f
  FA1/S (FullAdder_2)                      0.00       1.82 f
  SUM[1] (out)                             0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.58       1.16 f
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.16 f
  FA0/HA2/X (HalfAdder_6)                  0.00       1.16 f
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.49 f
  FA0/HA2/U1/Q (XOR2X1)                    0.33       1.82 r
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.82 r
  FA0/S (FullAdder_3)                      0.00       1.82 r
  SUM[0] (out)                             0.07       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[1] (input port clocked by CK)
  Endpoint: SUM[1] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_5        ForQA                 saed90nm_max
  FullAdder_2        ForQA                 saed90nm_max
  HalfAdder_4        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[1] (in)                                0.01       0.39 r
  FA1/A (FullAdder_2)                      0.00       0.39 r
  FA1/HA1/X (HalfAdder_5)                  0.00       0.39 r
  FA1/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA1/HA1/U1/Q (XOR2X1)                    0.58       1.16 f
  FA1/HA1/Sum (HalfAdder_5)                0.00       1.16 f
  FA1/HA2/X (HalfAdder_4)                  0.00       1.16 f
  FA1/HA2/U3/Z (NBUFFX2)                   0.33       1.49 f
  FA1/HA2/U1/Q (XOR2X1)                    0.33       1.82 r
  FA1/HA2/Sum (HalfAdder_4)                0.00       1.82 r
  FA1/S (FullAdder_2)                      0.00       1.82 r
  SUM[1] (out)                             0.07       1.89 r
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: B[3] (input port clocked by CK)
  Endpoint: COUT (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  FullAdder_0        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 f
  B[3] (in)                                0.01       0.39 f
  U7/ZN (INVX0)                            0.09       0.47 r
  U8/ZN (INVX0)                            0.13       0.60 f
  FA3/B (FullAdder_0)                      0.00       0.60 f
  FA3/HA1/Y (HalfAdder_1)                  0.00       0.60 f
  FA3/HA1/U1/Q (XOR2X1)                    0.54       1.14 f
  FA3/HA1/Sum (HalfAdder_1)                0.00       1.14 f
  FA3/HA2/X (HalfAdder_0)                  0.00       1.14 f
  FA3/HA2/U2/Q (AND2X1)                    0.42       1.56 f
  FA3/HA2/Cout (HalfAdder_0)               0.00       1.56 f
  FA3/U1/Q (OR2X1)                         0.25       1.81 f
  FA3/Cout (FullAdder_0)                   0.00       1.81 f
  COUT (out)                               0.07       1.89 f
  data arrival time                                   1.89

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A[0] (input port clocked by CK)
  Endpoint: SUM[0] (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ClkRstRipAdder4    8000                  saed90nm_max
  HalfAdder_7        ForQA                 saed90nm_max
  FullAdder_3        ForQA                 saed90nm_max
  HalfAdder_6        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.38       0.38
  input external delay                     0.00       0.38 r
  A[0] (in)                                0.01       0.39 r
  FA0/A (FullAdder_3)                      0.00       0.39 r
  FA0/HA1/X (HalfAdder_7)                  0.00       0.39 r
  FA0/HA1/U4/Z (NBUFFX2)                   0.18       0.57 r
  FA0/HA1/U1/Q (XOR2X1)                    0.48       1.06 r
  FA0/HA1/Sum (HalfAdder_7)                0.00       1.06 r
  FA0/HA2/X (HalfAdder_6)                  0.00       1.06 r
  FA0/HA2/U3/Z (NBUFFX2)                   0.33       1.38 r
  FA0/HA2/U1/Q (XOR2X1)                    0.43       1.81 f
  FA0/HA2/Sum (HalfAdder_6)                0.00       1.81 f
  FA0/S (FullAdder_3)                      0.00       1.81 f
  SUM[0] (out)                             0.07       1.88 f
  data arrival time                                   1.88

  clock CK (rise edge)                     2.20       2.20
  clock network delay (ideal)              0.38       2.58
  clock uncertainty                       -0.30       2.28
  output external delay                    0.00       2.28
  data required time                                  2.28
  -----------------------------------------------------------
  data required time                                  2.28
  data arrival time                                  -1.88
  -----------------------------------------------------------
  slack (MET)                                         0.40


1
