PPA Report for cascaded_clk_divider_axi_stream.v (Module: cascaded_clk_divider_axi_stream)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 13
IO Count: 11
Cell Count: 44

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 315.44 MHz
Reg-to-Reg Critical Path Delay: 3.115 ns

POWER METRICS:
-------------
Total Power Consumption: 0.743 W
