$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 :" clock $end
  $var wire 1 ;" reset $end
  $var wire 32 <" M_AXI_0_AWADDR [31:0] $end
  $var wire 3 =" M_AXI_0_AWPROT [2:0] $end
  $var wire 1 >" M_AXI_0_AWVALID $end
  $var wire 1 ?" M_AXI_0_AWREADY $end
  $var wire 32 @" M_AXI_0_WDATA [31:0] $end
  $var wire 4 A" M_AXI_0_WSTRB [3:0] $end
  $var wire 1 B" M_AXI_0_WVALID $end
  $var wire 1 C" M_AXI_0_WREADY $end
  $var wire 2 D" M_AXI_0_BRESP [1:0] $end
  $var wire 1 E" M_AXI_0_BVALID $end
  $var wire 1 F" M_AXI_0_BREADY $end
  $var wire 32 G" M_AXI_0_ARADDR [31:0] $end
  $var wire 3 H" M_AXI_0_ARPROT [2:0] $end
  $var wire 1 I" M_AXI_0_ARVALID $end
  $var wire 1 J" M_AXI_0_ARREADY $end
  $var wire 32 K" M_AXI_0_RDATA [31:0] $end
  $var wire 2 L" M_AXI_0_RRESP [1:0] $end
  $var wire 1 M" M_AXI_0_RVALID $end
  $var wire 1 N" M_AXI_0_RREADY $end
  $var wire 32 O" M_AXI_1_AWADDR [31:0] $end
  $var wire 3 P" M_AXI_1_AWPROT [2:0] $end
  $var wire 1 Q" M_AXI_1_AWVALID $end
  $var wire 1 R" M_AXI_1_AWREADY $end
  $var wire 32 S" M_AXI_1_WDATA [31:0] $end
  $var wire 4 T" M_AXI_1_WSTRB [3:0] $end
  $var wire 1 U" M_AXI_1_WVALID $end
  $var wire 1 V" M_AXI_1_WREADY $end
  $var wire 2 W" M_AXI_1_BRESP [1:0] $end
  $var wire 1 X" M_AXI_1_BVALID $end
  $var wire 1 Y" M_AXI_1_BREADY $end
  $var wire 32 Z" M_AXI_1_ARADDR [31:0] $end
  $var wire 3 [" M_AXI_1_ARPROT [2:0] $end
  $var wire 1 \" M_AXI_1_ARVALID $end
  $var wire 1 ]" M_AXI_1_ARREADY $end
  $var wire 32 ^" M_AXI_1_RDATA [31:0] $end
  $var wire 2 _" M_AXI_1_RRESP [1:0] $end
  $var wire 1 `" M_AXI_1_RVALID $end
  $var wire 1 a" M_AXI_1_RREADY $end
  $scope module rv32i_system $end
   $var wire 1 :" clock $end
   $var wire 1 ;" reset $end
   $var wire 32 <" M_AXI_0_AWADDR [31:0] $end
   $var wire 3 =" M_AXI_0_AWPROT [2:0] $end
   $var wire 1 >" M_AXI_0_AWVALID $end
   $var wire 1 ?" M_AXI_0_AWREADY $end
   $var wire 32 @" M_AXI_0_WDATA [31:0] $end
   $var wire 4 A" M_AXI_0_WSTRB [3:0] $end
   $var wire 1 B" M_AXI_0_WVALID $end
   $var wire 1 C" M_AXI_0_WREADY $end
   $var wire 2 D" M_AXI_0_BRESP [1:0] $end
   $var wire 1 E" M_AXI_0_BVALID $end
   $var wire 1 F" M_AXI_0_BREADY $end
   $var wire 32 G" M_AXI_0_ARADDR [31:0] $end
   $var wire 3 H" M_AXI_0_ARPROT [2:0] $end
   $var wire 1 I" M_AXI_0_ARVALID $end
   $var wire 1 J" M_AXI_0_ARREADY $end
   $var wire 32 K" M_AXI_0_RDATA [31:0] $end
   $var wire 2 L" M_AXI_0_RRESP [1:0] $end
   $var wire 1 M" M_AXI_0_RVALID $end
   $var wire 1 N" M_AXI_0_RREADY $end
   $var wire 32 O" M_AXI_1_AWADDR [31:0] $end
   $var wire 3 P" M_AXI_1_AWPROT [2:0] $end
   $var wire 1 Q" M_AXI_1_AWVALID $end
   $var wire 1 R" M_AXI_1_AWREADY $end
   $var wire 32 S" M_AXI_1_WDATA [31:0] $end
   $var wire 4 T" M_AXI_1_WSTRB [3:0] $end
   $var wire 1 U" M_AXI_1_WVALID $end
   $var wire 1 V" M_AXI_1_WREADY $end
   $var wire 2 W" M_AXI_1_BRESP [1:0] $end
   $var wire 1 X" M_AXI_1_BVALID $end
   $var wire 1 Y" M_AXI_1_BREADY $end
   $var wire 32 Z" M_AXI_1_ARADDR [31:0] $end
   $var wire 3 [" M_AXI_1_ARPROT [2:0] $end
   $var wire 1 \" M_AXI_1_ARVALID $end
   $var wire 1 ]" M_AXI_1_ARREADY $end
   $var wire 32 ^" M_AXI_1_RDATA [31:0] $end
   $var wire 2 _" M_AXI_1_RRESP [1:0] $end
   $var wire 1 `" M_AXI_1_RVALID $end
   $var wire 1 a" M_AXI_1_RREADY $end
   $scope module bridge $end
    $var wire 1 # imem_req_ready $end
    $var wire 1 R imem_req_valid $end
    $var wire 32 S imem_req_bits_addr [31:0] $end
    $var wire 1 $ imem_resp_valid $end
    $var wire 32 % imem_resp_bits_data [31:0] $end
    $var wire 1 & dmem_req_ready $end
    $var wire 1 T dmem_req_valid $end
    $var wire 1 U dmem_req_bits_op $end
    $var wire 32 V dmem_req_bits_addr [31:0] $end
    $var wire 32 W dmem_req_bits_data [31:0] $end
    $var wire 1 ' dmem_resp_valid $end
    $var wire 32 ( dmem_resp_bits_data [31:0] $end
    $var wire 32 S ibus_aw_bits_addr [31:0] $end
    $var wire 1 # ibus_ar_ready $end
    $var wire 1 R ibus_ar_valid $end
    $var wire 32 S ibus_ar_bits_addr [31:0] $end
    $var wire 1 $ ibus_r_valid $end
    $var wire 32 % ibus_r_bits_data [31:0] $end
    $var wire 1 ) dbus_aw_ready $end
    $var wire 1 X dbus_aw_valid $end
    $var wire 32 V dbus_aw_bits_addr [31:0] $end
    $var wire 1 * dbus_w_ready $end
    $var wire 1 X dbus_w_valid $end
    $var wire 32 W dbus_w_bits_data [31:0] $end
    $var wire 1 + dbus_b_valid $end
    $var wire 1 , dbus_ar_ready $end
    $var wire 1 Y dbus_ar_valid $end
    $var wire 32 V dbus_ar_bits_addr [31:0] $end
    $var wire 1 - dbus_r_valid $end
    $var wire 32 ( dbus_r_bits_data [31:0] $end
   $upscope $end
   $scope module cpu $end
    $var wire 1 :" clock $end
    $var wire 1 ;" reset $end
    $var wire 1 # imem_req_ready $end
    $var wire 1 R imem_req_valid $end
    $var wire 32 S imem_req_bits_addr [31:0] $end
    $var wire 1 $ imem_resp_valid $end
    $var wire 32 % imem_resp_bits_data [31:0] $end
    $var wire 1 & dmem_req_ready $end
    $var wire 1 T dmem_req_valid $end
    $var wire 1 U dmem_req_bits_op $end
    $var wire 32 V dmem_req_bits_addr [31:0] $end
    $var wire 32 W dmem_req_bits_data [31:0] $end
    $var wire 1 ' dmem_resp_valid $end
    $var wire 32 ( dmem_resp_bits_data [31:0] $end
    $var wire 1 Z load_use_hazard $end
    $var wire 32 S pc [31:0] $end
    $var wire 1 [ reset_ibuffer $end
    $var wire 1 \ imem_pending $end
    $var wire 32 ] imem_pc [31:0] $end
    $var wire 1 ^ imem_valid $end
    $var wire 1 R imem_req_valid_0 $end
    $var wire 1 . ibuffer_io_enq_valid $end
    $var wire 1 / ibuffer_io_deq_ready $end
    $var wire 32 _ mem_wb_data [31:0] $end
    $var wire 32 ` casez_tmp [31:0] $end
    $var wire 32 a casez_tmp_0 [31:0] $end
    $var wire 32 b casez_tmp_1 [31:0] $end
    $var wire 32 c casez_tmp_2 [31:0] $end
    $var wire 32 d casez_tmp_3 [31:0] $end
    $scope module alu $end
     $var wire 1 e en $end
     $var wire 32 f src1 [31:0] $end
     $var wire 32 d src2 [31:0] $end
     $var wire 3 g fnType [2:0] $end
     $var wire 1 h mode $end
     $var wire 32 i result [31:0] $end
     $var wire 32 j casez_tmp [31:0] $end
    $upscope $end
    $scope module bru $end
     $var wire 1 k en $end
     $var wire 32 l pc [31:0] $end
     $var wire 32 ` src1 [31:0] $end
     $var wire 32 a src2 [31:0] $end
     $var wire 32 m imm [31:0] $end
     $var wire 3 n brType [2:0] $end
     $var wire 1 o taken $end
     $var wire 1 p jump $end
     $var wire 32 q target [31:0] $end
     $var wire 1 r casez_tmp $end
    $upscope $end
    $scope module decoder $end
     $var wire 32 s instr [31:0] $end
     $var wire 1 t decoded_regwrite $end
     $var wire 3 u decoded_imm_type [2:0] $end
     $var wire 1 v decoded_branch $end
     $var wire 3 n decoded_br_type [2:0] $end
     $var wire 1 w decoded_alu $end
     $var wire 2 x decoded_alu_sel1 [1:0] $end
     $var wire 2 y decoded_alu_sel2 [1:0] $end
     $var wire 1 z decoded_alu_mode $end
     $var wire 3 { decoded_alu_fn [2:0] $end
     $var wire 1 | decoded_lsu $end
     $var wire 4 } decoded_lsu_cmd [3:0] $end
     $var wire 30 ~ decoded_decoder_decoded_invInputs [29:0] $end
    $upscope $end
    $scope module ex_fwd $end
     $var wire 5 !! ex_rs1 [4:0] $end
     $var wire 5 "! ex_rs2 [4:0] $end
     $var wire 5 #! mem_rd [4:0] $end
     $var wire 1 $! mem_regwrite $end
     $var wire 5 %! wb_rd [4:0] $end
     $var wire 1 &! wb_regwrite $end
     $var wire 2 '! forward_rs1 [1:0] $end
     $var wire 2 (! forward_rs2 [1:0] $end
    $upscope $end
    $scope module ex_mem $end
     $var wire 1 :" clock $end
     $var wire 1 ;" reset $end
     $var wire 1 0 STALL $end
     $var wire 5 )! EX_rd [4:0] $end
     $var wire 32 i EX_alu_result [31:0] $end
     $var wire 32 c EX_rs2_data [31:0] $end
     $var wire 1 *! EX_regwrite $end
     $var wire 1 +! EX_lsu $end
     $var wire 4 ,! EX_lsu_cmd [3:0] $end
     $var wire 5 #! MEM_rd [4:0] $end
     $var wire 32 V MEM_alu_result [31:0] $end
     $var wire 32 -! MEM_rs2_data [31:0] $end
     $var wire 1 $! MEM_regwrite $end
     $var wire 1 .! MEM_lsu $end
     $var wire 4 /! MEM_lsu_cmd [3:0] $end
     $scope module stage $end
      $var wire 1 :" clock $end
      $var wire 1 ;" reset $end
      $var wire 1 0 stall $end
      $var wire 5 )! sin_extra_rd [4:0] $end
      $var wire 32 i sin_extra_alu_result [31:0] $end
      $var wire 32 c sin_extra_rs2_data [31:0] $end
      $var wire 1 *! sin_extra_regwrite $end
      $var wire 1 +! sin_extra_lsu $end
      $var wire 4 ,! sin_extra_lsu_cmd [3:0] $end
      $var wire 5 #! sout_extra_rd [4:0] $end
      $var wire 32 V sout_extra_alu_result [31:0] $end
      $var wire 32 -! sout_extra_rs2_data [31:0] $end
      $var wire 1 $! sout_extra_regwrite $end
      $var wire 1 .! sout_extra_lsu $end
      $var wire 4 /! sout_extra_lsu_cmd [3:0] $end
      $var wire 5 #! sextra_regs_rd [4:0] $end
      $var wire 32 V sextra_regs_alu_result [31:0] $end
      $var wire 32 -! sextra_regs_rs2_data [31:0] $end
      $var wire 1 $! sextra_regs_regwrite $end
      $var wire 1 .! sextra_regs_lsu $end
      $var wire 4 /! sextra_regs_lsu_cmd [3:0] $end
     $upscope $end
    $upscope $end
    $scope module ibuffer $end
     $var wire 1 :" clock $end
     $var wire 1 ;" reset $end
     $var wire 1 0! io_enq_ready $end
     $var wire 1 . io_enq_valid $end
     $var wire 32 ] io_enq_bits_pc [31:0] $end
     $var wire 32 % io_enq_bits_instr [31:0] $end
     $var wire 1 / io_deq_ready $end
     $var wire 1 1! io_deq_valid $end
     $var wire 32 2! io_deq_bits_pc [31:0] $end
     $var wire 32 3! io_deq_bits_instr [31:0] $end
     $var wire 3 4! io_count [2:0] $end
     $var wire 2 5! enq_ptr_value [1:0] $end
     $var wire 2 6! deq_ptr_value [1:0] $end
     $var wire 1 7! maybe_full $end
     $var wire 1 8! ptr_match $end
     $var wire 1 9! empty $end
     $var wire 1 :! full $end
     $var wire 1 1 do_enq $end
     $var wire 1 2 do_deq $end
     $scope module ram_ext $end
      $var wire 2 6! R0_addr [1:0] $end
      $var wire 1 b" R0_en $end
      $var wire 1 :" R0_clk $end
      $var wire 64 ;! R0_data [63:0] $end
      $var wire 2 5! W0_addr [1:0] $end
      $var wire 1 1 W0_en $end
      $var wire 1 :" W0_clk $end
      $var wire 64 3 W0_data [63:0] $end
      $var wire 64 =! Memory[0] [63:0] $end
      $var wire 64 ?! Memory[1] [63:0] $end
      $var wire 64 A! Memory[2] [63:0] $end
      $var wire 64 C! Memory[3] [63:0] $end
     $upscope $end
    $upscope $end
    $scope module id_ex $end
     $var wire 1 :" clock $end
     $var wire 1 ;" reset $end
     $var wire 1 0 STALL $end
     $var wire 1 5 FLUSH $end
     $var wire 32 l ID_pc [31:0] $end
     $var wire 5 E! ID_rd [4:0] $end
     $var wire 1 t ID_decoded_output_regwrite $end
     $var wire 1 w ID_decoded_output_alu $end
     $var wire 2 x ID_decoded_output_alu_sel1 [1:0] $end
     $var wire 2 y ID_decoded_output_alu_sel2 [1:0] $end
     $var wire 1 z ID_decoded_output_alu_mode $end
     $var wire 3 { ID_decoded_output_alu_fn [2:0] $end
     $var wire 1 | ID_decoded_output_lsu $end
     $var wire 4 } ID_decoded_output_lsu_cmd [3:0] $end
     $var wire 5 F! ID_rs1 [4:0] $end
     $var wire 32 ` ID_rs1_data [31:0] $end
     $var wire 5 G! ID_rs2 [4:0] $end
     $var wire 32 a ID_rs2_data [31:0] $end
     $var wire 32 m ID_imm [31:0] $end
     $var wire 32 H! EX_pc [31:0] $end
     $var wire 5 )! EX_rd [4:0] $end
     $var wire 1 *! EX_decoded_output_regwrite $end
     $var wire 1 e EX_decoded_output_alu $end
     $var wire 2 I! EX_decoded_output_alu_sel1 [1:0] $end
     $var wire 2 J! EX_decoded_output_alu_sel2 [1:0] $end
     $var wire 1 h EX_decoded_output_alu_mode $end
     $var wire 3 g EX_decoded_output_alu_fn [2:0] $end
     $var wire 1 +! EX_decoded_output_lsu $end
     $var wire 4 ,! EX_decoded_output_lsu_cmd [3:0] $end
     $var wire 5 !! EX_rs1 [4:0] $end
     $var wire 32 K! EX_rs1_data [31:0] $end
     $var wire 5 "! EX_rs2 [4:0] $end
     $var wire 32 L! EX_rs2_data [31:0] $end
     $var wire 32 M! EX_imm [31:0] $end
     $scope module stage $end
      $var wire 1 :" clock $end
      $var wire 1 ;" reset $end
      $var wire 1 0 stall $end
      $var wire 1 5 flush $end
      $var wire 32 l sin_extra_pc [31:0] $end
      $var wire 5 E! sin_extra_rd [4:0] $end
      $var wire 1 t sin_extra_decoded_output_regwrite $end
      $var wire 1 w sin_extra_decoded_output_alu $end
      $var wire 2 x sin_extra_decoded_output_alu_sel1 [1:0] $end
      $var wire 2 y sin_extra_decoded_output_alu_sel2 [1:0] $end
      $var wire 1 z sin_extra_decoded_output_alu_mode $end
      $var wire 3 { sin_extra_decoded_output_alu_fn [2:0] $end
      $var wire 1 | sin_extra_decoded_output_lsu $end
      $var wire 4 } sin_extra_decoded_output_lsu_cmd [3:0] $end
      $var wire 5 F! sin_extra_rs1 [4:0] $end
      $var wire 32 ` sin_extra_rs1_data [31:0] $end
      $var wire 5 G! sin_extra_rs2 [4:0] $end
      $var wire 32 a sin_extra_rs2_data [31:0] $end
      $var wire 32 m sin_extra_imm [31:0] $end
      $var wire 32 H! sout_extra_pc [31:0] $end
      $var wire 5 )! sout_extra_rd [4:0] $end
      $var wire 1 *! sout_extra_decoded_output_regwrite $end
      $var wire 1 e sout_extra_decoded_output_alu $end
      $var wire 2 I! sout_extra_decoded_output_alu_sel1 [1:0] $end
      $var wire 2 J! sout_extra_decoded_output_alu_sel2 [1:0] $end
      $var wire 1 h sout_extra_decoded_output_alu_mode $end
      $var wire 3 g sout_extra_decoded_output_alu_fn [2:0] $end
      $var wire 1 +! sout_extra_decoded_output_lsu $end
      $var wire 4 ,! sout_extra_decoded_output_lsu_cmd [3:0] $end
      $var wire 5 !! sout_extra_rs1 [4:0] $end
      $var wire 32 K! sout_extra_rs1_data [31:0] $end
      $var wire 5 "! sout_extra_rs2 [4:0] $end
      $var wire 32 L! sout_extra_rs2_data [31:0] $end
      $var wire 32 M! sout_extra_imm [31:0] $end
      $var wire 32 H! sextra_regs_pc [31:0] $end
      $var wire 5 )! sextra_regs_rd [4:0] $end
      $var wire 1 *! sextra_regs_decoded_output_regwrite $end
      $var wire 1 e sextra_regs_decoded_output_alu $end
      $var wire 2 I! sextra_regs_decoded_output_alu_sel1 [1:0] $end
      $var wire 2 J! sextra_regs_decoded_output_alu_sel2 [1:0] $end
      $var wire 1 h sextra_regs_decoded_output_alu_mode $end
      $var wire 3 g sextra_regs_decoded_output_alu_fn [2:0] $end
      $var wire 1 +! sextra_regs_decoded_output_lsu $end
      $var wire 4 ,! sextra_regs_decoded_output_lsu_cmd [3:0] $end
      $var wire 5 !! sextra_regs_rs1 [4:0] $end
      $var wire 32 K! sextra_regs_rs1_data [31:0] $end
      $var wire 5 "! sextra_regs_rs2 [4:0] $end
      $var wire 32 L! sextra_regs_rs2_data [31:0] $end
      $var wire 32 M! sextra_regs_imm [31:0] $end
     $upscope $end
    $upscope $end
    $scope module id_fwd $end
     $var wire 5 F! id_rs1 [4:0] $end
     $var wire 5 G! id_rs2 [4:0] $end
     $var wire 5 )! ex_rd [4:0] $end
     $var wire 1 *! ex_regwrite $end
     $var wire 5 #! mem_rd [4:0] $end
     $var wire 1 $! mem_regwrite $end
     $var wire 5 %! wb_rd [4:0] $end
     $var wire 1 &! wb_regwrite $end
     $var wire 2 N! forward_rs1 [1:0] $end
     $var wire 2 O! forward_rs2 [1:0] $end
    $upscope $end
    $scope module if_id $end
     $var wire 1 :" clock $end
     $var wire 1 ;" reset $end
     $var wire 1 6 STALL $end
     $var wire 1 7 FLUSH $end
     $var wire 32 8 IF_INSTR [31:0] $end
     $var wire 32 9 IF_pc [31:0] $end
     $var wire 32 s ID_INSTR [31:0] $end
     $var wire 32 l ID_pc [31:0] $end
     $scope module stage $end
      $var wire 1 :" clock $end
      $var wire 1 ;" reset $end
      $var wire 1 6 stall $end
      $var wire 1 7 flush $end
      $var wire 32 8 sin_instr [31:0] $end
      $var wire 32 9 sin_extra_pc [31:0] $end
      $var wire 32 s sout_instr [31:0] $end
      $var wire 32 l sout_extra_pc [31:0] $end
      $var wire 32 s sinstr_reg [31:0] $end
      $var wire 32 l sextra_regs_pc [31:0] $end
     $upscope $end
    $upscope $end
    $scope module imm_gen $end
     $var wire 32 s instr [31:0] $end
     $var wire 3 u immType [2:0] $end
     $var wire 32 m imm [31:0] $end
     $var wire 32 m casez_tmp [31:0] $end
    $upscope $end
    $scope module lsu $end
     $var wire 1 :" clock $end
     $var wire 1 ;" reset $end
     $var wire 1 .! en $end
     $var wire 4 /! cmd [3:0] $end
     $var wire 32 V addr [31:0] $end
     $var wire 32 -! wdata [31:0] $end
     $var wire 1 & mem_req_ready $end
     $var wire 1 T mem_req_valid $end
     $var wire 1 U mem_req_bits_op $end
     $var wire 32 V mem_req_bits_addr [31:0] $end
     $var wire 32 W mem_req_bits_data [31:0] $end
     $var wire 1 ' mem_resp_valid $end
     $var wire 32 ( mem_resp_bits_data [31:0] $end
     $var wire 32 P! rdata [31:0] $end
     $var wire 1 0 busy $end
     $var wire 1 Q! mem_read $end
     $var wire 1 T mem_req_valid_0 $end
     $var wire 32 P! rdata_reg [31:0] $end
     $var wire 1 R! req_fired $end
     $var wire 1 S! resp_received $end
     $var wire 32 : shifted_rdata [31:0] $end
    $upscope $end
    $scope module mem_wb $end
     $var wire 1 :" clock $end
     $var wire 1 ;" reset $end
     $var wire 1 0 FLUSH $end
     $var wire 5 #! MEM_rd [4:0] $end
     $var wire 1 $! MEM_regwrite $end
     $var wire 32 _ MEM_wb_data [31:0] $end
     $var wire 5 %! WB_rd [4:0] $end
     $var wire 1 &! WB_regwrite $end
     $var wire 32 T! WB_wb_data [31:0] $end
     $scope module stage $end
      $var wire 1 :" clock $end
      $var wire 1 ;" reset $end
      $var wire 1 0 flush $end
      $var wire 5 #! sin_extra_rd [4:0] $end
      $var wire 1 $! sin_extra_regwrite $end
      $var wire 32 _ sin_extra_wb_data [31:0] $end
      $var wire 5 %! sout_extra_rd [4:0] $end
      $var wire 1 &! sout_extra_regwrite $end
      $var wire 32 T! sout_extra_wb_data [31:0] $end
      $var wire 5 %! sextra_regs_rd [4:0] $end
      $var wire 1 &! sextra_regs_regwrite $end
      $var wire 32 T! sextra_regs_wb_data [31:0] $end
     $upscope $end
    $upscope $end
    $scope module regfile $end
     $var wire 1 :" clock $end
     $var wire 1 ;" reset $end
     $var wire 5 F! rs1_addr [4:0] $end
     $var wire 5 G! rs2_addr [4:0] $end
     $var wire 5 %! write_addr [4:0] $end
     $var wire 32 T! write_data [31:0] $end
     $var wire 1 &! write_en $end
     $var wire 32 U! rs1_data [31:0] $end
     $var wire 32 V! rs2_data [31:0] $end
     $scope module dual_port_regfile $end
      $var wire 1 :" clock $end
      $var wire 1 ;" reset $end
      $var wire 5 F! RS1_ADDR [4:0] $end
      $var wire 5 G! RS2_ADDR [4:0] $end
      $var wire 5 %! WRITE_ADDR [4:0] $end
      $var wire 32 T! WRITE_DATA [31:0] $end
      $var wire 1 &! WRITE_EN $end
      $var wire 32 U! RS1_DATA [31:0] $end
      $var wire 32 V! RS2_DATA [31:0] $end
      $var wire 32 W! regs_0 [31:0] $end
      $var wire 32 X! regs_1 [31:0] $end
      $var wire 32 Y! regs_2 [31:0] $end
      $var wire 32 Z! regs_3 [31:0] $end
      $var wire 32 [! regs_4 [31:0] $end
      $var wire 32 \! regs_5 [31:0] $end
      $var wire 32 ]! regs_6 [31:0] $end
      $var wire 32 ^! regs_7 [31:0] $end
      $var wire 32 _! regs_8 [31:0] $end
      $var wire 32 `! regs_9 [31:0] $end
      $var wire 32 a! regs_10 [31:0] $end
      $var wire 32 b! regs_11 [31:0] $end
      $var wire 32 c! regs_12 [31:0] $end
      $var wire 32 d! regs_13 [31:0] $end
      $var wire 32 e! regs_14 [31:0] $end
      $var wire 32 f! regs_15 [31:0] $end
      $var wire 32 g! regs_16 [31:0] $end
      $var wire 32 h! regs_17 [31:0] $end
      $var wire 32 i! regs_18 [31:0] $end
      $var wire 32 j! regs_19 [31:0] $end
      $var wire 32 k! regs_20 [31:0] $end
      $var wire 32 l! regs_21 [31:0] $end
      $var wire 32 m! regs_22 [31:0] $end
      $var wire 32 n! regs_23 [31:0] $end
      $var wire 32 o! regs_24 [31:0] $end
      $var wire 32 p! regs_25 [31:0] $end
      $var wire 32 q! regs_26 [31:0] $end
      $var wire 32 r! regs_27 [31:0] $end
      $var wire 32 s! regs_28 [31:0] $end
      $var wire 32 t! regs_29 [31:0] $end
      $var wire 32 u! regs_30 [31:0] $end
      $var wire 32 v! regs_31 [31:0] $end
      $var wire 1 w! casez_tmp $end
      $var wire 32 x! casez_tmp_0 [31:0] $end
      $var wire 32 y! casez_tmp_1 [31:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module crossbar $end
    $var wire 1 :" clock $end
    $var wire 1 ;" reset $end
    $var wire 32 S IBUS_AWADDR [31:0] $end
    $var wire 32 S IBUS_ARADDR [31:0] $end
    $var wire 1 R IBUS_ARVALID $end
    $var wire 1 # IBUS_ARREADY $end
    $var wire 32 % IBUS_RDATA [31:0] $end
    $var wire 1 $ IBUS_RVALID $end
    $var wire 32 V DBUS_AWADDR [31:0] $end
    $var wire 1 X DBUS_AWVALID $end
    $var wire 1 ) DBUS_AWREADY $end
    $var wire 32 W DBUS_WDATA [31:0] $end
    $var wire 1 X DBUS_WVALID $end
    $var wire 1 * DBUS_WREADY $end
    $var wire 1 + DBUS_BVALID $end
    $var wire 32 V DBUS_ARADDR [31:0] $end
    $var wire 1 Y DBUS_ARVALID $end
    $var wire 1 , DBUS_ARREADY $end
    $var wire 32 ( DBUS_RDATA [31:0] $end
    $var wire 1 - DBUS_RVALID $end
    $var wire 32 <" M_AXI_0_AWADDR [31:0] $end
    $var wire 1 >" M_AXI_0_AWVALID $end
    $var wire 1 ?" M_AXI_0_AWREADY $end
    $var wire 32 @" M_AXI_0_WDATA [31:0] $end
    $var wire 4 A" M_AXI_0_WSTRB [3:0] $end
    $var wire 1 B" M_AXI_0_WVALID $end
    $var wire 1 C" M_AXI_0_WREADY $end
    $var wire 1 E" M_AXI_0_BVALID $end
    $var wire 1 F" M_AXI_0_BREADY $end
    $var wire 32 G" M_AXI_0_ARADDR [31:0] $end
    $var wire 1 I" M_AXI_0_ARVALID $end
    $var wire 1 J" M_AXI_0_ARREADY $end
    $var wire 32 K" M_AXI_0_RDATA [31:0] $end
    $var wire 1 M" M_AXI_0_RVALID $end
    $var wire 1 N" M_AXI_0_RREADY $end
    $var wire 32 O" M_AXI_1_AWADDR [31:0] $end
    $var wire 1 Q" M_AXI_1_AWVALID $end
    $var wire 1 R" M_AXI_1_AWREADY $end
    $var wire 32 S" M_AXI_1_WDATA [31:0] $end
    $var wire 4 T" M_AXI_1_WSTRB [3:0] $end
    $var wire 1 U" M_AXI_1_WVALID $end
    $var wire 1 V" M_AXI_1_WREADY $end
    $var wire 1 X" M_AXI_1_BVALID $end
    $var wire 1 Y" M_AXI_1_BREADY $end
    $var wire 32 Z" M_AXI_1_ARADDR [31:0] $end
    $var wire 1 \" M_AXI_1_ARVALID $end
    $var wire 1 ]" M_AXI_1_ARREADY $end
    $var wire 32 ^" M_AXI_1_RDATA [31:0] $end
    $var wire 1 `" M_AXI_1_RVALID $end
    $var wire 1 a" M_AXI_1_RREADY $end
    $scope module interface_crossbar $end
     $var wire 1 :" clock $end
     $var wire 1 ;" reset $end
     $var wire 32 <" M_AXI_0_AWADDR [31:0] $end
     $var wire 1 >" M_AXI_0_AWVALID $end
     $var wire 1 ?" M_AXI_0_AWREADY $end
     $var wire 32 @" M_AXI_0_WDATA [31:0] $end
     $var wire 4 A" M_AXI_0_WSTRB [3:0] $end
     $var wire 1 B" M_AXI_0_WVALID $end
     $var wire 1 C" M_AXI_0_WREADY $end
     $var wire 1 E" M_AXI_0_BVALID $end
     $var wire 1 F" M_AXI_0_BREADY $end
     $var wire 32 G" M_AXI_0_ARADDR [31:0] $end
     $var wire 1 I" M_AXI_0_ARVALID $end
     $var wire 1 J" M_AXI_0_ARREADY $end
     $var wire 32 K" M_AXI_0_RDATA [31:0] $end
     $var wire 1 M" M_AXI_0_RVALID $end
     $var wire 1 N" M_AXI_0_RREADY $end
     $var wire 32 O" M_AXI_1_AWADDR [31:0] $end
     $var wire 1 Q" M_AXI_1_AWVALID $end
     $var wire 1 R" M_AXI_1_AWREADY $end
     $var wire 32 S" M_AXI_1_WDATA [31:0] $end
     $var wire 4 T" M_AXI_1_WSTRB [3:0] $end
     $var wire 1 U" M_AXI_1_WVALID $end
     $var wire 1 V" M_AXI_1_WREADY $end
     $var wire 1 X" M_AXI_1_BVALID $end
     $var wire 1 Y" M_AXI_1_BREADY $end
     $var wire 32 Z" M_AXI_1_ARADDR [31:0] $end
     $var wire 1 \" M_AXI_1_ARVALID $end
     $var wire 1 ]" M_AXI_1_ARREADY $end
     $var wire 32 ^" M_AXI_1_RDATA [31:0] $end
     $var wire 1 `" M_AXI_1_RVALID $end
     $var wire 1 a" M_AXI_1_RREADY $end
     $var wire 32 S S_AXI_0_AWADDR [31:0] $end
     $var wire 32 S S_AXI_0_ARADDR [31:0] $end
     $var wire 1 R S_AXI_0_ARVALID $end
     $var wire 1 # S_AXI_0_ARREADY $end
     $var wire 32 % S_AXI_0_RDATA [31:0] $end
     $var wire 1 $ S_AXI_0_RVALID $end
     $var wire 32 V S_AXI_1_AWADDR [31:0] $end
     $var wire 1 X S_AXI_1_AWVALID $end
     $var wire 1 ) S_AXI_1_AWREADY $end
     $var wire 32 W S_AXI_1_WDATA [31:0] $end
     $var wire 1 X S_AXI_1_WVALID $end
     $var wire 1 * S_AXI_1_WREADY $end
     $var wire 1 + S_AXI_1_BVALID $end
     $var wire 32 V S_AXI_1_ARADDR [31:0] $end
     $var wire 1 Y S_AXI_1_ARVALID $end
     $var wire 1 , S_AXI_1_ARREADY $end
     $var wire 32 ( S_AXI_1_RDATA [31:0] $end
     $var wire 1 - S_AXI_1_RVALID $end
     $scope module arbiters_0 $end
      $var wire 1 :" clock $end
      $var wire 1 ;" reset $end
      $var wire 32 S S_AXI_0_AWADDR [31:0] $end
      $var wire 1 c" S_AXI_0_AWVALID $end
      $var wire 1 ; S_AXI_0_AWREADY $end
      $var wire 32 d" S_AXI_0_WDATA [31:0] $end
      $var wire 1 c" S_AXI_0_WVALID $end
      $var wire 1 < S_AXI_0_WREADY $end
      $var wire 1 = S_AXI_0_BVALID $end
      $var wire 1 z! S_AXI_0_BREADY $end
      $var wire 32 S S_AXI_0_ARADDR [31:0] $end
      $var wire 1 {! S_AXI_0_ARVALID $end
      $var wire 1 > S_AXI_0_ARREADY $end
      $var wire 32 K" S_AXI_0_RDATA [31:0] $end
      $var wire 1 ? S_AXI_0_RVALID $end
      $var wire 1 z! S_AXI_0_RREADY $end
      $var wire 32 V S_AXI_1_AWADDR [31:0] $end
      $var wire 1 |! S_AXI_1_AWVALID $end
      $var wire 1 @ S_AXI_1_AWREADY $end
      $var wire 32 W S_AXI_1_WDATA [31:0] $end
      $var wire 1 |! S_AXI_1_WVALID $end
      $var wire 1 A S_AXI_1_WREADY $end
      $var wire 1 B S_AXI_1_BVALID $end
      $var wire 1 }! S_AXI_1_BREADY $end
      $var wire 32 V S_AXI_1_ARADDR [31:0] $end
      $var wire 1 ~! S_AXI_1_ARVALID $end
      $var wire 1 C S_AXI_1_ARREADY $end
      $var wire 32 K" S_AXI_1_RDATA [31:0] $end
      $var wire 1 D S_AXI_1_RVALID $end
      $var wire 1 }! S_AXI_1_RREADY $end
      $var wire 32 <" M_AXI_AWADDR [31:0] $end
      $var wire 1 >" M_AXI_AWVALID $end
      $var wire 1 ?" M_AXI_AWREADY $end
      $var wire 32 @" M_AXI_WDATA [31:0] $end
      $var wire 4 A" M_AXI_WSTRB [3:0] $end
      $var wire 1 B" M_AXI_WVALID $end
      $var wire 1 C" M_AXI_WREADY $end
      $var wire 1 E" M_AXI_BVALID $end
      $var wire 1 F" M_AXI_BREADY $end
      $var wire 32 G" M_AXI_ARADDR [31:0] $end
      $var wire 1 I" M_AXI_ARVALID $end
      $var wire 1 J" M_AXI_ARREADY $end
      $var wire 32 K" M_AXI_RDATA [31:0] $end
      $var wire 1 M" M_AXI_RVALID $end
      $var wire 1 N" M_AXI_RREADY $end
      $var wire 1 !" selected_master_aw $end
      $var wire 1 "" selected_master_ar $end
      $var wire 1 #" aw_locked $end
      $var wire 1 $" ar_locked $end
      $var wire 2 %" aw_grant_idx [1:0] $end
      $var wire 2 &" aw_grant_idx_1 [1:0] $end
      $var wire 1 '" aw_grant $end
      $var wire 2 (" ar_grant_idx [1:0] $end
      $var wire 2 )" ar_grant_idx_1 [1:0] $end
      $var wire 1 *" ar_grant $end
     $upscope $end
     $scope module arbiters_1 $end
      $var wire 1 :" clock $end
      $var wire 1 ;" reset $end
      $var wire 32 S S_AXI_0_AWADDR [31:0] $end
      $var wire 1 c" S_AXI_0_AWVALID $end
      $var wire 1 E S_AXI_0_AWREADY $end
      $var wire 32 d" S_AXI_0_WDATA [31:0] $end
      $var wire 1 c" S_AXI_0_WVALID $end
      $var wire 1 F S_AXI_0_WREADY $end
      $var wire 1 G S_AXI_0_BVALID $end
      $var wire 1 +" S_AXI_0_BREADY $end
      $var wire 32 S S_AXI_0_ARADDR [31:0] $end
      $var wire 1 ," S_AXI_0_ARVALID $end
      $var wire 1 H S_AXI_0_ARREADY $end
      $var wire 32 ^" S_AXI_0_RDATA [31:0] $end
      $var wire 1 I S_AXI_0_RVALID $end
      $var wire 1 +" S_AXI_0_RREADY $end
      $var wire 32 V S_AXI_1_AWADDR [31:0] $end
      $var wire 1 -" S_AXI_1_AWVALID $end
      $var wire 1 J S_AXI_1_AWREADY $end
      $var wire 32 W S_AXI_1_WDATA [31:0] $end
      $var wire 1 -" S_AXI_1_WVALID $end
      $var wire 1 K S_AXI_1_WREADY $end
      $var wire 1 L S_AXI_1_BVALID $end
      $var wire 1 ." S_AXI_1_BREADY $end
      $var wire 32 V S_AXI_1_ARADDR [31:0] $end
      $var wire 1 /" S_AXI_1_ARVALID $end
      $var wire 1 M S_AXI_1_ARREADY $end
      $var wire 32 ^" S_AXI_1_RDATA [31:0] $end
      $var wire 1 N S_AXI_1_RVALID $end
      $var wire 1 ." S_AXI_1_RREADY $end
      $var wire 32 O" M_AXI_AWADDR [31:0] $end
      $var wire 1 Q" M_AXI_AWVALID $end
      $var wire 1 R" M_AXI_AWREADY $end
      $var wire 32 S" M_AXI_WDATA [31:0] $end
      $var wire 4 T" M_AXI_WSTRB [3:0] $end
      $var wire 1 U" M_AXI_WVALID $end
      $var wire 1 V" M_AXI_WREADY $end
      $var wire 1 X" M_AXI_BVALID $end
      $var wire 1 Y" M_AXI_BREADY $end
      $var wire 32 Z" M_AXI_ARADDR [31:0] $end
      $var wire 1 \" M_AXI_ARVALID $end
      $var wire 1 ]" M_AXI_ARREADY $end
      $var wire 32 ^" M_AXI_RDATA [31:0] $end
      $var wire 1 `" M_AXI_RVALID $end
      $var wire 1 a" M_AXI_RREADY $end
      $var wire 1 0" selected_master_aw $end
      $var wire 1 1" selected_master_ar $end
      $var wire 1 2" aw_locked $end
      $var wire 1 3" ar_locked $end
      $var wire 2 4" aw_grant_idx [1:0] $end
      $var wire 2 5" aw_grant_idx_1 [1:0] $end
      $var wire 1 6" aw_grant $end
      $var wire 2 7" ar_grant_idx [1:0] $end
      $var wire 2 8" ar_grant_idx_1 [1:0] $end
      $var wire 1 9" ar_grant $end
     $upscope $end
     $scope module interconnects_0 $end
      $var wire 32 S S_AXI_AWADDR [31:0] $end
      $var wire 1 c" S_AXI_AWVALID $end
      $var wire 1 O S_AXI_AWREADY $end
      $var wire 32 d" S_AXI_WDATA [31:0] $end
      $var wire 1 c" S_AXI_WVALID $end
      $var wire 1 P S_AXI_WREADY $end
      $var wire 1 Q S_AXI_BVALID $end
      $var wire 32 S S_AXI_ARADDR [31:0] $end
      $var wire 1 R S_AXI_ARVALID $end
      $var wire 1 # S_AXI_ARREADY $end
      $var wire 32 % S_AXI_RDATA [31:0] $end
      $var wire 1 $ S_AXI_RVALID $end
      $var wire 32 S M_AXI_0_AWADDR [31:0] $end
      $var wire 1 c" M_AXI_0_AWVALID $end
      $var wire 1 ; M_AXI_0_AWREADY $end
      $var wire 32 d" M_AXI_0_WDATA [31:0] $end
      $var wire 1 c" M_AXI_0_WVALID $end
      $var wire 1 < M_AXI_0_WREADY $end
      $var wire 1 = M_AXI_0_BVALID $end
      $var wire 1 z! M_AXI_0_BREADY $end
      $var wire 32 S M_AXI_0_ARADDR [31:0] $end
      $var wire 1 {! M_AXI_0_ARVALID $end
      $var wire 1 > M_AXI_0_ARREADY $end
      $var wire 32 K" M_AXI_0_RDATA [31:0] $end
      $var wire 1 ? M_AXI_0_RVALID $end
      $var wire 1 z! M_AXI_0_RREADY $end
      $var wire 32 S M_AXI_1_AWADDR [31:0] $end
      $var wire 1 c" M_AXI_1_AWVALID $end
      $var wire 1 E M_AXI_1_AWREADY $end
      $var wire 32 d" M_AXI_1_WDATA [31:0] $end
      $var wire 1 c" M_AXI_1_WVALID $end
      $var wire 1 F M_AXI_1_WREADY $end
      $var wire 1 G M_AXI_1_BVALID $end
      $var wire 1 +" M_AXI_1_BREADY $end
      $var wire 32 S M_AXI_1_ARADDR [31:0] $end
      $var wire 1 ," M_AXI_1_ARVALID $end
      $var wire 1 H M_AXI_1_ARREADY $end
      $var wire 32 ^" M_AXI_1_RDATA [31:0] $end
      $var wire 1 I M_AXI_1_RVALID $end
      $var wire 1 +" M_AXI_1_RREADY $end
     $upscope $end
     $scope module interconnects_1 $end
      $var wire 32 V S_AXI_AWADDR [31:0] $end
      $var wire 1 X S_AXI_AWVALID $end
      $var wire 1 ) S_AXI_AWREADY $end
      $var wire 32 W S_AXI_WDATA [31:0] $end
      $var wire 1 X S_AXI_WVALID $end
      $var wire 1 * S_AXI_WREADY $end
      $var wire 1 + S_AXI_BVALID $end
      $var wire 32 V S_AXI_ARADDR [31:0] $end
      $var wire 1 Y S_AXI_ARVALID $end
      $var wire 1 , S_AXI_ARREADY $end
      $var wire 32 ( S_AXI_RDATA [31:0] $end
      $var wire 1 - S_AXI_RVALID $end
      $var wire 32 V M_AXI_0_AWADDR [31:0] $end
      $var wire 1 |! M_AXI_0_AWVALID $end
      $var wire 1 @ M_AXI_0_AWREADY $end
      $var wire 32 W M_AXI_0_WDATA [31:0] $end
      $var wire 1 |! M_AXI_0_WVALID $end
      $var wire 1 A M_AXI_0_WREADY $end
      $var wire 1 B M_AXI_0_BVALID $end
      $var wire 1 }! M_AXI_0_BREADY $end
      $var wire 32 V M_AXI_0_ARADDR [31:0] $end
      $var wire 1 ~! M_AXI_0_ARVALID $end
      $var wire 1 C M_AXI_0_ARREADY $end
      $var wire 32 K" M_AXI_0_RDATA [31:0] $end
      $var wire 1 D M_AXI_0_RVALID $end
      $var wire 1 }! M_AXI_0_RREADY $end
      $var wire 32 V M_AXI_1_AWADDR [31:0] $end
      $var wire 1 -" M_AXI_1_AWVALID $end
      $var wire 1 J M_AXI_1_AWREADY $end
      $var wire 32 W M_AXI_1_WDATA [31:0] $end
      $var wire 1 -" M_AXI_1_WVALID $end
      $var wire 1 K M_AXI_1_WREADY $end
      $var wire 1 L M_AXI_1_BVALID $end
      $var wire 1 ." M_AXI_1_BREADY $end
      $var wire 32 V M_AXI_1_ARADDR [31:0] $end
      $var wire 1 /" M_AXI_1_ARVALID $end
      $var wire 1 M M_AXI_1_ARREADY $end
      $var wire 32 ^" M_AXI_1_RDATA [31:0] $end
      $var wire 1 N M_AXI_1_RVALID $end
      $var wire 1 ." M_AXI_1_RREADY $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


