{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571944207842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571944207851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 13:10:07 2019 " "Processing started: Thu Oct 24 13:10:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571944207851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944207851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ktane_mem -c ktane_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off ktane_mem -c ktane_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944207851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571944209178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571944209178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg " "Found entity 1: sevseg" {  } { { "bcd_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/bcd_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extras_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file extras_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 extras_mem " "Found entity 1: extras_mem" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file button_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_mem " "Found entity 1: button_mem" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_mem " "Found entity 1: keypad_mem" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file morse_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_mem " "Found entity 1: morse_mem" {  } { { "morse_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wire_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file wire_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_mem " "Found entity 1: wire_mem" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ktane_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ktane_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ktane_mem " "Found entity 1: ktane_mem" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/dual_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_led.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_led " "Found entity 1: rgb_led" {  } { { "rgb_led.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer/timer.v" "" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/timer/sec_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/timer/sec_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_to_sevseg " "Found entity 1: sec_to_sevseg" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/de1_soc_adc/ip/adc_ltc2308_fifo/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/de1_soc_adc/ip/adc_ltc2308_fifo/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "../DE1_SoC_ADC/ip/ADC_LTC2308_FIFO/adc_ltc2308.v" "" { Text "C:/intelFPGA_lite/18.1/DE1_SoC_ADC/ip/ADC_LTC2308_FIFO/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944226240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944226240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ktane_mem " "Elaborating entity \"ktane_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571944226500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram dual_port_ram:ram " "Elaborating entity \"dual_port_ram\" for hierarchy \"dual_port_ram:ram\"" {  } { { "ktane_mem.v" "ram" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_mem button_mem:button_mem " "Elaborating entity \"button_mem\" for hierarchy \"button_mem:button_mem\"" {  } { { "ktane_mem.v" "button_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setWord button_mem.v(15) " "Verilog HDL or VHDL warning at button_mem.v(15): object \"setWord\" assigned a value but never read" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571944226673 "|ktane_mem|button_mem:button_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl button_mem.v(11) " "Output port \"scl\" at button_mem.v(11) has no driver" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571944226674 "|ktane_mem|button_mem:button_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_led button_mem:button_mem\|rgb_led:l1 " "Elaborating entity \"rgb_led\" for hierarchy \"button_mem:button_mem\|rgb_led:l1\"" {  } { { "button_mem.v" "l1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rgb_led.v(17) " "Verilog HDL assignment warning at rgb_led.v(17): truncated value with size 32 to match size of target (5)" {  } { { "rgb_led.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571944226690 "|ktane_mem|button_mem:button_mem|rgb_led:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_mem keypad_mem:keypad_mem " "Elaborating entity \"keypad_mem\" for hierarchy \"keypad_mem:keypad_mem\"" {  } { { "ktane_mem.v" "keypad_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph1 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph1\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571944226708 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph2 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph2\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571944226708 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph3 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph3\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571944226709 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph4 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph4\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571944226709 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl keypad_mem.v(12) " "Output port \"scl\" at keypad_mem.v(12) has no driver" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571944226709 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_mem morse_mem:morse_mem " "Elaborating entity \"morse_mem\" for hierarchy \"morse_mem:morse_mem\"" {  } { { "ktane_mem.v" "morse_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg morse_mem:morse_mem\|sevseg:s1 " "Elaborating entity \"sevseg\" for hierarchy \"morse_mem:morse_mem\|sevseg:s1\"" {  } { { "morse_mem.v" "s1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_mem wire_mem:wires_mem " "Elaborating entity \"wire_mem\" for hierarchy \"wire_mem:wires_mem\"" {  } { { "ktane_mem.v" "wires_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226727 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ch wire_mem.v(18) " "Verilog HDL warning at wire_mem.v(18): object ch used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571944226730 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ch\[5..0\] 0 wire_mem.v(18) " "Net \"ch\[5..0\]\" at wire_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571944226730 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST wire_mem.v(11) " "Output port \"ADC_CONVST\" at wire_mem.v(11) has no driver" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571944226730 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK wire_mem.v(12) " "Output port \"ADC_SCK\" at wire_mem.v(12) has no driver" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571944226730 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI wire_mem.v(13) " "Output port \"ADC_SDI\" at wire_mem.v(13) has no driver" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571944226730 "|ktane_mem|wire_mem:wires_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extras_mem extras_mem:extras_mem " "Elaborating entity \"extras_mem\" for hierarchy \"extras_mem:extras_mem\"" {  } { { "ktane_mem.v" "extras_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226736 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setStrikes extras_mem.v(14) " "Verilog HDL or VHDL warning at extras_mem.v(14): object \"setStrikes\" assigned a value but never read" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571944226739 "|ktane_mem|extras_mem:extras_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "numStrikes extras_mem.v(16) " "Verilog HDL warning at extras_mem.v(16): object numStrikes used but never assigned" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571944226739 "|ktane_mem|extras_mem:extras_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "numStrikes 0 extras_mem.v(16) " "Net \"numStrikes\" at extras_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571944226739 "|ktane_mem|extras_mem:extras_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer extras_mem:extras_mem\|timer:t1 " "Elaborating entity \"timer\" for hierarchy \"extras_mem:extras_mem\|timer:t1\"" {  } { { "extras_mem.v" "t1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 timer.v(27) " "Verilog HDL assignment warning at timer.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../timer/timer.v" "" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571944226748 "|ktane_mem|extras_mem:extras_mem|timer:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_to_sevseg extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1 " "Elaborating entity \"sec_to_sevseg\" for hierarchy \"extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\"" {  } { { "../timer/timer.v" "s1" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(13) " "Verilog HDL assignment warning at sec_to_sevseg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571944226756 "|ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(14) " "Verilog HDL assignment warning at sec_to_sevseg.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571944226756 "|ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(15) " "Verilog HDL assignment warning at sec_to_sevseg.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571944226756 "|ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:output_mux " "Elaborating entity \"mux5\" for hierarchy \"mux5:output_mux\"" {  } { { "ktane_mem.v" "output_mux" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944226765 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div1\"" {  } { { "../timer/sec_to_sevseg.v" "Div1" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944228485 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div0\"" {  } { { "../timer/sec_to_sevseg.v" "Div0" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944228485 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571944228485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1\"" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944228594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1 " "Instantiated megafunction \"extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571944228595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571944228595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571944228595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571944228595 ""}  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571944228595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944228677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944228677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944228717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944228717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944228804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944228804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0\"" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944228838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0 " "Instantiated megafunction \"extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571944228838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571944228838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571944228838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571944228838 ""}  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571944228838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944228919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944228919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944228969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944228969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571944229031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944229031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571944229353 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "bidirectional pin \"sda\" has no driver" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571944229377 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1571944229377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q\[1\] GND " "Pin \"q\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[2\] GND " "Pin \"q\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[3\] GND " "Pin \"q\[3\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[4\] GND " "Pin \"q\[4\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[5\] GND " "Pin \"q\[5\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[6\] GND " "Pin \"q\[6\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[7\] GND " "Pin \"q\[7\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[8\] GND " "Pin \"q\[8\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[9\] GND " "Pin \"q\[9\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[10\] GND " "Pin \"q\[10\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[11\] GND " "Pin \"q\[11\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[12\] GND " "Pin \"q\[12\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[13\] GND " "Pin \"q\[13\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[14\] GND " "Pin \"q\[14\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "q\[15\] GND " "Pin \"q\[15\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|q[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "scl GND " "Pin \"scl\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|scl"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] GND " "Pin \"led1\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] GND " "Pin \"led1\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] GND " "Pin \"led1\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] GND " "Pin \"led2\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] GND " "Pin \"led2\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_led GND " "Pin \"morse_led\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_leds\[0\] GND " "Pin \"keypad_leds\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|keypad_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_leds\[1\] GND " "Pin \"keypad_leds\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|keypad_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_leds\[2\] GND " "Pin \"keypad_leds\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|keypad_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_leds\[3\] GND " "Pin \"keypad_leds\[3\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|keypad_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[0\] GND " "Pin \"morse_sevseg1\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[1\] GND " "Pin \"morse_sevseg1\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[2\] GND " "Pin \"morse_sevseg1\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[3\] GND " "Pin \"morse_sevseg1\[3\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[4\] GND " "Pin \"morse_sevseg1\[4\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[5\] GND " "Pin \"morse_sevseg1\[5\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[6\] GND " "Pin \"morse_sevseg1\[6\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[0\] GND " "Pin \"morse_sevseg2\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[1\] GND " "Pin \"morse_sevseg2\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[2\] GND " "Pin \"morse_sevseg2\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[3\] GND " "Pin \"morse_sevseg2\[3\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[4\] GND " "Pin \"morse_sevseg2\[4\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[5\] GND " "Pin \"morse_sevseg2\[5\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[6\] GND " "Pin \"morse_sevseg2\[6\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|morse_sevseg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "strike_leds\[0\] GND " "Pin \"strike_leds\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|strike_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "strike_leds\[1\] GND " "Pin \"strike_leds\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|strike_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "strike_leds\[2\] GND " "Pin \"strike_leds\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571944229542 "|ktane_mem|strike_leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571944229542 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571944229689 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571944230070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571944230470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571944230470 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944230934 "|ktane_mem|button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "morse_left " "No output dependent on input pin \"morse_left\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944230934 "|ktane_mem|morse_left"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "morse_right " "No output dependent on input pin \"morse_right\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944230934 "|ktane_mem|morse_right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "morse_tx " "No output dependent on input pin \"morse_tx\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944230934 "|ktane_mem|morse_tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_TL " "No output dependent on input pin \"keypad_TL\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944230934 "|ktane_mem|keypad_TL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_TR " "No output dependent on input pin \"keypad_TR\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944230934 "|ktane_mem|keypad_TR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_LL " "No output dependent on input pin \"keypad_LL\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944230934 "|ktane_mem|keypad_LL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_LR " "No output dependent on input pin \"keypad_LR\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571944230934 "|ktane_mem|keypad_LR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571944230934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "568 " "Implemented 568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571944230942 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571944230942 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1571944230942 ""} { "Info" "ICUT_CUT_TM_LCELLS" "474 " "Implemented 474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571944230942 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571944230942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571944231119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 13:10:31 2019 " "Processing ended: Thu Oct 24 13:10:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571944231119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571944231119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571944231119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571944231119 ""}
