#ifndef __TLV_H__
#define __TLV_H__
typedef struct __attribute__((packed))
{
  uint32_t TLV_CHECKSUM; /* Offset: 0x0 */
  uint32_t DEVICE_INFO_TAG; /* Offset: 0x4 */
  uint32_t DEVICE_INFO_LEN; /* Offset: 0x8 */
  uint32_t DEVICE_ID; /* Offset: 0xc */
  uint32_t HWREV; /* Offset: 0x10 */
  uint32_t BCREV; /* Offset: 0x14 */
  uint32_t ROM_DRVLIB_REV; /* Offset: 0x18 */
  uint32_t DIE_REC_TAG; /* Offset: 0x1c */
  uint32_t DIE_REC_LEN; /* Offset: 0x20 */
  uint32_t DIE_XPOS; /* Offset: 0x24 */
  uint32_t DIE_YPOS; /* Offset: 0x28 */
  uint32_t WAFER_ID; /* Offset: 0x2c */
  uint32_t LOT_ID; /* Offset: 0x30 */
  uint32_t RESERVED0; /* Offset: 0x34 */
  uint32_t RESERVED1; /* Offset: 0x38 */
  uint32_t RESERVED2; /* Offset: 0x3c */
  uint32_t TEST_RESULTS; /* Offset: 0x40 */
  uint32_t CS_CAL_TAG; /* Offset: 0x44 */
  uint32_t CS_CAL_LEN; /* Offset: 0x48 */
  uint32_t DCOIR_FCAL_RSEL04; /* Offset: 0x4c */
  uint32_t DCOIR_FCAL_RSEL5; /* Offset: 0x50 */
  uint32_t RESERVED3; /* Offset: 0x54 */
  uint32_t RESERVED4; /* Offset: 0x58 */
  uint32_t RESERVED5; /* Offset: 0x5c */
  uint32_t RESERVED6; /* Offset: 0x60 */
  uint32_t DCOIR_CONSTK_RSEL04; /* Offset: 0x64 */
  uint32_t DCOIR_CONSTK_RSEL5; /* Offset: 0x68 */
  uint32_t DCOER_FCAL_RSEL04; /* Offset: 0x6c */
  uint32_t DCOER_FCAL_RSEL5; /* Offset: 0x70 */
  uint32_t RESERVED7; /* Offset: 0x74 */
  uint32_t RESERVED8; /* Offset: 0x78 */
  uint32_t RESERVED9; /* Offset: 0x7c */
  uint32_t RESERVED10; /* Offset: 0x80 */
  uint32_t DCOER_CONSTK_RSEL04; /* Offset: 0x84 */
  uint32_t DCOER_CONSTK_RSEL5; /* Offset: 0x88 */
  uint32_t ADC14_CAL_TAG; /* Offset: 0x8c */
  uint32_t ADC14_CAL_LEN; /* Offset: 0x90 */
  uint32_t ADC_GAIN_FACTOR; /* Offset: 0x94 */
  uint32_t ADC_OFFSET; /* Offset: 0x98 */
  uint32_t RESERVED11; /* Offset: 0x9c */
  uint32_t RESERVED12; /* Offset: 0xa0 */
  uint32_t RESERVED13; /* Offset: 0xa4 */
  uint32_t RESERVED14; /* Offset: 0xa8 */
  uint32_t RESERVED15; /* Offset: 0xac */
  uint32_t RESERVED16; /* Offset: 0xb0 */
  uint32_t RESERVED17; /* Offset: 0xb4 */
  uint32_t RESERVED18; /* Offset: 0xb8 */
  uint32_t RESERVED19; /* Offset: 0xbc */
  uint32_t RESERVED20; /* Offset: 0xc0 */
  uint32_t RESERVED21; /* Offset: 0xc4 */
  uint32_t RESERVED22; /* Offset: 0xc8 */
  uint32_t RESERVED23; /* Offset: 0xcc */
  uint32_t RESERVED24; /* Offset: 0xd0 */
  uint32_t RESERVED25; /* Offset: 0xd4 */
  uint32_t RESERVED26; /* Offset: 0xd8 */
  uint32_t ADC14_REF1P2V_TS30C; /* Offset: 0xdc */
  uint32_t ADC14_REF1P2V_TS85C; /* Offset: 0xe0 */
  uint32_t ADC14_REF1P45V_TS30C; /* Offset: 0xe4 */
  uint32_t ADC14_REF1P45V_TS85C; /* Offset: 0xe8 */
  uint32_t ADC14_REF2P5V_TS30C; /* Offset: 0xec */
  uint32_t ADC14_REF2P5V_TS85C; /* Offset: 0xf0 */
  uint32_t REF_CAL_TAG; /* Offset: 0xf4 */
  uint32_t REF_CAL_LEN; /* Offset: 0xf8 */
  uint32_t REF_1P2V; /* Offset: 0xfc */
  uint32_t REF_1P45V; /* Offset: 0x100 */
  uint32_t REF_2P5V; /* Offset: 0x104 */
  uint32_t FLASH_INFO_TAG; /* Offset: 0x108 */
  uint32_t FLASH_INFO_LEN; /* Offset: 0x10c */
  uint32_t FLASH_MAX_PROG_PULSES; /* Offset: 0x110 */
  uint32_t FLASH_MAX_ERASE_PULSES; /* Offset: 0x114 */
  uint32_t RANDOM_NUM_TAG; /* Offset: 0x118 */
  uint32_t RANDOM_NUM_LEN; /* Offset: 0x11c */
  uint32_t RANDOM_NUM_1; /* Offset: 0x120 */
  uint32_t RANDOM_NUM_2; /* Offset: 0x124 */
  uint32_t RANDOM_NUM_3; /* Offset: 0x128 */
  uint32_t RANDOM_NUM_4; /* Offset: 0x12c */
  uint32_t BSL_CFG_TAG; /* Offset: 0x130 */
  uint32_t BSL_CFG_LEN; /* Offset: 0x134 */
  uint32_t BSL_PERIPHIF_SEL; /* Offset: 0x138 */
  uint32_t BSL_PORTIF_CFG_UART; /* Offset: 0x13c */
  uint32_t BSL_PORTIF_CFG_SPI; /* Offset: 0x140 */
  uint32_t BSL_PORTIF_CFG_I2C; /* Offset: 0x144 */
  uint32_t TLV_END; /* Offset: 0x148 */
} TLV__REG_LIST_s;
#endif //  #ifdef __TLV_H__
