// Seed: 364105619
module module_0 (
    input wire id_0,
    output wire id_1,
    output tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    output tri id_6,
    output tri1 id_7,
    input wor id_8
    , id_20,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri1 id_14,
    output tri0 id_15
    , id_21,
    input tri id_16,
    input tri id_17,
    input supply1 id_18
);
  logic [{ 'b0 ,  1  } : -1] id_22;
  ;
  assign module_1.id_1 = 0;
  wire id_23;
  ;
  wire id_24;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input uwire id_7
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_6,
      id_5,
      id_4,
      id_4,
      id_1,
      id_6,
      id_7,
      id_5,
      id_4,
      id_7,
      id_5,
      id_7,
      id_2,
      id_2,
      id_5,
      id_7,
      id_7
  );
endmodule
