

================================================================
== Vitis HLS Report for 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'
================================================================
* Date:           Thu Dec 29 12:36:03 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_385_7  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       93|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       67|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       67|      129|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln386_1_fu_123_p2  |         +|   0|  0|  16|           7|           7|
    |add_ln386_fu_117_p2    |         +|   0|  0|  16|           7|           7|
    |i_16_fu_107_p2         |         +|   0|  0|  39|          32|           1|
    |icmp_ln385_fu_101_p2   |      icmp|   0|  0|  20|          33|          33|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  93|          80|          50|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   32|         64|
    |i_8_fu_36                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_8_fu_36                |  32|   0|   32|          0|
    |i_reg_150                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  67|   0|   67|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_385_7|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  shake_absorb.1_Pipeline_VITIS_LOOP_385_7|  return value|
|sext_ln340        |   in|    9|     ap_none|                                sext_ln340|        scalar|
|trunc_ln1         |   in|    7|     ap_none|                                 trunc_ln1|        scalar|
|add_ln13_2        |   in|    7|     ap_none|                                add_ln13_2|        scalar|
|seedbuf_address0  |  out|    7|   ap_memory|                                   seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|                                   seedbuf|         array|
|seedbuf_q0        |   in|    8|   ap_memory|                                   seedbuf|         array|
|t_address0        |  out|    3|   ap_memory|                                         t|         array|
|t_ce0             |  out|    1|   ap_memory|                                         t|         array|
|t_we0             |  out|    1|   ap_memory|                                         t|         array|
|t_d0              |  out|    8|   ap_memory|                                         t|         array|
+------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1"   --->   Operation 5 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add_ln13_2_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %add_ln13_2"   --->   Operation 6 'read' 'add_ln13_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %trunc_ln1"   --->   Operation 7 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln340_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sext_ln340"   --->   Operation 8 'read' 'sext_ln340_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln340_cast = sext i9 %sext_ln340_read"   --->   Operation 9 'sext' 'sext_ln340_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %i_8"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc111"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i32 %i_8" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln385_1 = zext i32 %i" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 15 'zext' 'zext_ln385_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%icmp_ln385 = icmp_ult  i33 %zext_ln385_1, i33 %sext_ln340_cast" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 16 'icmp' 'icmp_ln385' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%i_16 = add i32 %i, i32 1" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 17 'add' 'i_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln385 = br i1 %icmp_ln385, void %for.inc.i59.preheader.exitStub, void %for.inc111.split" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 18 'br' 'br_ln385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln385 = trunc i32 %i" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 19 'trunc' 'trunc_ln385' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln386 = add i7 %trunc_ln1_read, i7 %trunc_ln385" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 20 'add' 'add_ln386' <Predicate = (icmp_ln385)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln386_1 = add i7 %add_ln386, i7 %add_ln13_2_read" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 21 'add' 'add_ln386_1' <Predicate = (icmp_ln385)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i7 %add_ln386_1" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 22 'zext' 'zext_ln386' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%seedbuf_addr = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln386" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 23 'getelementptr' 'seedbuf_addr' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.73ns)   --->   "%seedbuf_load = load i7 %seedbuf_addr" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 24 'load' 'seedbuf_load' <Predicate = (icmp_ln385)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln385 = store i32 %i_16, i32 %i_8" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 25 'store' 'store_ln385' <Predicate = (icmp_ln385)> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (!icmp_ln385)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln385 = zext i32 %i" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 26 'zext' 'zext_ln385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 27 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.73ns)   --->   "%seedbuf_load = load i7 %seedbuf_addr" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 28 'load' 'seedbuf_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 96> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 %zext_ln385" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 29 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.73ns)   --->   "%store_ln386 = store i8 %seedbuf_load, i3 %t_addr" [HLS_Final_vitis_src/spu.cpp:386]   --->   Operation 30 'store' 'store_ln386' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln385 = br void %for.inc111" [HLS_Final_vitis_src/spu.cpp:385]   --->   Operation 31 'br' 'br_ln385' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln340]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln13_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seedbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                (alloca       ) [ 010]
add_ln13_2_read    (read         ) [ 000]
trunc_ln1_read     (read         ) [ 000]
sext_ln340_read    (read         ) [ 000]
sext_ln340_cast    (sext         ) [ 000]
specinterface_ln0  (specinterface) [ 000]
store_ln0          (store        ) [ 000]
br_ln0             (br           ) [ 000]
i                  (load         ) [ 011]
specpipeline_ln0   (specpipeline ) [ 000]
zext_ln385_1       (zext         ) [ 000]
icmp_ln385         (icmp         ) [ 010]
i_16               (add          ) [ 000]
br_ln385           (br           ) [ 000]
trunc_ln385        (trunc        ) [ 000]
add_ln386          (add          ) [ 000]
add_ln386_1        (add          ) [ 000]
zext_ln386         (zext         ) [ 000]
seedbuf_addr       (getelementptr) [ 011]
store_ln385        (store        ) [ 000]
zext_ln385         (zext         ) [ 000]
specloopname_ln342 (specloopname ) [ 000]
seedbuf_load       (load         ) [ 000]
t_addr             (getelementptr) [ 000]
store_ln386        (store        ) [ 000]
br_ln385           (br           ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln340">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln340"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln13_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seedbuf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seedbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="t">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_8_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="add_ln13_2_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="7" slack="0"/>
<pin id="42" dir="0" index="1" bw="7" slack="0"/>
<pin id="43" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln13_2_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="trunc_ln1_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="7" slack="0"/>
<pin id="48" dir="0" index="1" bw="7" slack="0"/>
<pin id="49" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln340_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="9" slack="0"/>
<pin id="54" dir="0" index="1" bw="9" slack="0"/>
<pin id="55" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln340_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="seedbuf_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="seedbuf_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seedbuf_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="t_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln386_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln386/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln340_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln340_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln385_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln385_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln385_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln385/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_16_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="trunc_ln385_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln385/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln386_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln386/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln386_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln386_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln386_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln386/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln385_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln385/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln385_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln385/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_8_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="158" class="1005" name="seedbuf_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="1"/>
<pin id="160" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="seedbuf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="10" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="65" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="84"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="52" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="85" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="94" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="116"><net_src comp="94" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="46" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="40" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="138"><net_src comp="107" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="146"><net_src comp="36" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="149"><net_src comp="143" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="153"><net_src comp="94" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="161"><net_src comp="58" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seedbuf | {}
	Port: t | {2 }
 - Input state : 
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_385_7 : sext_ln340 | {1 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_385_7 : trunc_ln1 | {1 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_385_7 : add_ln13_2 | {1 }
	Port: shake_absorb.1_Pipeline_VITIS_LOOP_385_7 : seedbuf | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		zext_ln385_1 : 2
		icmp_ln385 : 3
		i_16 : 2
		br_ln385 : 4
		trunc_ln385 : 2
		add_ln386 : 3
		add_ln386_1 : 4
		zext_ln386 : 5
		seedbuf_addr : 6
		seedbuf_load : 7
		store_ln385 : 3
	State 2
		t_addr : 1
		store_ln386 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_16_fu_107        |    0    |    39   |
|    add   |      add_ln386_fu_117      |    0    |    16   |
|          |     add_ln386_1_fu_123     |    0    |    16   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln385_fu_101     |    0    |    20   |
|----------|----------------------------|---------|---------|
|          | add_ln13_2_read_read_fu_40 |    0    |    0    |
|   read   |  trunc_ln1_read_read_fu_46 |    0    |    0    |
|          | sext_ln340_read_read_fu_52 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln340_cast_fu_85   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln385_1_fu_97     |    0    |    0    |
|   zext   |      zext_ln386_fu_129     |    0    |    0    |
|          |      zext_ln385_fu_139     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln385_fu_113     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    91   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_8_reg_143    |   32   |
|      i_reg_150     |   32   |
|seedbuf_addr_reg_158|    7   |
+--------------------+--------+
|        Total       |   71   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   71   |   100  |
+-----------+--------+--------+--------+
