-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity NTT_Loop_1_proc4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_in_TVALID : IN STD_LOGIC;
    a_in_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    a_in_TREADY : OUT STD_LOGIC;
    in_buf_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    in_buf_ce0 : OUT STD_LOGIC;
    in_buf_we0 : OUT STD_LOGIC;
    in_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of NTT_Loop_1_proc4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal exitcond42_i_i_fu_70_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal a_in_TDATA_blk_n : STD_LOGIC;
    signal loop_index3_i_i_cast_fu_82_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index3_i_i_fu_38 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_41_fu_76_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_loop_index3_i_i_load : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal regslice_both_a_in_U_apdone_blk : STD_LOGIC;
    signal a_in_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal a_in_TVALID_int_regslice : STD_LOGIC;
    signal a_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_a_in_U_ack_in : STD_LOGIC;
    signal ap_condition_122 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component NTT_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component NTT_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component NTT_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);

    regslice_both_a_in_U : component NTT_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => a_in_TDATA,
        vld_in => a_in_TVALID,
        ack_in => regslice_both_a_in_U_ack_in,
        data_out => a_in_TDATA_int_regslice,
        vld_out => a_in_TVALID_int_regslice,
        ack_out => a_in_TREADY_int_regslice,
        apdone_blk => regslice_both_a_in_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    loop_index3_i_i_fu_38_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_122)) then
                if ((exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)) then 
                    loop_index3_i_i_fu_38 <= empty_41_fu_76_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    loop_index3_i_i_fu_38 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    a_in_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            a_in_TDATA_blk_n <= a_in_TVALID_int_regslice;
        else 
            a_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    a_in_TREADY <= regslice_both_a_in_U_ack_in;

    a_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            a_in_TREADY_int_regslice <= ap_const_logic_1;
        else 
            a_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
        if (((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_122_assign_proc : process(ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
                ap_condition_122 <= (not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_loop_exit_ready, ap_start_int, a_in_TVALID_int_regslice)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_loop_index3_i_i_load_assign_proc : process(ap_CS_fsm_state1, loop_index3_i_i_fu_38, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_loop_index3_i_i_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_loop_index3_i_i_load <= loop_index3_i_i_fu_38;
        end if; 
    end process;

    empty_41_fu_76_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_loop_index3_i_i_load) + unsigned(ap_const_lv11_1));
    exitcond42_i_i_fu_70_p2 <= "1" when (ap_sig_allocacmp_loop_index3_i_i_load = ap_const_lv11_400) else "0";
    in_buf_address0 <= loop_index3_i_i_cast_fu_82_p1(10 - 1 downto 0);

    in_buf_ce0_assign_proc : process(ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_buf_ce0 <= ap_const_logic_1;
        else 
            in_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_buf_d0 <= a_in_TDATA_int_regslice;

    in_buf_we0_assign_proc : process(ap_CS_fsm_state1, exitcond42_i_i_fu_70_p2, ap_done_reg, ap_start_int, a_in_TVALID_int_regslice)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_0 = a_in_TVALID_int_regslice) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0)))) and (exitcond42_i_i_fu_70_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_buf_we0 <= ap_const_logic_1;
        else 
            in_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    loop_index3_i_i_cast_fu_82_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_loop_index3_i_i_load),64));
end behav;
