
stm32f767_nucleo_CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c40  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08003e40  08003e40  00013e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f78  08003f78  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003f78  08003f78  00013f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003f80  08003f80  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f80  08003f80  00013f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f84  08003f84  00013f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003f88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  20000070  08003ff8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08003ff8  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff03  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000256f  00000000  00000000  0002ffa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb0  00000000  00000000  00032510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b88  00000000  00000000  000331c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028eda  00000000  00000000  00033d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ee5f  00000000  00000000  0005cc22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9564  00000000  00000000  0006ba81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00164fe5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b88  00000000  00000000  00165038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08003e28 	.word	0x08003e28

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08003e28 	.word	0x08003e28

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80005dc:	4b17      	ldr	r3, [pc, #92]	; (800063c <MX_CAN1_Init+0x64>)
 80005de:	4a18      	ldr	r2, [pc, #96]	; (8000640 <MX_CAN1_Init+0x68>)
 80005e0:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80005e2:	4b16      	ldr	r3, [pc, #88]	; (800063c <MX_CAN1_Init+0x64>)
 80005e4:	2206      	movs	r2, #6
 80005e6:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80005e8:	4b14      	ldr	r3, [pc, #80]	; (800063c <MX_CAN1_Init+0x64>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005ee:	4b13      	ldr	r3, [pc, #76]	; (800063c <MX_CAN1_Init+0x64>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 80005f4:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_CAN1_Init+0x64>)
 80005f6:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80005fa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80005fc:	4b0f      	ldr	r3, [pc, #60]	; (800063c <MX_CAN1_Init+0x64>)
 80005fe:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000602:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000604:	4b0d      	ldr	r3, [pc, #52]	; (800063c <MX_CAN1_Init+0x64>)
 8000606:	2200      	movs	r2, #0
 8000608:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 800060a:	4b0c      	ldr	r3, [pc, #48]	; (800063c <MX_CAN1_Init+0x64>)
 800060c:	2201      	movs	r2, #1
 800060e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000610:	4b0a      	ldr	r3, [pc, #40]	; (800063c <MX_CAN1_Init+0x64>)
 8000612:	2200      	movs	r2, #0
 8000614:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000616:	4b09      	ldr	r3, [pc, #36]	; (800063c <MX_CAN1_Init+0x64>)
 8000618:	2200      	movs	r2, #0
 800061a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800061c:	4b07      	ldr	r3, [pc, #28]	; (800063c <MX_CAN1_Init+0x64>)
 800061e:	2200      	movs	r2, #0
 8000620:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000622:	4b06      	ldr	r3, [pc, #24]	; (800063c <MX_CAN1_Init+0x64>)
 8000624:	2200      	movs	r2, #0
 8000626:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000628:	4804      	ldr	r0, [pc, #16]	; (800063c <MX_CAN1_Init+0x64>)
 800062a:	f000 fc7b 	bl	8000f24 <HAL_CAN_Init>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000634:	f000 fa52 	bl	8000adc <Error_Handler>
  }

}
 8000638:	bf00      	nop
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000098 	.word	0x20000098
 8000640:	40006400 	.word	0x40006400

08000644 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b08a      	sub	sp, #40	; 0x28
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064c:	f107 0314 	add.w	r3, r7, #20
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a1b      	ldr	r2, [pc, #108]	; (80006d0 <HAL_CAN_MspInit+0x8c>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d130      	bne.n	80006c8 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000666:	4b1b      	ldr	r3, [pc, #108]	; (80006d4 <HAL_CAN_MspInit+0x90>)
 8000668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800066a:	4a1a      	ldr	r2, [pc, #104]	; (80006d4 <HAL_CAN_MspInit+0x90>)
 800066c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000670:	6413      	str	r3, [r2, #64]	; 0x40
 8000672:	4b18      	ldr	r3, [pc, #96]	; (80006d4 <HAL_CAN_MspInit+0x90>)
 8000674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800067e:	4b15      	ldr	r3, [pc, #84]	; (80006d4 <HAL_CAN_MspInit+0x90>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a14      	ldr	r2, [pc, #80]	; (80006d4 <HAL_CAN_MspInit+0x90>)
 8000684:	f043 0302 	orr.w	r3, r3, #2
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
 800068a:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_CAN_MspInit+0x90>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	f003 0302 	and.w	r3, r3, #2
 8000692:	60fb      	str	r3, [r7, #12]
 8000694:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000696:	f44f 7340 	mov.w	r3, #768	; 0x300
 800069a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800069c:	2302      	movs	r3, #2
 800069e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006a4:	2303      	movs	r3, #3
 80006a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80006a8:	2309      	movs	r3, #9
 80006aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ac:	f107 0314 	add.w	r3, r7, #20
 80006b0:	4619      	mov	r1, r3
 80006b2:	4809      	ldr	r0, [pc, #36]	; (80006d8 <HAL_CAN_MspInit+0x94>)
 80006b4:	f001 fbb6 	bl	8001e24 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80006b8:	2200      	movs	r2, #0
 80006ba:	2100      	movs	r1, #0
 80006bc:	2014      	movs	r0, #20
 80006be:	f001 fb7a 	bl	8001db6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80006c2:	2014      	movs	r0, #20
 80006c4:	f001 fb93 	bl	8001dee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80006c8:	bf00      	nop
 80006ca:	3728      	adds	r7, #40	; 0x28
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	40006400 	.word	0x40006400
 80006d4:	40023800 	.word	0x40023800
 80006d8:	40020400 	.word	0x40020400

080006dc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b088      	sub	sp, #32
 80006e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e2:	f107 030c 	add.w	r3, r7, #12
 80006e6:	2200      	movs	r2, #0
 80006e8:	601a      	str	r2, [r3, #0]
 80006ea:	605a      	str	r2, [r3, #4]
 80006ec:	609a      	str	r2, [r3, #8]
 80006ee:	60da      	str	r2, [r3, #12]
 80006f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006f2:	4b28      	ldr	r3, [pc, #160]	; (8000794 <MX_GPIO_Init+0xb8>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	4a27      	ldr	r2, [pc, #156]	; (8000794 <MX_GPIO_Init+0xb8>)
 80006f8:	f043 0304 	orr.w	r3, r3, #4
 80006fc:	6313      	str	r3, [r2, #48]	; 0x30
 80006fe:	4b25      	ldr	r3, [pc, #148]	; (8000794 <MX_GPIO_Init+0xb8>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	f003 0304 	and.w	r3, r3, #4
 8000706:	60bb      	str	r3, [r7, #8]
 8000708:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800070a:	4b22      	ldr	r3, [pc, #136]	; (8000794 <MX_GPIO_Init+0xb8>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	4a21      	ldr	r2, [pc, #132]	; (8000794 <MX_GPIO_Init+0xb8>)
 8000710:	f043 0302 	orr.w	r3, r3, #2
 8000714:	6313      	str	r3, [r2, #48]	; 0x30
 8000716:	4b1f      	ldr	r3, [pc, #124]	; (8000794 <MX_GPIO_Init+0xb8>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	f003 0302 	and.w	r3, r3, #2
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8000722:	2200      	movs	r2, #0
 8000724:	2180      	movs	r1, #128	; 0x80
 8000726:	481c      	ldr	r0, [pc, #112]	; (8000798 <MX_GPIO_Init+0xbc>)
 8000728:	f001 fd28 	bl	800217c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800072c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000730:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000732:	4b1a      	ldr	r3, [pc, #104]	; (800079c <MX_GPIO_Init+0xc0>)
 8000734:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800073a:	f107 030c 	add.w	r3, r7, #12
 800073e:	4619      	mov	r1, r3
 8000740:	4817      	ldr	r0, [pc, #92]	; (80007a0 <MX_GPIO_Init+0xc4>)
 8000742:	f001 fb6f 	bl	8001e24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000746:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800074a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800074c:	4b13      	ldr	r3, [pc, #76]	; (800079c <MX_GPIO_Init+0xc0>)
 800074e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000750:	2301      	movs	r3, #1
 8000752:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000754:	f107 030c 	add.w	r3, r7, #12
 8000758:	4619      	mov	r1, r3
 800075a:	4811      	ldr	r0, [pc, #68]	; (80007a0 <MX_GPIO_Init+0xc4>)
 800075c:	f001 fb62 	bl	8001e24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000760:	2380      	movs	r3, #128	; 0x80
 8000762:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000764:	2301      	movs	r3, #1
 8000766:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000770:	f107 030c 	add.w	r3, r7, #12
 8000774:	4619      	mov	r1, r3
 8000776:	4808      	ldr	r0, [pc, #32]	; (8000798 <MX_GPIO_Init+0xbc>)
 8000778:	f001 fb54 	bl	8001e24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800077c:	2200      	movs	r2, #0
 800077e:	2100      	movs	r1, #0
 8000780:	2028      	movs	r0, #40	; 0x28
 8000782:	f001 fb18 	bl	8001db6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000786:	2028      	movs	r0, #40	; 0x28
 8000788:	f001 fb31 	bl	8001dee <HAL_NVIC_EnableIRQ>

}
 800078c:	bf00      	nop
 800078e:	3720      	adds	r7, #32
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	40023800 	.word	0x40023800
 8000798:	40020400 	.word	0x40020400
 800079c:	10110000 	.word	0x10110000
 80007a0:	40020800 	.word	0x40020800

080007a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007aa:	f000 fb5e 	bl	8000e6a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ae:	f000 f8c1 	bl	8000934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b2:	f7ff ff93 	bl	80006dc <MX_GPIO_Init>
  MX_CAN1_Init();
 80007b6:	f7ff ff0f 	bl	80005d8 <MX_CAN1_Init>
  MX_TIM6_Init();
 80007ba:	f000 fad7 	bl	8000d6c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  printf("CAN_motor\r\n");
 80007be:	4851      	ldr	r0, [pc, #324]	; (8000904 <main+0x160>)
 80007c0:	f002 fbec 	bl	8002f9c <puts>
  if(HAL_CAN_Start(&hcan1) != HAL_OK) // включили CAN
 80007c4:	4850      	ldr	r0, [pc, #320]	; (8000908 <main+0x164>)
 80007c6:	f000 fd95 	bl	80012f4 <HAL_CAN_Start>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d002      	beq.n	80007d6 <main+0x32>
  {
	  printf("HAL_CAN_start Err\r\n");
 80007d0:	484e      	ldr	r0, [pc, #312]	; (800090c <main+0x168>)
 80007d2:	f002 fbe3 	bl	8002f9c <puts>
  }
  sFilterConfig.FilterBank = 0;
 80007d6:	4b4e      	ldr	r3, [pc, #312]	; (8000910 <main+0x16c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80007dc:	4b4c      	ldr	r3, [pc, #304]	; (8000910 <main+0x16c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80007e2:	4b4b      	ldr	r3, [pc, #300]	; (8000910 <main+0x16c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 80007e8:	4b49      	ldr	r3, [pc, #292]	; (8000910 <main+0x16c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 80007ee:	4b48      	ldr	r3, [pc, #288]	; (8000910 <main+0x16c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterIdHigh = 0x0000;
 80007f4:	4b46      	ldr	r3, [pc, #280]	; (8000910 <main+0x16c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 80007fa:	4b45      	ldr	r3, [pc, #276]	; (8000910 <main+0x16c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000800:	4b43      	ldr	r3, [pc, #268]	; (8000910 <main+0x16c>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8000806:	4b42      	ldr	r3, [pc, #264]	; (8000910 <main+0x16c>)
 8000808:	2201      	movs	r2, #1
 800080a:	621a      	str	r2, [r3, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 800080c:	4b40      	ldr	r3, [pc, #256]	; (8000910 <main+0x16c>)
 800080e:	220e      	movs	r2, #14
 8000810:	625a      	str	r2, [r3, #36]	; 0x24

  if(HAL_CAN_ConfigFilter (&hcan1, &sFilterConfig) != HAL_OK)
 8000812:	493f      	ldr	r1, [pc, #252]	; (8000910 <main+0x16c>)
 8000814:	483c      	ldr	r0, [pc, #240]	; (8000908 <main+0x164>)
 8000816:	f000 fc81 	bl	800111c <HAL_CAN_ConfigFilter>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d002      	beq.n	8000826 <main+0x82>
  {
	  printf("HAL_CAN_start_filter Err\r\n");
 8000820:	483c      	ldr	r0, [pc, #240]	; (8000914 <main+0x170>)
 8000822:	f002 fbbb 	bl	8002f9c <puts>
  }

  if(HAL_CAN_ActivateNotification (&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000826:	2102      	movs	r1, #2
 8000828:	4837      	ldr	r0, [pc, #220]	; (8000908 <main+0x164>)
 800082a:	f000 ff94 	bl	8001756 <HAL_CAN_ActivateNotification>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d002      	beq.n	800083a <main+0x96>
  {
	  printf("HAL_CAN_ActivateNotofication Err\r\n");
 8000834:	4838      	ldr	r0, [pc, #224]	; (8000918 <main+0x174>)
 8000836:	f002 fbb1 	bl	8002f9c <puts>
  }

  Motor_ID = 8;
 800083a:	4b38      	ldr	r3, [pc, #224]	; (800091c <main+0x178>)
 800083c:	2208      	movs	r2, #8
 800083e:	701a      	strb	r2, [r3, #0]
  pHeader.DLC = 8;
 8000840:	4b37      	ldr	r3, [pc, #220]	; (8000920 <main+0x17c>)
 8000842:	2208      	movs	r2, #8
 8000844:	611a      	str	r2, [r3, #16]
  pHeader.StdId = 0x140 + Motor_ID;
 8000846:	4b35      	ldr	r3, [pc, #212]	; (800091c <main+0x178>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800084e:	461a      	mov	r2, r3
 8000850:	4b33      	ldr	r3, [pc, #204]	; (8000920 <main+0x17c>)
 8000852:	601a      	str	r2, [r3, #0]
  pHeader.IDE = 0; //Standard identifier.
 8000854:	4b32      	ldr	r3, [pc, #200]	; (8000920 <main+0x17c>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  pHeader.RTR = 0; //Data frame
 800085a:	4b31      	ldr	r3, [pc, #196]	; (8000920 <main+0x17c>)
 800085c:	2200      	movs	r2, #0
 800085e:	60da      	str	r2, [r3, #12]


 status =  HAL_CAN_AddTxMessage (&hcan1, &pHeader, aData_motor_of, &pTxMailbox);
 8000860:	4b30      	ldr	r3, [pc, #192]	; (8000924 <main+0x180>)
 8000862:	4a31      	ldr	r2, [pc, #196]	; (8000928 <main+0x184>)
 8000864:	492e      	ldr	r1, [pc, #184]	; (8000920 <main+0x17c>)
 8000866:	4828      	ldr	r0, [pc, #160]	; (8000908 <main+0x164>)
 8000868:	f000 fd88 	bl	800137c <HAL_CAN_AddTxMessage>
 800086c:	4603      	mov	r3, r0
 800086e:	71fb      	strb	r3, [r7, #7]
//  status = HAL_CAN_AddTxMessage (&hcan1, &pHeader, aData, &pTxMailbox);
  aData_motor_on[0] = 0xA1;
 8000870:	4b2e      	ldr	r3, [pc, #184]	; (800092c <main+0x188>)
 8000872:	22a1      	movs	r2, #161	; 0xa1
 8000874:	701a      	strb	r2, [r3, #0]
  aData_motor_on[1] = 0x00;
 8000876:	4b2d      	ldr	r3, [pc, #180]	; (800092c <main+0x188>)
 8000878:	2200      	movs	r2, #0
 800087a:	705a      	strb	r2, [r3, #1]
  aData_motor_on[2] = 0x00;
 800087c:	4b2b      	ldr	r3, [pc, #172]	; (800092c <main+0x188>)
 800087e:	2200      	movs	r2, #0
 8000880:	709a      	strb	r2, [r3, #2]
  aData_motor_on[3] = 0x00;
 8000882:	4b2a      	ldr	r3, [pc, #168]	; (800092c <main+0x188>)
 8000884:	2200      	movs	r2, #0
 8000886:	70da      	strb	r2, [r3, #3]
  aData_motor_on[4] = 0xA;
 8000888:	4b28      	ldr	r3, [pc, #160]	; (800092c <main+0x188>)
 800088a:	220a      	movs	r2, #10
 800088c:	711a      	strb	r2, [r3, #4]
  aData_motor_on[5] = 0x00;
 800088e:	4b27      	ldr	r3, [pc, #156]	; (800092c <main+0x188>)
 8000890:	2200      	movs	r2, #0
 8000892:	715a      	strb	r2, [r3, #5]
  aData_motor_on[6] = 0x00;
 8000894:	4b25      	ldr	r3, [pc, #148]	; (800092c <main+0x188>)
 8000896:	2200      	movs	r2, #0
 8000898:	719a      	strb	r2, [r3, #6]
  aData_motor_on[7] = 0x00;
 800089a:	4b24      	ldr	r3, [pc, #144]	; (800092c <main+0x188>)
 800089c:	2200      	movs	r2, #0
 800089e:	71da      	strb	r2, [r3, #7]
    aData_motor_of[0] = 0x81;
 80008a0:	4b21      	ldr	r3, [pc, #132]	; (8000928 <main+0x184>)
 80008a2:	2281      	movs	r2, #129	; 0x81
 80008a4:	701a      	strb	r2, [r3, #0]
    aData_motor_of[1] = 0x00;
 80008a6:	4b20      	ldr	r3, [pc, #128]	; (8000928 <main+0x184>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	705a      	strb	r2, [r3, #1]
    aData_motor_of[2] = 0x00;
 80008ac:	4b1e      	ldr	r3, [pc, #120]	; (8000928 <main+0x184>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	709a      	strb	r2, [r3, #2]
    aData_motor_of[3] = 0x00;
 80008b2:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <main+0x184>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	70da      	strb	r2, [r3, #3]
    aData_motor_of[4] = 0x00;
 80008b8:	4b1b      	ldr	r3, [pc, #108]	; (8000928 <main+0x184>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	711a      	strb	r2, [r3, #4]
    aData_motor_of[5] = 0x00;
 80008be:	4b1a      	ldr	r3, [pc, #104]	; (8000928 <main+0x184>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	715a      	strb	r2, [r3, #5]
    aData_motor_of[6] = 0x00;
 80008c4:	4b18      	ldr	r3, [pc, #96]	; (8000928 <main+0x184>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	719a      	strb	r2, [r3, #6]
    aData_motor_of[7] = 0x00;
 80008ca:	4b17      	ldr	r3, [pc, #92]	; (8000928 <main+0x184>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	71da      	strb	r2, [r3, #7]

  aData[0] = 0x88;
 80008d0:	4b17      	ldr	r3, [pc, #92]	; (8000930 <main+0x18c>)
 80008d2:	2288      	movs	r2, #136	; 0x88
 80008d4:	701a      	strb	r2, [r3, #0]
  aData[1] = 0x00;
 80008d6:	4b16      	ldr	r3, [pc, #88]	; (8000930 <main+0x18c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	705a      	strb	r2, [r3, #1]
  aData[2] = 0x00;
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <main+0x18c>)
 80008de:	2200      	movs	r2, #0
 80008e0:	709a      	strb	r2, [r3, #2]
  aData[3] = 0x00;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <main+0x18c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	70da      	strb	r2, [r3, #3]
  aData[4] = 0x00;
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <main+0x18c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	711a      	strb	r2, [r3, #4]
  aData[5] = 0x00;
 80008ee:	4b10      	ldr	r3, [pc, #64]	; (8000930 <main+0x18c>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	715a      	strb	r2, [r3, #5]
  aData[6] = 0x00;
 80008f4:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <main+0x18c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	719a      	strb	r2, [r3, #6]
  aData[7] = 0x00;
 80008fa:	4b0d      	ldr	r3, [pc, #52]	; (8000930 <main+0x18c>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	71da      	strb	r2, [r3, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8000900:	e7fe      	b.n	8000900 <main+0x15c>
 8000902:	bf00      	nop
 8000904:	08003e40 	.word	0x08003e40
 8000908:	20000098 	.word	0x20000098
 800090c:	08003e4c 	.word	0x08003e4c
 8000910:	200000c0 	.word	0x200000c0
 8000914:	08003e60 	.word	0x08003e60
 8000918:	08003e7c 	.word	0x08003e7c
 800091c:	20000108 	.word	0x20000108
 8000920:	2000012c 	.word	0x2000012c
 8000924:	200000e8 	.word	0x200000e8
 8000928:	20000124 	.word	0x20000124
 800092c:	2000011c 	.word	0x2000011c
 8000930:	2000010c 	.word	0x2000010c

08000934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b094      	sub	sp, #80	; 0x50
 8000938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093a:	f107 031c 	add.w	r3, r7, #28
 800093e:	2234      	movs	r2, #52	; 0x34
 8000940:	2100      	movs	r1, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f002 fa9c 	bl	8002e80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000948:	f107 0308 	add.w	r3, r7, #8
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000958:	4b2a      	ldr	r3, [pc, #168]	; (8000a04 <SystemClock_Config+0xd0>)
 800095a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800095c:	4a29      	ldr	r2, [pc, #164]	; (8000a04 <SystemClock_Config+0xd0>)
 800095e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000962:	6413      	str	r3, [r2, #64]	; 0x40
 8000964:	4b27      	ldr	r3, [pc, #156]	; (8000a04 <SystemClock_Config+0xd0>)
 8000966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096c:	607b      	str	r3, [r7, #4]
 800096e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000970:	4b25      	ldr	r3, [pc, #148]	; (8000a08 <SystemClock_Config+0xd4>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a24      	ldr	r2, [pc, #144]	; (8000a08 <SystemClock_Config+0xd4>)
 8000976:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800097a:	6013      	str	r3, [r2, #0]
 800097c:	4b22      	ldr	r3, [pc, #136]	; (8000a08 <SystemClock_Config+0xd4>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000984:	603b      	str	r3, [r7, #0]
 8000986:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000988:	2302      	movs	r3, #2
 800098a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800098c:	2301      	movs	r3, #1
 800098e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000990:	2310      	movs	r3, #16
 8000992:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000994:	2302      	movs	r3, #2
 8000996:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000998:	2300      	movs	r3, #0
 800099a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800099c:	2308      	movs	r3, #8
 800099e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 80009a0:	23d8      	movs	r3, #216	; 0xd8
 80009a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009a4:	2302      	movs	r3, #2
 80009a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80009a8:	2302      	movs	r3, #2
 80009aa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ac:	f107 031c 	add.w	r3, r7, #28
 80009b0:	4618      	mov	r0, r3
 80009b2:	f001 fc65 	bl	8002280 <HAL_RCC_OscConfig>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80009bc:	f000 f88e 	bl	8000adc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009c0:	f001 fc0e 	bl	80021e0 <HAL_PWREx_EnableOverDrive>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80009ca:	f000 f887 	bl	8000adc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ce:	230f      	movs	r3, #15
 80009d0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d2:	2302      	movs	r3, #2
 80009d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009d6:	2300      	movs	r3, #0
 80009d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009da:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009e4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80009e6:	f107 0308 	add.w	r3, r7, #8
 80009ea:	2107      	movs	r1, #7
 80009ec:	4618      	mov	r0, r3
 80009ee:	f001 fef5 	bl	80027dc <HAL_RCC_ClockConfig>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80009f8:	f000 f870 	bl	8000adc <Error_Handler>
  }
}
 80009fc:	bf00      	nop
 80009fe:	3750      	adds	r7, #80	; 0x50
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40007000 	.word	0x40007000

08000a0c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback (CAN_HandleTypeDef * hcan)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &pHeader_rd, aData_rd) != HAL_OK)
 8000a14:	4b15      	ldr	r3, [pc, #84]	; (8000a6c <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000a16:	4a16      	ldr	r2, [pc, #88]	; (8000a70 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8000a18:	2100      	movs	r1, #0
 8000a1a:	4816      	ldr	r0, [pc, #88]	; (8000a74 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8000a1c:	f000 fd89 	bl	8001532 <HAL_CAN_GetRxMessage>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d003      	beq.n	8000a2e <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
	{
		printf("HAL_CAN_GetRxMessage Error\r\n");
 8000a26:	4814      	ldr	r0, [pc, #80]	; (8000a78 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8000a28:	f002 fab8 	bl	8002f9c <puts>

		}
		printf("\r\n");
	}

}
 8000a2c:	e01a      	b.n	8000a64 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
		printf("%lx: ", pHeader_rd.StdId);
 8000a2e:	4b10      	ldr	r3, [pc, #64]	; (8000a70 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4619      	mov	r1, r3
 8000a34:	4811      	ldr	r0, [pc, #68]	; (8000a7c <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8000a36:	f002 fa2b 	bl	8002e90 <iprintf>
		for (i = 0; i <pHeader_rd.DLC; i++)
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	73fb      	strb	r3, [r7, #15]
 8000a3e:	e009      	b.n	8000a54 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
			printf(" %x ", aData_rd[i]);
 8000a40:	7bfb      	ldrb	r3, [r7, #15]
 8000a42:	4a0a      	ldr	r2, [pc, #40]	; (8000a6c <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8000a44:	5cd3      	ldrb	r3, [r2, r3]
 8000a46:	4619      	mov	r1, r3
 8000a48:	480d      	ldr	r0, [pc, #52]	; (8000a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000a4a:	f002 fa21 	bl	8002e90 <iprintf>
		for (i = 0; i <pHeader_rd.DLC; i++)
 8000a4e:	7bfb      	ldrb	r3, [r7, #15]
 8000a50:	3301      	adds	r3, #1
 8000a52:	73fb      	strb	r3, [r7, #15]
 8000a54:	7bfa      	ldrb	r2, [r7, #15]
 8000a56:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8000a58:	691b      	ldr	r3, [r3, #16]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d3f0      	bcc.n	8000a40 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
		printf("\r\n");
 8000a5e:	4809      	ldr	r0, [pc, #36]	; (8000a84 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000a60:	f002 fa9c 	bl	8002f9c <puts>
}
 8000a64:	bf00      	nop
 8000a66:	3710      	adds	r7, #16
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20000114 	.word	0x20000114
 8000a70:	200000ec 	.word	0x200000ec
 8000a74:	20000098 	.word	0x20000098
 8000a78:	08003ea0 	.word	0x08003ea0
 8000a7c:	08003ebc 	.word	0x08003ebc
 8000a80:	08003ec4 	.word	0x08003ec4
 8000a84:	08003ecc 	.word	0x08003ecc

08000a88 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	4603      	mov	r3, r0
 8000a90:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_10)
 8000a92:	88fb      	ldrh	r3, [r7, #6]
 8000a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a98:	d106      	bne.n	8000aa8 <HAL_GPIO_EXTI_Callback+0x20>
	{
//	HAL_CAN_AddTxMessage(&hcan1, &pHeader, aData_motor_of, &pTxMailbox);
//	HAL_CAN_AddTxMessage (&hcan1, &pHeader, aData, &pTxMailbox);
	HAL_CAN_AddTxMessage (&hcan1, &pHeader, aData_motor_of, &pTxMailbox);
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ac8 <HAL_GPIO_EXTI_Callback+0x40>)
 8000a9c:	4a0b      	ldr	r2, [pc, #44]	; (8000acc <HAL_GPIO_EXTI_Callback+0x44>)
 8000a9e:	490c      	ldr	r1, [pc, #48]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x48>)
 8000aa0:	480c      	ldr	r0, [pc, #48]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000aa2:	f000 fc6b 	bl	800137c <HAL_CAN_AddTxMessage>
	{
		__NOP();
	}


}
 8000aa6:	e00b      	b.n	8000ac0 <HAL_GPIO_EXTI_Callback+0x38>
	else if (GPIO_Pin == GPIO_PIN_13)
 8000aa8:	88fb      	ldrh	r3, [r7, #6]
 8000aaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000aae:	d106      	bne.n	8000abe <HAL_GPIO_EXTI_Callback+0x36>
		HAL_CAN_AddTxMessage (&hcan1, &pHeader, aData_motor_on, &pTxMailbox);
 8000ab0:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <HAL_GPIO_EXTI_Callback+0x40>)
 8000ab2:	4a09      	ldr	r2, [pc, #36]	; (8000ad8 <HAL_GPIO_EXTI_Callback+0x50>)
 8000ab4:	4906      	ldr	r1, [pc, #24]	; (8000ad0 <HAL_GPIO_EXTI_Callback+0x48>)
 8000ab6:	4807      	ldr	r0, [pc, #28]	; (8000ad4 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000ab8:	f000 fc60 	bl	800137c <HAL_CAN_AddTxMessage>
}
 8000abc:	e000      	b.n	8000ac0 <HAL_GPIO_EXTI_Callback+0x38>
		__NOP();
 8000abe:	bf00      	nop
}
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	200000e8 	.word	0x200000e8
 8000acc:	20000124 	.word	0x20000124
 8000ad0:	2000012c 	.word	0x2000012c
 8000ad4:	20000098 	.word	0x20000098
 8000ad8:	2000011c 	.word	0x2000011c

08000adc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ae0:	b672      	cpsid	i
}
 8000ae2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <Error_Handler+0x8>

08000ae6 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	b083      	sub	sp, #12
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000aee:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000af2:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d013      	beq.n	8000b26 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000afe:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b02:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000b06:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d00b      	beq.n	8000b26 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000b0e:	e000      	b.n	8000b12 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000b10:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000b12:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d0f9      	beq.n	8000b10 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000b1c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000b20:	687a      	ldr	r2, [r7, #4]
 8000b22:	b2d2      	uxtb	r2, r2
 8000b24:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000b26:	687b      	ldr	r3, [r7, #4]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <_write>:
#include "printf_SWO.h"

char test_msg[300];

int _write(int file, char *ptr, int len)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
    //return usart_write(platform_get_console(), (u8 *)ptr, len);
      int i=0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]
      for(i=0 ; i<len ; i++)
 8000b44:	2300      	movs	r3, #0
 8000b46:	617b      	str	r3, [r7, #20]
 8000b48:	e009      	b.n	8000b5e <_write+0x2a>
        ITM_SendChar((*ptr++));
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	1c5a      	adds	r2, r3, #1
 8000b4e:	60ba      	str	r2, [r7, #8]
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff ffc7 	bl	8000ae6 <ITM_SendChar>
      for(i=0 ; i<len ; i++)
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	617b      	str	r3, [r7, #20]
 8000b5e:	697a      	ldr	r2, [r7, #20]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	429a      	cmp	r2, r3
 8000b64:	dbf1      	blt.n	8000b4a <_write+0x16>
      return len;
 8000b66:	687b      	ldr	r3, [r7, #4]
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3718      	adds	r7, #24
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b76:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7a:	4a0e      	ldr	r2, [pc, #56]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b80:	6413      	str	r3, [r2, #64]	; 0x40
 8000b82:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	607b      	str	r3, [r7, #4]
 8000b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b92:	4a08      	ldr	r2, [pc, #32]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b98:	6453      	str	r3, [r2, #68]	; 0x44
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_MspInit+0x44>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	40023800 	.word	0x40023800

08000bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <NMI_Handler+0x4>

08000bbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc2:	e7fe      	b.n	8000bc2 <HardFault_Handler+0x4>

08000bc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc8:	e7fe      	b.n	8000bc8 <MemManage_Handler+0x4>

08000bca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bce:	e7fe      	b.n	8000bce <BusFault_Handler+0x4>

08000bd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd4:	e7fe      	b.n	8000bd4 <UsageFault_Handler+0x4>

08000bd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr

08000bf2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c04:	f000 f96e 	bl	8000ee4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000c10:	4802      	ldr	r0, [pc, #8]	; (8000c1c <CAN1_RX0_IRQHandler+0x10>)
 8000c12:	f000 fdc6 	bl	80017a2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000098 	.word	0x20000098

08000c20 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000c24:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000c28:	f001 fac2 	bl	80021b0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000c2c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c30:	f001 fabe 	bl	80021b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e00a      	b.n	8000c60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c4a:	f3af 8000 	nop.w
 8000c4e:	4601      	mov	r1, r0
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	1c5a      	adds	r2, r3, #1
 8000c54:	60ba      	str	r2, [r7, #8]
 8000c56:	b2ca      	uxtb	r2, r1
 8000c58:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	617b      	str	r3, [r7, #20]
 8000c60:	697a      	ldr	r2, [r7, #20]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	dbf0      	blt.n	8000c4a <_read+0x12>
	}

return len;
 8000c68:	687b      	ldr	r3, [r7, #4]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000c72:	b480      	push	{r7}
 8000c74:	b083      	sub	sp, #12
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
	return -1;
 8000c7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
 8000c92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c9a:	605a      	str	r2, [r3, #4]
	return 0;
 8000c9c:	2300      	movs	r3, #0
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <_isatty>:

int _isatty(int file)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
	return 1;
 8000cb2:	2301      	movs	r3, #1
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
	return 0;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
	...

08000cdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce4:	4a14      	ldr	r2, [pc, #80]	; (8000d38 <_sbrk+0x5c>)
 8000ce6:	4b15      	ldr	r3, [pc, #84]	; (8000d3c <_sbrk+0x60>)
 8000ce8:	1ad3      	subs	r3, r2, r3
 8000cea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf0:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d102      	bne.n	8000cfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <_sbrk+0x64>)
 8000cfa:	4a12      	ldr	r2, [pc, #72]	; (8000d44 <_sbrk+0x68>)
 8000cfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cfe:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d207      	bcs.n	8000d1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d0c:	f002 f88e 	bl	8002e2c <__errno>
 8000d10:	4603      	mov	r3, r0
 8000d12:	220c      	movs	r2, #12
 8000d14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1a:	e009      	b.n	8000d30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d1c:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d22:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <_sbrk+0x64>)
 8000d24:	681a      	ldr	r2, [r3, #0]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a05      	ldr	r2, [pc, #20]	; (8000d40 <_sbrk+0x64>)
 8000d2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d2e:	68fb      	ldr	r3, [r7, #12]
}
 8000d30:	4618      	mov	r0, r3
 8000d32:	3718      	adds	r7, #24
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20080000 	.word	0x20080000
 8000d3c:	00000400 	.word	0x00000400
 8000d40:	2000008c 	.word	0x2000008c
 8000d44:	200001a8 	.word	0x200001a8

08000d48 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d4c:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <SystemInit+0x20>)
 8000d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d52:	4a05      	ldr	r2, [pc, #20]	; (8000d68 <SystemInit+0x20>)
 8000d54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d72:	1d3b      	adds	r3, r7, #4
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 8000d7c:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <MX_TIM6_Init+0x64>)
 8000d7e:	4a15      	ldr	r2, [pc, #84]	; (8000dd4 <MX_TIM6_Init+0x68>)
 8000d80:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000d82:	4b13      	ldr	r3, [pc, #76]	; (8000dd0 <MX_TIM6_Init+0x64>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d88:	4b11      	ldr	r3, [pc, #68]	; (8000dd0 <MX_TIM6_Init+0x64>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000d8e:	4b10      	ldr	r3, [pc, #64]	; (8000dd0 <MX_TIM6_Init+0x64>)
 8000d90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d94:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d96:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <MX_TIM6_Init+0x64>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d9c:	480c      	ldr	r0, [pc, #48]	; (8000dd0 <MX_TIM6_Init+0x64>)
 8000d9e:	f001 febf 	bl	8002b20 <HAL_TIM_Base_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8000da8:	f7ff fe98 	bl	8000adc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dac:	2300      	movs	r3, #0
 8000dae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	4619      	mov	r1, r3
 8000db8:	4805      	ldr	r0, [pc, #20]	; (8000dd0 <MX_TIM6_Init+0x64>)
 8000dba:	f001 ffa9 	bl	8002d10 <HAL_TIMEx_MasterConfigSynchronization>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8000dc4:	f7ff fe8a 	bl	8000adc <Error_Handler>
  }

}
 8000dc8:	bf00      	nop
 8000dca:	3710      	adds	r7, #16
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000144 	.word	0x20000144
 8000dd4:	40001000 	.word	0x40001000

08000dd8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a0a      	ldr	r2, [pc, #40]	; (8000e10 <HAL_TIM_Base_MspInit+0x38>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d10b      	bne.n	8000e02 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000dea:	4b0a      	ldr	r3, [pc, #40]	; (8000e14 <HAL_TIM_Base_MspInit+0x3c>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dee:	4a09      	ldr	r2, [pc, #36]	; (8000e14 <HAL_TIM_Base_MspInit+0x3c>)
 8000df0:	f043 0310 	orr.w	r3, r3, #16
 8000df4:	6413      	str	r3, [r2, #64]	; 0x40
 8000df6:	4b07      	ldr	r3, [pc, #28]	; (8000e14 <HAL_TIM_Base_MspInit+0x3c>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfa:	f003 0310 	and.w	r3, r3, #16
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	40001000 	.word	0x40001000
 8000e14:	40023800 	.word	0x40023800

08000e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000e18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e1c:	480d      	ldr	r0, [pc, #52]	; (8000e54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000e1e:	490e      	ldr	r1, [pc, #56]	; (8000e58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000e20:	4a0e      	ldr	r2, [pc, #56]	; (8000e5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e24:	e002      	b.n	8000e2c <LoopCopyDataInit>

08000e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e2a:	3304      	adds	r3, #4

08000e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e30:	d3f9      	bcc.n	8000e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e32:	4a0b      	ldr	r2, [pc, #44]	; (8000e60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e34:	4c0b      	ldr	r4, [pc, #44]	; (8000e64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e38:	e001      	b.n	8000e3e <LoopFillZerobss>

08000e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e3c:	3204      	adds	r2, #4

08000e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e40:	d3fb      	bcc.n	8000e3a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e42:	f7ff ff81 	bl	8000d48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e46:	f001 fff7 	bl	8002e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e4a:	f7ff fcab 	bl	80007a4 <main>
  bx  lr    
 8000e4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e50:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e58:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000e5c:	08003f88 	.word	0x08003f88
  ldr r2, =_sbss
 8000e60:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000e64:	200001a4 	.word	0x200001a4

08000e68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e68:	e7fe      	b.n	8000e68 <ADC_IRQHandler>

08000e6a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6e:	2003      	movs	r0, #3
 8000e70:	f000 ff96 	bl	8001da0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f000 f805 	bl	8000e84 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000e7a:	f7ff fe79 	bl	8000b70 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000e7e:	2300      	movs	r3, #0
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e8c:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <HAL_InitTick+0x54>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b12      	ldr	r3, [pc, #72]	; (8000edc <HAL_InitTick+0x58>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	4619      	mov	r1, r3
 8000e96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f000 ffb1 	bl	8001e0a <HAL_SYSTICK_Config>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e00e      	b.n	8000ed0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2b0f      	cmp	r3, #15
 8000eb6:	d80a      	bhi.n	8000ece <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec0:	f000 ff79 	bl	8001db6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec4:	4a06      	ldr	r2, [pc, #24]	; (8000ee0 <HAL_InitTick+0x5c>)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	e000      	b.n	8000ed0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000000 	.word	0x20000000
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	20000004 	.word	0x20000004

08000ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ee8:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <HAL_IncTick+0x20>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	461a      	mov	r2, r3
 8000eee:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <HAL_IncTick+0x24>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <HAL_IncTick+0x24>)
 8000ef6:	6013      	str	r3, [r2, #0]
}
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	20000008 	.word	0x20000008
 8000f08:	20000190 	.word	0x20000190

08000f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f10:	4b03      	ldr	r3, [pc, #12]	; (8000f20 <HAL_GetTick+0x14>)
 8000f12:	681b      	ldr	r3, [r3, #0]
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	20000190 	.word	0x20000190

08000f24 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d101      	bne.n	8000f36 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e0ed      	b.n	8001112 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d102      	bne.n	8000f48 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff fb7e 	bl	8000644 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f022 0202 	bic.w	r2, r2, #2
 8000f56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f58:	f7ff ffd8 	bl	8000f0c <HAL_GetTick>
 8000f5c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f5e:	e012      	b.n	8000f86 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f60:	f7ff ffd4 	bl	8000f0c <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b0a      	cmp	r3, #10
 8000f6c:	d90b      	bls.n	8000f86 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f72:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2205      	movs	r2, #5
 8000f7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e0c5      	b.n	8001112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f003 0302 	and.w	r3, r3, #2
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d1e5      	bne.n	8000f60 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f042 0201 	orr.w	r2, r2, #1
 8000fa2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fa4:	f7ff ffb2 	bl	8000f0c <HAL_GetTick>
 8000fa8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000faa:	e012      	b.n	8000fd2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fac:	f7ff ffae 	bl	8000f0c <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b0a      	cmp	r3, #10
 8000fb8:	d90b      	bls.n	8000fd2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fbe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2205      	movs	r2, #5
 8000fca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e09f      	b.n	8001112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f003 0301 	and.w	r3, r3, #1
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d0e5      	beq.n	8000fac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7e1b      	ldrb	r3, [r3, #24]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d108      	bne.n	8000ffa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	e007      	b.n	800100a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001008:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	7e5b      	ldrb	r3, [r3, #25]
 800100e:	2b01      	cmp	r3, #1
 8001010:	d108      	bne.n	8001024 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	e007      	b.n	8001034 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001032:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7e9b      	ldrb	r3, [r3, #26]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d108      	bne.n	800104e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f042 0220 	orr.w	r2, r2, #32
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	e007      	b.n	800105e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f022 0220 	bic.w	r2, r2, #32
 800105c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	7edb      	ldrb	r3, [r3, #27]
 8001062:	2b01      	cmp	r3, #1
 8001064:	d108      	bne.n	8001078 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f022 0210 	bic.w	r2, r2, #16
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	e007      	b.n	8001088 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f042 0210 	orr.w	r2, r2, #16
 8001086:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	7f1b      	ldrb	r3, [r3, #28]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d108      	bne.n	80010a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f042 0208 	orr.w	r2, r2, #8
 800109e:	601a      	str	r2, [r3, #0]
 80010a0:	e007      	b.n	80010b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f022 0208 	bic.w	r2, r2, #8
 80010b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	7f5b      	ldrb	r3, [r3, #29]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d108      	bne.n	80010cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f042 0204 	orr.w	r2, r2, #4
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	e007      	b.n	80010dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f022 0204 	bic.w	r2, r2, #4
 80010da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	689a      	ldr	r2, [r3, #8]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	431a      	orrs	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	691b      	ldr	r3, [r3, #16]
 80010ea:	431a      	orrs	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	ea42 0103 	orr.w	r1, r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	1e5a      	subs	r2, r3, #1
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	430a      	orrs	r2, r1
 8001100:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2200      	movs	r2, #0
 8001106:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2201      	movs	r2, #1
 800110c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800111c:	b480      	push	{r7}
 800111e:	b087      	sub	sp, #28
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001132:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001134:	7cfb      	ldrb	r3, [r7, #19]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d003      	beq.n	8001142 <HAL_CAN_ConfigFilter+0x26>
 800113a:	7cfb      	ldrb	r3, [r7, #19]
 800113c:	2b02      	cmp	r3, #2
 800113e:	f040 80c7 	bne.w	80012d0 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a69      	ldr	r2, [pc, #420]	; (80012ec <HAL_CAN_ConfigFilter+0x1d0>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d001      	beq.n	8001150 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 800114c:	4b68      	ldr	r3, [pc, #416]	; (80012f0 <HAL_CAN_ConfigFilter+0x1d4>)
 800114e:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001156:	f043 0201 	orr.w	r2, r3, #1
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	4a63      	ldr	r2, [pc, #396]	; (80012f0 <HAL_CAN_ConfigFilter+0x1d4>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d111      	bne.n	800118c <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800116e:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001182:	021b      	lsls	r3, r3, #8
 8001184:	431a      	orrs	r2, r3
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	695b      	ldr	r3, [r3, #20]
 8001190:	f003 031f 	and.w	r3, r3, #31
 8001194:	2201      	movs	r2, #1
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	43db      	mvns	r3, r3
 80011a6:	401a      	ands	r2, r3
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d123      	bne.n	80011fe <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	43db      	mvns	r3, r3
 80011c0:	401a      	ands	r2, r3
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011d4:	683a      	ldr	r2, [r7, #0]
 80011d6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80011d8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	3248      	adds	r2, #72	; 0x48
 80011de:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011f2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011f4:	6979      	ldr	r1, [r7, #20]
 80011f6:	3348      	adds	r3, #72	; 0x48
 80011f8:	00db      	lsls	r3, r3, #3
 80011fa:	440b      	add	r3, r1
 80011fc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d122      	bne.n	800124c <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	431a      	orrs	r2, r3
 8001210:	697b      	ldr	r3, [r7, #20]
 8001212:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001226:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	3248      	adds	r2, #72	; 0x48
 800122c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001240:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001242:	6979      	ldr	r1, [r7, #20]
 8001244:	3348      	adds	r3, #72	; 0x48
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	440b      	add	r3, r1
 800124a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d109      	bne.n	8001268 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	43db      	mvns	r3, r3
 800125e:	401a      	ands	r2, r3
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001266:	e007      	b.n	8001278 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	431a      	orrs	r2, r3
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	691b      	ldr	r3, [r3, #16]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d109      	bne.n	8001294 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	43db      	mvns	r3, r3
 800128a:	401a      	ands	r2, r3
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001292:	e007      	b.n	80012a4 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	431a      	orrs	r2, r3
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	6a1b      	ldr	r3, [r3, #32]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d107      	bne.n	80012bc <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	431a      	orrs	r2, r3
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012c2:	f023 0201 	bic.w	r2, r3, #1
 80012c6:	697b      	ldr	r3, [r7, #20]
 80012c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80012cc:	2300      	movs	r3, #0
 80012ce:	e006      	b.n	80012de <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012d4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
  }
}
 80012de:	4618      	mov	r0, r3
 80012e0:	371c      	adds	r7, #28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40003400 	.word	0x40003400
 80012f0:	40006400 	.word	0x40006400

080012f4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001302:	b2db      	uxtb	r3, r3
 8001304:	2b01      	cmp	r3, #1
 8001306:	d12e      	bne.n	8001366 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2202      	movs	r2, #2
 800130c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f022 0201 	bic.w	r2, r2, #1
 800131e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001320:	f7ff fdf4 	bl	8000f0c <HAL_GetTick>
 8001324:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001326:	e012      	b.n	800134e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001328:	f7ff fdf0 	bl	8000f0c <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b0a      	cmp	r3, #10
 8001334:	d90b      	bls.n	800134e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2205      	movs	r2, #5
 8001346:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e012      	b.n	8001374 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1e5      	bne.n	8001328 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2200      	movs	r2, #0
 8001360:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001362:	2300      	movs	r3, #0
 8001364:	e006      	b.n	8001374 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
  }
}
 8001374:	4618      	mov	r0, r3
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800137c:	b480      	push	{r7}
 800137e:	b089      	sub	sp, #36	; 0x24
 8001380:	af00      	add	r7, sp, #0
 8001382:	60f8      	str	r0, [r7, #12]
 8001384:	60b9      	str	r1, [r7, #8]
 8001386:	607a      	str	r2, [r7, #4]
 8001388:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001390:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800139a:	7ffb      	ldrb	r3, [r7, #31]
 800139c:	2b01      	cmp	r3, #1
 800139e:	d003      	beq.n	80013a8 <HAL_CAN_AddTxMessage+0x2c>
 80013a0:	7ffb      	ldrb	r3, [r7, #31]
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	f040 80b8 	bne.w	8001518 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d10a      	bne.n	80013c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d105      	bne.n	80013c8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f000 80a0 	beq.w	8001508 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	0e1b      	lsrs	r3, r3, #24
 80013cc:	f003 0303 	and.w	r3, r3, #3
 80013d0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d907      	bls.n	80013e8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013dc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e09e      	b.n	8001526 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80013e8:	2201      	movs	r2, #1
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	409a      	lsls	r2, r3
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d10d      	bne.n	8001416 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001404:	68f9      	ldr	r1, [r7, #12]
 8001406:	6809      	ldr	r1, [r1, #0]
 8001408:	431a      	orrs	r2, r3
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3318      	adds	r3, #24
 800140e:	011b      	lsls	r3, r3, #4
 8001410:	440b      	add	r3, r1
 8001412:	601a      	str	r2, [r3, #0]
 8001414:	e00f      	b.n	8001436 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001420:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001426:	68f9      	ldr	r1, [r7, #12]
 8001428:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800142a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	3318      	adds	r3, #24
 8001430:	011b      	lsls	r3, r3, #4
 8001432:	440b      	add	r3, r1
 8001434:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	6819      	ldr	r1, [r3, #0]
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	691a      	ldr	r2, [r3, #16]
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	3318      	adds	r3, #24
 8001442:	011b      	lsls	r3, r3, #4
 8001444:	440b      	add	r3, r1
 8001446:	3304      	adds	r3, #4
 8001448:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	7d1b      	ldrb	r3, [r3, #20]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d111      	bne.n	8001476 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	3318      	adds	r3, #24
 800145a:	011b      	lsls	r3, r3, #4
 800145c:	4413      	add	r3, r2
 800145e:	3304      	adds	r3, #4
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	68fa      	ldr	r2, [r7, #12]
 8001464:	6811      	ldr	r1, [r2, #0]
 8001466:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	3318      	adds	r3, #24
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	440b      	add	r3, r1
 8001472:	3304      	adds	r3, #4
 8001474:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	3307      	adds	r3, #7
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	061a      	lsls	r2, r3, #24
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3306      	adds	r3, #6
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	041b      	lsls	r3, r3, #16
 8001486:	431a      	orrs	r2, r3
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3305      	adds	r3, #5
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	021b      	lsls	r3, r3, #8
 8001490:	4313      	orrs	r3, r2
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	3204      	adds	r2, #4
 8001496:	7812      	ldrb	r2, [r2, #0]
 8001498:	4610      	mov	r0, r2
 800149a:	68fa      	ldr	r2, [r7, #12]
 800149c:	6811      	ldr	r1, [r2, #0]
 800149e:	ea43 0200 	orr.w	r2, r3, r0
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	440b      	add	r3, r1
 80014a8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80014ac:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	3303      	adds	r3, #3
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	061a      	lsls	r2, r3, #24
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3302      	adds	r3, #2
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	041b      	lsls	r3, r3, #16
 80014be:	431a      	orrs	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	3301      	adds	r3, #1
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	021b      	lsls	r3, r3, #8
 80014c8:	4313      	orrs	r3, r2
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	7812      	ldrb	r2, [r2, #0]
 80014ce:	4610      	mov	r0, r2
 80014d0:	68fa      	ldr	r2, [r7, #12]
 80014d2:	6811      	ldr	r1, [r2, #0]
 80014d4:	ea43 0200 	orr.w	r2, r3, r0
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	011b      	lsls	r3, r3, #4
 80014dc:	440b      	add	r3, r1
 80014de:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80014e2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	3318      	adds	r3, #24
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	4413      	add	r3, r2
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	68fa      	ldr	r2, [r7, #12]
 80014f4:	6811      	ldr	r1, [r2, #0]
 80014f6:	f043 0201 	orr.w	r2, r3, #1
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	3318      	adds	r3, #24
 80014fe:	011b      	lsls	r3, r3, #4
 8001500:	440b      	add	r3, r1
 8001502:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	e00e      	b.n	8001526 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800150c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e006      	b.n	8001526 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800151c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
  }
}
 8001526:	4618      	mov	r0, r3
 8001528:	3724      	adds	r7, #36	; 0x24
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr

08001532 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001532:	b480      	push	{r7}
 8001534:	b087      	sub	sp, #28
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
 800153e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001546:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001548:	7dfb      	ldrb	r3, [r7, #23]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d003      	beq.n	8001556 <HAL_CAN_GetRxMessage+0x24>
 800154e:	7dfb      	ldrb	r3, [r7, #23]
 8001550:	2b02      	cmp	r3, #2
 8001552:	f040 80f3 	bne.w	800173c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d10e      	bne.n	800157a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	f003 0303 	and.w	r3, r3, #3
 8001566:	2b00      	cmp	r3, #0
 8001568:	d116      	bne.n	8001598 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	e0e7      	b.n	800174a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	f003 0303 	and.w	r3, r3, #3
 8001584:	2b00      	cmp	r3, #0
 8001586:	d107      	bne.n	8001598 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e0d8      	b.n	800174a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	331b      	adds	r3, #27
 80015a0:	011b      	lsls	r3, r3, #4
 80015a2:	4413      	add	r3, r2
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0204 	and.w	r2, r3, #4
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d10c      	bne.n	80015d0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	331b      	adds	r3, #27
 80015be:	011b      	lsls	r3, r3, #4
 80015c0:	4413      	add	r3, r2
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	0d5b      	lsrs	r3, r3, #21
 80015c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	e00b      	b.n	80015e8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	331b      	adds	r3, #27
 80015d8:	011b      	lsls	r3, r3, #4
 80015da:	4413      	add	r3, r2
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	08db      	lsrs	r3, r3, #3
 80015e0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	331b      	adds	r3, #27
 80015f0:	011b      	lsls	r3, r3, #4
 80015f2:	4413      	add	r3, r2
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0202 	and.w	r2, r3, #2
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	68bb      	ldr	r3, [r7, #8]
 8001604:	331b      	adds	r3, #27
 8001606:	011b      	lsls	r3, r3, #4
 8001608:	4413      	add	r3, r2
 800160a:	3304      	adds	r3, #4
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 020f 	and.w	r2, r3, #15
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	331b      	adds	r3, #27
 800161e:	011b      	lsls	r3, r3, #4
 8001620:	4413      	add	r3, r2
 8001622:	3304      	adds	r3, #4
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	0a1b      	lsrs	r3, r3, #8
 8001628:	b2da      	uxtb	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	331b      	adds	r3, #27
 8001636:	011b      	lsls	r3, r3, #4
 8001638:	4413      	add	r3, r2
 800163a:	3304      	adds	r3, #4
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	0c1b      	lsrs	r3, r3, #16
 8001640:	b29a      	uxth	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	011b      	lsls	r3, r3, #4
 800164e:	4413      	add	r3, r2
 8001650:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	b2da      	uxtb	r2, r3
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	011b      	lsls	r3, r3, #4
 8001664:	4413      	add	r3, r2
 8001666:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	0a1a      	lsrs	r2, r3, #8
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	3301      	adds	r3, #1
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	011b      	lsls	r3, r3, #4
 800167e:	4413      	add	r3, r2
 8001680:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	0c1a      	lsrs	r2, r3, #16
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	3302      	adds	r3, #2
 800168c:	b2d2      	uxtb	r2, r2
 800168e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	011b      	lsls	r3, r3, #4
 8001698:	4413      	add	r3, r2
 800169a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	0e1a      	lsrs	r2, r3, #24
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	3303      	adds	r3, #3
 80016a6:	b2d2      	uxtb	r2, r2
 80016a8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	011b      	lsls	r3, r3, #4
 80016b2:	4413      	add	r3, r2
 80016b4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	3304      	adds	r3, #4
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	011b      	lsls	r3, r3, #4
 80016ca:	4413      	add	r3, r2
 80016cc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	0a1a      	lsrs	r2, r3, #8
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	3305      	adds	r3, #5
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	68bb      	ldr	r3, [r7, #8]
 80016e2:	011b      	lsls	r3, r3, #4
 80016e4:	4413      	add	r3, r2
 80016e6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	0c1a      	lsrs	r2, r3, #16
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	3306      	adds	r3, #6
 80016f2:	b2d2      	uxtb	r2, r2
 80016f4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	011b      	lsls	r3, r3, #4
 80016fe:	4413      	add	r3, r2
 8001700:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	0e1a      	lsrs	r2, r3, #24
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	3307      	adds	r3, #7
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d108      	bne.n	8001728 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	68da      	ldr	r2, [r3, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f042 0220 	orr.w	r2, r2, #32
 8001724:	60da      	str	r2, [r3, #12]
 8001726:	e007      	b.n	8001738 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	691a      	ldr	r2, [r3, #16]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f042 0220 	orr.w	r2, r2, #32
 8001736:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001738:	2300      	movs	r3, #0
 800173a:	e006      	b.n	800174a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001740:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
  }
}
 800174a:	4618      	mov	r0, r3
 800174c:	371c      	adds	r7, #28
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001756:	b480      	push	{r7}
 8001758:	b085      	sub	sp, #20
 800175a:	af00      	add	r7, sp, #0
 800175c:	6078      	str	r0, [r7, #4]
 800175e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001766:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d002      	beq.n	8001774 <HAL_CAN_ActivateNotification+0x1e>
 800176e:	7bfb      	ldrb	r3, [r7, #15]
 8001770:	2b02      	cmp	r3, #2
 8001772:	d109      	bne.n	8001788 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6959      	ldr	r1, [r3, #20]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	683a      	ldr	r2, [r7, #0]
 8001780:	430a      	orrs	r2, r1
 8001782:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001784:	2300      	movs	r3, #0
 8001786:	e006      	b.n	8001796 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
  }
}
 8001796:	4618      	mov	r0, r3
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b08a      	sub	sp, #40	; 0x28
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80017de:	6a3b      	ldr	r3, [r7, #32]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d07c      	beq.n	80018e2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d023      	beq.n	800183a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2201      	movs	r2, #1
 80017f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f000 f983 	bl	8001b10 <HAL_CAN_TxMailbox0CompleteCallback>
 800180a:	e016      	b.n	800183a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800180c:	69bb      	ldr	r3, [r7, #24]
 800180e:	f003 0304 	and.w	r3, r3, #4
 8001812:	2b00      	cmp	r3, #0
 8001814:	d004      	beq.n	8001820 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001818:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
 800181e:	e00c      	b.n	800183a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	f003 0308 	and.w	r3, r3, #8
 8001826:	2b00      	cmp	r3, #0
 8001828:	d004      	beq.n	8001834 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800182a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001830:	627b      	str	r3, [r7, #36]	; 0x24
 8001832:	e002      	b.n	800183a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f000 f989 	bl	8001b4c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001840:	2b00      	cmp	r3, #0
 8001842:	d024      	beq.n	800188e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f44f 7280 	mov.w	r2, #256	; 0x100
 800184c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001854:	2b00      	cmp	r3, #0
 8001856:	d003      	beq.n	8001860 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f000 f963 	bl	8001b24 <HAL_CAN_TxMailbox1CompleteCallback>
 800185e:	e016      	b.n	800188e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001866:	2b00      	cmp	r3, #0
 8001868:	d004      	beq.n	8001874 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800186a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001870:	627b      	str	r3, [r7, #36]	; 0x24
 8001872:	e00c      	b.n	800188e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001874:	69bb      	ldr	r3, [r7, #24]
 8001876:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800187a:	2b00      	cmp	r3, #0
 800187c:	d004      	beq.n	8001888 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
 8001886:	e002      	b.n	800188e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001888:	6878      	ldr	r0, [r7, #4]
 800188a:	f000 f969 	bl	8001b60 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d024      	beq.n	80018e2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80018a0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f000 f943 	bl	8001b38 <HAL_CAN_TxMailbox2CompleteCallback>
 80018b2:	e016      	b.n	80018e2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d004      	beq.n	80018c8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80018be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
 80018c6:	e00c      	b.n	80018e2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d004      	beq.n	80018dc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80018d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018d8:	627b      	str	r3, [r7, #36]	; 0x24
 80018da:	e002      	b.n	80018e2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f000 f949 	bl	8001b74 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80018e2:	6a3b      	ldr	r3, [r7, #32]
 80018e4:	f003 0308 	and.w	r3, r3, #8
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d00c      	beq.n	8001906 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	f003 0310 	and.w	r3, r3, #16
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d007      	beq.n	8001906 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80018f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2210      	movs	r2, #16
 8001904:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001906:	6a3b      	ldr	r3, [r7, #32]
 8001908:	f003 0304 	and.w	r3, r3, #4
 800190c:	2b00      	cmp	r3, #0
 800190e:	d00b      	beq.n	8001928 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	f003 0308 	and.w	r3, r3, #8
 8001916:	2b00      	cmp	r3, #0
 8001918:	d006      	beq.n	8001928 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2208      	movs	r2, #8
 8001920:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f930 	bl	8001b88 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001928:	6a3b      	ldr	r3, [r7, #32]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d009      	beq.n	8001946 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	f003 0303 	and.w	r3, r3, #3
 800193c:	2b00      	cmp	r3, #0
 800193e:	d002      	beq.n	8001946 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f7ff f863 	bl	8000a0c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001946:	6a3b      	ldr	r3, [r7, #32]
 8001948:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800194c:	2b00      	cmp	r3, #0
 800194e:	d00c      	beq.n	800196a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	f003 0310 	and.w	r3, r3, #16
 8001956:	2b00      	cmp	r3, #0
 8001958:	d007      	beq.n	800196a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800195a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001960:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2210      	movs	r2, #16
 8001968:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800196a:	6a3b      	ldr	r3, [r7, #32]
 800196c:	f003 0320 	and.w	r3, r3, #32
 8001970:	2b00      	cmp	r3, #0
 8001972:	d00b      	beq.n	800198c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	f003 0308 	and.w	r3, r3, #8
 800197a:	2b00      	cmp	r3, #0
 800197c:	d006      	beq.n	800198c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2208      	movs	r2, #8
 8001984:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f912 	bl	8001bb0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800198c:	6a3b      	ldr	r3, [r7, #32]
 800198e:	f003 0310 	and.w	r3, r3, #16
 8001992:	2b00      	cmp	r3, #0
 8001994:	d009      	beq.n	80019aa <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	f003 0303 	and.w	r3, r3, #3
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d002      	beq.n	80019aa <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f000 f8f9 	bl	8001b9c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80019aa:	6a3b      	ldr	r3, [r7, #32]
 80019ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d00b      	beq.n	80019cc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f003 0310 	and.w	r3, r3, #16
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d006      	beq.n	80019cc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	2210      	movs	r2, #16
 80019c4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f000 f8fc 	bl	8001bc4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80019cc:	6a3b      	ldr	r3, [r7, #32]
 80019ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d00b      	beq.n	80019ee <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d006      	beq.n	80019ee <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2208      	movs	r2, #8
 80019e6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	f000 f8f5 	bl	8001bd8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80019ee:	6a3b      	ldr	r3, [r7, #32]
 80019f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d07b      	beq.n	8001af0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f003 0304 	and.w	r3, r3, #4
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d072      	beq.n	8001ae8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001a02:	6a3b      	ldr	r3, [r7, #32]
 8001a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d008      	beq.n	8001a1e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d003      	beq.n	8001a1e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a1e:	6a3b      	ldr	r3, [r7, #32]
 8001a20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d008      	beq.n	8001a3a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a34:	f043 0302 	orr.w	r3, r3, #2
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a3a:	6a3b      	ldr	r3, [r7, #32]
 8001a3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d008      	beq.n	8001a56 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a50:	f043 0304 	orr.w	r3, r3, #4
 8001a54:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a56:	6a3b      	ldr	r3, [r7, #32]
 8001a58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d043      	beq.n	8001ae8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d03e      	beq.n	8001ae8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001a70:	2b60      	cmp	r3, #96	; 0x60
 8001a72:	d02b      	beq.n	8001acc <HAL_CAN_IRQHandler+0x32a>
 8001a74:	2b60      	cmp	r3, #96	; 0x60
 8001a76:	d82e      	bhi.n	8001ad6 <HAL_CAN_IRQHandler+0x334>
 8001a78:	2b50      	cmp	r3, #80	; 0x50
 8001a7a:	d022      	beq.n	8001ac2 <HAL_CAN_IRQHandler+0x320>
 8001a7c:	2b50      	cmp	r3, #80	; 0x50
 8001a7e:	d82a      	bhi.n	8001ad6 <HAL_CAN_IRQHandler+0x334>
 8001a80:	2b40      	cmp	r3, #64	; 0x40
 8001a82:	d019      	beq.n	8001ab8 <HAL_CAN_IRQHandler+0x316>
 8001a84:	2b40      	cmp	r3, #64	; 0x40
 8001a86:	d826      	bhi.n	8001ad6 <HAL_CAN_IRQHandler+0x334>
 8001a88:	2b30      	cmp	r3, #48	; 0x30
 8001a8a:	d010      	beq.n	8001aae <HAL_CAN_IRQHandler+0x30c>
 8001a8c:	2b30      	cmp	r3, #48	; 0x30
 8001a8e:	d822      	bhi.n	8001ad6 <HAL_CAN_IRQHandler+0x334>
 8001a90:	2b10      	cmp	r3, #16
 8001a92:	d002      	beq.n	8001a9a <HAL_CAN_IRQHandler+0x2f8>
 8001a94:	2b20      	cmp	r3, #32
 8001a96:	d005      	beq.n	8001aa4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001a98:	e01d      	b.n	8001ad6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	f043 0308 	orr.w	r3, r3, #8
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001aa2:	e019      	b.n	8001ad8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	f043 0310 	orr.w	r3, r3, #16
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001aac:	e014      	b.n	8001ad8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	f043 0320 	orr.w	r3, r3, #32
 8001ab4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ab6:	e00f      	b.n	8001ad8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001abe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ac0:	e00a      	b.n	8001ad8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001aca:	e005      	b.n	8001ad8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ace:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ad2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ad4:	e000      	b.n	8001ad8 <HAL_CAN_IRQHandler+0x336>
            break;
 8001ad6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	699a      	ldr	r2, [r3, #24]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001ae6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2204      	movs	r2, #4
 8001aee:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d008      	beq.n	8001b08 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	431a      	orrs	r2, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f000 f872 	bl	8001bec <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001b08:	bf00      	nop
 8001b0a:	3728      	adds	r7, #40	; 0x28
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001ba4:	bf00      	nop
 8001ba6:	370c      	adds	r7, #12
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr

08001bb0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr

08001bc4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr

08001c00 <__NVIC_SetPriorityGrouping>:
{
 8001c00:	b480      	push	{r7}
 8001c02:	b085      	sub	sp, #20
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c10:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <__NVIC_SetPriorityGrouping+0x40>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c28:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <__NVIC_SetPriorityGrouping+0x44>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c2e:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <__NVIC_SetPriorityGrouping+0x40>)
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	60d3      	str	r3, [r2, #12]
}
 8001c34:	bf00      	nop
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	e000ed00 	.word	0xe000ed00
 8001c44:	05fa0000 	.word	0x05fa0000

08001c48 <__NVIC_GetPriorityGrouping>:
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c4c:	4b04      	ldr	r3, [pc, #16]	; (8001c60 <__NVIC_GetPriorityGrouping+0x18>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	0a1b      	lsrs	r3, r3, #8
 8001c52:	f003 0307 	and.w	r3, r3, #7
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <__NVIC_EnableIRQ>:
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	db0b      	blt.n	8001c8e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c76:	79fb      	ldrb	r3, [r7, #7]
 8001c78:	f003 021f 	and.w	r2, r3, #31
 8001c7c:	4907      	ldr	r1, [pc, #28]	; (8001c9c <__NVIC_EnableIRQ+0x38>)
 8001c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c82:	095b      	lsrs	r3, r3, #5
 8001c84:	2001      	movs	r0, #1
 8001c86:	fa00 f202 	lsl.w	r2, r0, r2
 8001c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000e100 	.word	0xe000e100

08001ca0 <__NVIC_SetPriority>:
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	6039      	str	r1, [r7, #0]
 8001caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	db0a      	blt.n	8001cca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	b2da      	uxtb	r2, r3
 8001cb8:	490c      	ldr	r1, [pc, #48]	; (8001cec <__NVIC_SetPriority+0x4c>)
 8001cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbe:	0112      	lsls	r2, r2, #4
 8001cc0:	b2d2      	uxtb	r2, r2
 8001cc2:	440b      	add	r3, r1
 8001cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001cc8:	e00a      	b.n	8001ce0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	4908      	ldr	r1, [pc, #32]	; (8001cf0 <__NVIC_SetPriority+0x50>)
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	f003 030f 	and.w	r3, r3, #15
 8001cd6:	3b04      	subs	r3, #4
 8001cd8:	0112      	lsls	r2, r2, #4
 8001cda:	b2d2      	uxtb	r2, r2
 8001cdc:	440b      	add	r3, r1
 8001cde:	761a      	strb	r2, [r3, #24]
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr
 8001cec:	e000e100 	.word	0xe000e100
 8001cf0:	e000ed00 	.word	0xe000ed00

08001cf4 <NVIC_EncodePriority>:
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b089      	sub	sp, #36	; 0x24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	f1c3 0307 	rsb	r3, r3, #7
 8001d0e:	2b04      	cmp	r3, #4
 8001d10:	bf28      	it	cs
 8001d12:	2304      	movcs	r3, #4
 8001d14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	3304      	adds	r3, #4
 8001d1a:	2b06      	cmp	r3, #6
 8001d1c:	d902      	bls.n	8001d24 <NVIC_EncodePriority+0x30>
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	3b03      	subs	r3, #3
 8001d22:	e000      	b.n	8001d26 <NVIC_EncodePriority+0x32>
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d28:	f04f 32ff 	mov.w	r2, #4294967295
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d32:	43da      	mvns	r2, r3
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	401a      	ands	r2, r3
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	fa01 f303 	lsl.w	r3, r1, r3
 8001d46:	43d9      	mvns	r1, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d4c:	4313      	orrs	r3, r2
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3724      	adds	r7, #36	; 0x24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
	...

08001d5c <SysTick_Config>:
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3b01      	subs	r3, #1
 8001d68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d6c:	d301      	bcc.n	8001d72 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e00f      	b.n	8001d92 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d72:	4a0a      	ldr	r2, [pc, #40]	; (8001d9c <SysTick_Config+0x40>)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d7a:	210f      	movs	r1, #15
 8001d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d80:	f7ff ff8e 	bl	8001ca0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d84:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <SysTick_Config+0x40>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d8a:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <SysTick_Config+0x40>)
 8001d8c:	2207      	movs	r2, #7
 8001d8e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001d90:	2300      	movs	r3, #0
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	e000e010 	.word	0xe000e010

08001da0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f7ff ff29 	bl	8001c00 <__NVIC_SetPriorityGrouping>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}

08001db6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b086      	sub	sp, #24
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	60b9      	str	r1, [r7, #8]
 8001dc0:	607a      	str	r2, [r7, #4]
 8001dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001dc8:	f7ff ff3e 	bl	8001c48 <__NVIC_GetPriorityGrouping>
 8001dcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	68b9      	ldr	r1, [r7, #8]
 8001dd2:	6978      	ldr	r0, [r7, #20]
 8001dd4:	f7ff ff8e 	bl	8001cf4 <NVIC_EncodePriority>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dde:	4611      	mov	r1, r2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff5d 	bl	8001ca0 <__NVIC_SetPriority>
}
 8001de6:	bf00      	nop
 8001de8:	3718      	adds	r7, #24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	4603      	mov	r3, r0
 8001df6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff31 	bl	8001c64 <__NVIC_EnableIRQ>
}
 8001e02:	bf00      	nop
 8001e04:	3708      	adds	r7, #8
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f7ff ffa2 	bl	8001d5c <SysTick_Config>
 8001e18:	4603      	mov	r3, r0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b089      	sub	sp, #36	; 0x24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
 8001e2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001e32:	2300      	movs	r3, #0
 8001e34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
 8001e42:	e175      	b.n	8002130 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001e44:	2201      	movs	r2, #1
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	f040 8164 	bne.w	800212a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d00b      	beq.n	8001e82 <HAL_GPIO_Init+0x5e>
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d007      	beq.n	8001e82 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e76:	2b11      	cmp	r3, #17
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	2b12      	cmp	r3, #18
 8001e80:	d130      	bne.n	8001ee4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	005b      	lsls	r3, r3, #1
 8001e8c:	2203      	movs	r2, #3
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001eb8:	2201      	movs	r2, #1
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	091b      	lsrs	r3, r3, #4
 8001ece:	f003 0201 	and.w	r2, r3, #1
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	4313      	orrs	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	69ba      	ldr	r2, [r7, #24]
 8001ee2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	2203      	movs	r2, #3
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	43db      	mvns	r3, r3
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b02      	cmp	r3, #2
 8001f1a:	d003      	beq.n	8001f24 <HAL_GPIO_Init+0x100>
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2b12      	cmp	r3, #18
 8001f22:	d123      	bne.n	8001f6c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	08da      	lsrs	r2, r3, #3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	3208      	adds	r2, #8
 8001f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	f003 0307 	and.w	r3, r3, #7
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	220f      	movs	r2, #15
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	691a      	ldr	r2, [r3, #16]
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	fa02 f303 	lsl.w	r3, r2, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	08da      	lsrs	r2, r3, #3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	3208      	adds	r2, #8
 8001f66:	69b9      	ldr	r1, [r7, #24]
 8001f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	2203      	movs	r2, #3
 8001f78:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	4013      	ands	r3, r2
 8001f82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f003 0203 	and.w	r2, r3, #3
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	005b      	lsls	r3, r3, #1
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	69ba      	ldr	r2, [r7, #24]
 8001f9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	f000 80be 	beq.w	800212a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fae:	4b66      	ldr	r3, [pc, #408]	; (8002148 <HAL_GPIO_Init+0x324>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb2:	4a65      	ldr	r2, [pc, #404]	; (8002148 <HAL_GPIO_Init+0x324>)
 8001fb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fb8:	6453      	str	r3, [r2, #68]	; 0x44
 8001fba:	4b63      	ldr	r3, [pc, #396]	; (8002148 <HAL_GPIO_Init+0x324>)
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fc2:	60fb      	str	r3, [r7, #12]
 8001fc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001fc6:	4a61      	ldr	r2, [pc, #388]	; (800214c <HAL_GPIO_Init+0x328>)
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	089b      	lsrs	r3, r3, #2
 8001fcc:	3302      	adds	r3, #2
 8001fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fd4:	69fb      	ldr	r3, [r7, #28]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	220f      	movs	r2, #15
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	43db      	mvns	r3, r3
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a58      	ldr	r2, [pc, #352]	; (8002150 <HAL_GPIO_Init+0x32c>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d037      	beq.n	8002062 <HAL_GPIO_Init+0x23e>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4a57      	ldr	r2, [pc, #348]	; (8002154 <HAL_GPIO_Init+0x330>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d031      	beq.n	800205e <HAL_GPIO_Init+0x23a>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a56      	ldr	r2, [pc, #344]	; (8002158 <HAL_GPIO_Init+0x334>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d02b      	beq.n	800205a <HAL_GPIO_Init+0x236>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	4a55      	ldr	r2, [pc, #340]	; (800215c <HAL_GPIO_Init+0x338>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d025      	beq.n	8002056 <HAL_GPIO_Init+0x232>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a54      	ldr	r2, [pc, #336]	; (8002160 <HAL_GPIO_Init+0x33c>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d01f      	beq.n	8002052 <HAL_GPIO_Init+0x22e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4a53      	ldr	r2, [pc, #332]	; (8002164 <HAL_GPIO_Init+0x340>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d019      	beq.n	800204e <HAL_GPIO_Init+0x22a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a52      	ldr	r2, [pc, #328]	; (8002168 <HAL_GPIO_Init+0x344>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d013      	beq.n	800204a <HAL_GPIO_Init+0x226>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a51      	ldr	r2, [pc, #324]	; (800216c <HAL_GPIO_Init+0x348>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d00d      	beq.n	8002046 <HAL_GPIO_Init+0x222>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a50      	ldr	r2, [pc, #320]	; (8002170 <HAL_GPIO_Init+0x34c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d007      	beq.n	8002042 <HAL_GPIO_Init+0x21e>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a4f      	ldr	r2, [pc, #316]	; (8002174 <HAL_GPIO_Init+0x350>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d101      	bne.n	800203e <HAL_GPIO_Init+0x21a>
 800203a:	2309      	movs	r3, #9
 800203c:	e012      	b.n	8002064 <HAL_GPIO_Init+0x240>
 800203e:	230a      	movs	r3, #10
 8002040:	e010      	b.n	8002064 <HAL_GPIO_Init+0x240>
 8002042:	2308      	movs	r3, #8
 8002044:	e00e      	b.n	8002064 <HAL_GPIO_Init+0x240>
 8002046:	2307      	movs	r3, #7
 8002048:	e00c      	b.n	8002064 <HAL_GPIO_Init+0x240>
 800204a:	2306      	movs	r3, #6
 800204c:	e00a      	b.n	8002064 <HAL_GPIO_Init+0x240>
 800204e:	2305      	movs	r3, #5
 8002050:	e008      	b.n	8002064 <HAL_GPIO_Init+0x240>
 8002052:	2304      	movs	r3, #4
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x240>
 8002056:	2303      	movs	r3, #3
 8002058:	e004      	b.n	8002064 <HAL_GPIO_Init+0x240>
 800205a:	2302      	movs	r3, #2
 800205c:	e002      	b.n	8002064 <HAL_GPIO_Init+0x240>
 800205e:	2301      	movs	r3, #1
 8002060:	e000      	b.n	8002064 <HAL_GPIO_Init+0x240>
 8002062:	2300      	movs	r3, #0
 8002064:	69fa      	ldr	r2, [r7, #28]
 8002066:	f002 0203 	and.w	r2, r2, #3
 800206a:	0092      	lsls	r2, r2, #2
 800206c:	4093      	lsls	r3, r2
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002074:	4935      	ldr	r1, [pc, #212]	; (800214c <HAL_GPIO_Init+0x328>)
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	089b      	lsrs	r3, r3, #2
 800207a:	3302      	adds	r3, #2
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002082:	4b3d      	ldr	r3, [pc, #244]	; (8002178 <HAL_GPIO_Init+0x354>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	43db      	mvns	r3, r3
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	4013      	ands	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020a6:	4a34      	ldr	r2, [pc, #208]	; (8002178 <HAL_GPIO_Init+0x354>)
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80020ac:	4b32      	ldr	r3, [pc, #200]	; (8002178 <HAL_GPIO_Init+0x354>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	43db      	mvns	r3, r3
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	4013      	ands	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	693b      	ldr	r3, [r7, #16]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80020d0:	4a29      	ldr	r2, [pc, #164]	; (8002178 <HAL_GPIO_Init+0x354>)
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020d6:	4b28      	ldr	r3, [pc, #160]	; (8002178 <HAL_GPIO_Init+0x354>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	43db      	mvns	r3, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4013      	ands	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020fa:	4a1f      	ldr	r2, [pc, #124]	; (8002178 <HAL_GPIO_Init+0x354>)
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002100:	4b1d      	ldr	r3, [pc, #116]	; (8002178 <HAL_GPIO_Init+0x354>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	4313      	orrs	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002124:	4a14      	ldr	r2, [pc, #80]	; (8002178 <HAL_GPIO_Init+0x354>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3301      	adds	r3, #1
 800212e:	61fb      	str	r3, [r7, #28]
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	2b0f      	cmp	r3, #15
 8002134:	f67f ae86 	bls.w	8001e44 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002138:	bf00      	nop
 800213a:	bf00      	nop
 800213c:	3724      	adds	r7, #36	; 0x24
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800
 800214c:	40013800 	.word	0x40013800
 8002150:	40020000 	.word	0x40020000
 8002154:	40020400 	.word	0x40020400
 8002158:	40020800 	.word	0x40020800
 800215c:	40020c00 	.word	0x40020c00
 8002160:	40021000 	.word	0x40021000
 8002164:	40021400 	.word	0x40021400
 8002168:	40021800 	.word	0x40021800
 800216c:	40021c00 	.word	0x40021c00
 8002170:	40022000 	.word	0x40022000
 8002174:	40022400 	.word	0x40022400
 8002178:	40013c00 	.word	0x40013c00

0800217c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	807b      	strh	r3, [r7, #2]
 8002188:	4613      	mov	r3, r2
 800218a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800218c:	787b      	ldrb	r3, [r7, #1]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d003      	beq.n	800219a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002192:	887a      	ldrh	r2, [r7, #2]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002198:	e003      	b.n	80021a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800219a:	887b      	ldrh	r3, [r7, #2]
 800219c:	041a      	lsls	r2, r3, #16
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	619a      	str	r2, [r3, #24]
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
	...

080021b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80021ba:	4b08      	ldr	r3, [pc, #32]	; (80021dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021bc:	695a      	ldr	r2, [r3, #20]
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	4013      	ands	r3, r2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d006      	beq.n	80021d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021c6:	4a05      	ldr	r2, [pc, #20]	; (80021dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021c8:	88fb      	ldrh	r3, [r7, #6]
 80021ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021cc:	88fb      	ldrh	r3, [r7, #6]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7fe fc5a 	bl	8000a88 <HAL_GPIO_EXTI_Callback>
  }
}
 80021d4:	bf00      	nop
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40013c00 	.word	0x40013c00

080021e0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80021e6:	2300      	movs	r3, #0
 80021e8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80021ea:	4b23      	ldr	r3, [pc, #140]	; (8002278 <HAL_PWREx_EnableOverDrive+0x98>)
 80021ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ee:	4a22      	ldr	r2, [pc, #136]	; (8002278 <HAL_PWREx_EnableOverDrive+0x98>)
 80021f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f4:	6413      	str	r3, [r2, #64]	; 0x40
 80021f6:	4b20      	ldr	r3, [pc, #128]	; (8002278 <HAL_PWREx_EnableOverDrive+0x98>)
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021fe:	603b      	str	r3, [r7, #0]
 8002200:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002202:	4b1e      	ldr	r3, [pc, #120]	; (800227c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a1d      	ldr	r2, [pc, #116]	; (800227c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002208:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800220c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800220e:	f7fe fe7d 	bl	8000f0c <HAL_GetTick>
 8002212:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002214:	e009      	b.n	800222a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002216:	f7fe fe79 	bl	8000f0c <HAL_GetTick>
 800221a:	4602      	mov	r2, r0
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	1ad3      	subs	r3, r2, r3
 8002220:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002224:	d901      	bls.n	800222a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002226:	2303      	movs	r3, #3
 8002228:	e022      	b.n	8002270 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800222a:	4b14      	ldr	r3, [pc, #80]	; (800227c <HAL_PWREx_EnableOverDrive+0x9c>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002232:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002236:	d1ee      	bne.n	8002216 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002238:	4b10      	ldr	r3, [pc, #64]	; (800227c <HAL_PWREx_EnableOverDrive+0x9c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0f      	ldr	r2, [pc, #60]	; (800227c <HAL_PWREx_EnableOverDrive+0x9c>)
 800223e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002242:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002244:	f7fe fe62 	bl	8000f0c <HAL_GetTick>
 8002248:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800224a:	e009      	b.n	8002260 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800224c:	f7fe fe5e 	bl	8000f0c <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800225a:	d901      	bls.n	8002260 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e007      	b.n	8002270 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002268:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800226c:	d1ee      	bne.n	800224c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	3708      	adds	r7, #8
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	40023800 	.word	0x40023800
 800227c:	40007000 	.word	0x40007000

08002280 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002288:	2300      	movs	r3, #0
 800228a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d101      	bne.n	8002296 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e29b      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f000 8087 	beq.w	80023b2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022a4:	4b96      	ldr	r3, [pc, #600]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f003 030c 	and.w	r3, r3, #12
 80022ac:	2b04      	cmp	r3, #4
 80022ae:	d00c      	beq.n	80022ca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022b0:	4b93      	ldr	r3, [pc, #588]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 030c 	and.w	r3, r3, #12
 80022b8:	2b08      	cmp	r3, #8
 80022ba:	d112      	bne.n	80022e2 <HAL_RCC_OscConfig+0x62>
 80022bc:	4b90      	ldr	r3, [pc, #576]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80022c8:	d10b      	bne.n	80022e2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ca:	4b8d      	ldr	r3, [pc, #564]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d06c      	beq.n	80023b0 <HAL_RCC_OscConfig+0x130>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d168      	bne.n	80023b0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e275      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022ea:	d106      	bne.n	80022fa <HAL_RCC_OscConfig+0x7a>
 80022ec:	4b84      	ldr	r3, [pc, #528]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a83      	ldr	r2, [pc, #524]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80022f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	e02e      	b.n	8002358 <HAL_RCC_OscConfig+0xd8>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d10c      	bne.n	800231c <HAL_RCC_OscConfig+0x9c>
 8002302:	4b7f      	ldr	r3, [pc, #508]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a7e      	ldr	r2, [pc, #504]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002308:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800230c:	6013      	str	r3, [r2, #0]
 800230e:	4b7c      	ldr	r3, [pc, #496]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a7b      	ldr	r2, [pc, #492]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002314:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002318:	6013      	str	r3, [r2, #0]
 800231a:	e01d      	b.n	8002358 <HAL_RCC_OscConfig+0xd8>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002324:	d10c      	bne.n	8002340 <HAL_RCC_OscConfig+0xc0>
 8002326:	4b76      	ldr	r3, [pc, #472]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a75      	ldr	r2, [pc, #468]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 800232c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002330:	6013      	str	r3, [r2, #0]
 8002332:	4b73      	ldr	r3, [pc, #460]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a72      	ldr	r2, [pc, #456]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800233c:	6013      	str	r3, [r2, #0]
 800233e:	e00b      	b.n	8002358 <HAL_RCC_OscConfig+0xd8>
 8002340:	4b6f      	ldr	r3, [pc, #444]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a6e      	ldr	r2, [pc, #440]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800234a:	6013      	str	r3, [r2, #0]
 800234c:	4b6c      	ldr	r3, [pc, #432]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a6b      	ldr	r2, [pc, #428]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d013      	beq.n	8002388 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002360:	f7fe fdd4 	bl	8000f0c <HAL_GetTick>
 8002364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002366:	e008      	b.n	800237a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002368:	f7fe fdd0 	bl	8000f0c <HAL_GetTick>
 800236c:	4602      	mov	r2, r0
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	2b64      	cmp	r3, #100	; 0x64
 8002374:	d901      	bls.n	800237a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e229      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237a:	4b61      	ldr	r3, [pc, #388]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0f0      	beq.n	8002368 <HAL_RCC_OscConfig+0xe8>
 8002386:	e014      	b.n	80023b2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002388:	f7fe fdc0 	bl	8000f0c <HAL_GetTick>
 800238c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002390:	f7fe fdbc 	bl	8000f0c <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b64      	cmp	r3, #100	; 0x64
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e215      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023a2:	4b57      	ldr	r3, [pc, #348]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1f0      	bne.n	8002390 <HAL_RCC_OscConfig+0x110>
 80023ae:	e000      	b.n	80023b2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d069      	beq.n	8002492 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023be:	4b50      	ldr	r3, [pc, #320]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f003 030c 	and.w	r3, r3, #12
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d00b      	beq.n	80023e2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023ca:	4b4d      	ldr	r3, [pc, #308]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	f003 030c 	and.w	r3, r3, #12
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d11c      	bne.n	8002410 <HAL_RCC_OscConfig+0x190>
 80023d6:	4b4a      	ldr	r3, [pc, #296]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d116      	bne.n	8002410 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023e2:	4b47      	ldr	r3, [pc, #284]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d005      	beq.n	80023fa <HAL_RCC_OscConfig+0x17a>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d001      	beq.n	80023fa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e1e9      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023fa:	4b41      	ldr	r3, [pc, #260]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	493d      	ldr	r1, [pc, #244]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 800240a:	4313      	orrs	r3, r2
 800240c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800240e:	e040      	b.n	8002492 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d023      	beq.n	8002460 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002418:	4b39      	ldr	r3, [pc, #228]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a38      	ldr	r2, [pc, #224]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002424:	f7fe fd72 	bl	8000f0c <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800242c:	f7fe fd6e 	bl	8000f0c <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b02      	cmp	r3, #2
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e1c7      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243e:	4b30      	ldr	r3, [pc, #192]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0302 	and.w	r3, r3, #2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d0f0      	beq.n	800242c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800244a:	4b2d      	ldr	r3, [pc, #180]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	4929      	ldr	r1, [pc, #164]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 800245a:	4313      	orrs	r3, r2
 800245c:	600b      	str	r3, [r1, #0]
 800245e:	e018      	b.n	8002492 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002460:	4b27      	ldr	r3, [pc, #156]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a26      	ldr	r2, [pc, #152]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002466:	f023 0301 	bic.w	r3, r3, #1
 800246a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246c:	f7fe fd4e 	bl	8000f0c <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002472:	e008      	b.n	8002486 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002474:	f7fe fd4a 	bl	8000f0c <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d901      	bls.n	8002486 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e1a3      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002486:	4b1e      	ldr	r3, [pc, #120]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	2b00      	cmp	r3, #0
 8002490:	d1f0      	bne.n	8002474 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b00      	cmp	r3, #0
 800249c:	d038      	beq.n	8002510 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d019      	beq.n	80024da <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024a6:	4b16      	ldr	r3, [pc, #88]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80024a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024aa:	4a15      	ldr	r2, [pc, #84]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80024ac:	f043 0301 	orr.w	r3, r3, #1
 80024b0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b2:	f7fe fd2b 	bl	8000f0c <HAL_GetTick>
 80024b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024b8:	e008      	b.n	80024cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ba:	f7fe fd27 	bl	8000f0c <HAL_GetTick>
 80024be:	4602      	mov	r2, r0
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	2b02      	cmp	r3, #2
 80024c6:	d901      	bls.n	80024cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80024c8:	2303      	movs	r3, #3
 80024ca:	e180      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024cc:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80024ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0f0      	beq.n	80024ba <HAL_RCC_OscConfig+0x23a>
 80024d8:	e01a      	b.n	8002510 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024da:	4b09      	ldr	r3, [pc, #36]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80024dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024de:	4a08      	ldr	r2, [pc, #32]	; (8002500 <HAL_RCC_OscConfig+0x280>)
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024e6:	f7fe fd11 	bl	8000f0c <HAL_GetTick>
 80024ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024ec:	e00a      	b.n	8002504 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024ee:	f7fe fd0d 	bl	8000f0c <HAL_GetTick>
 80024f2:	4602      	mov	r2, r0
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	2b02      	cmp	r3, #2
 80024fa:	d903      	bls.n	8002504 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80024fc:	2303      	movs	r3, #3
 80024fe:	e166      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
 8002500:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002504:	4b92      	ldr	r3, [pc, #584]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002506:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d1ee      	bne.n	80024ee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0304 	and.w	r3, r3, #4
 8002518:	2b00      	cmp	r3, #0
 800251a:	f000 80a4 	beq.w	8002666 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800251e:	4b8c      	ldr	r3, [pc, #560]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10d      	bne.n	8002546 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800252a:	4b89      	ldr	r3, [pc, #548]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	4a88      	ldr	r2, [pc, #544]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002534:	6413      	str	r3, [r2, #64]	; 0x40
 8002536:	4b86      	ldr	r3, [pc, #536]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800253e:	60bb      	str	r3, [r7, #8]
 8002540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002542:	2301      	movs	r3, #1
 8002544:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002546:	4b83      	ldr	r3, [pc, #524]	; (8002754 <HAL_RCC_OscConfig+0x4d4>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800254e:	2b00      	cmp	r3, #0
 8002550:	d118      	bne.n	8002584 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002552:	4b80      	ldr	r3, [pc, #512]	; (8002754 <HAL_RCC_OscConfig+0x4d4>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7f      	ldr	r2, [pc, #508]	; (8002754 <HAL_RCC_OscConfig+0x4d4>)
 8002558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800255c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800255e:	f7fe fcd5 	bl	8000f0c <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002564:	e008      	b.n	8002578 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002566:	f7fe fcd1 	bl	8000f0c <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b64      	cmp	r3, #100	; 0x64
 8002572:	d901      	bls.n	8002578 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e12a      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002578:	4b76      	ldr	r3, [pc, #472]	; (8002754 <HAL_RCC_OscConfig+0x4d4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002580:	2b00      	cmp	r3, #0
 8002582:	d0f0      	beq.n	8002566 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d106      	bne.n	800259a <HAL_RCC_OscConfig+0x31a>
 800258c:	4b70      	ldr	r3, [pc, #448]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 800258e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002590:	4a6f      	ldr	r2, [pc, #444]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002592:	f043 0301 	orr.w	r3, r3, #1
 8002596:	6713      	str	r3, [r2, #112]	; 0x70
 8002598:	e02d      	b.n	80025f6 <HAL_RCC_OscConfig+0x376>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d10c      	bne.n	80025bc <HAL_RCC_OscConfig+0x33c>
 80025a2:	4b6b      	ldr	r3, [pc, #428]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a6:	4a6a      	ldr	r2, [pc, #424]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025a8:	f023 0301 	bic.w	r3, r3, #1
 80025ac:	6713      	str	r3, [r2, #112]	; 0x70
 80025ae:	4b68      	ldr	r3, [pc, #416]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b2:	4a67      	ldr	r2, [pc, #412]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025b4:	f023 0304 	bic.w	r3, r3, #4
 80025b8:	6713      	str	r3, [r2, #112]	; 0x70
 80025ba:	e01c      	b.n	80025f6 <HAL_RCC_OscConfig+0x376>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	2b05      	cmp	r3, #5
 80025c2:	d10c      	bne.n	80025de <HAL_RCC_OscConfig+0x35e>
 80025c4:	4b62      	ldr	r3, [pc, #392]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c8:	4a61      	ldr	r2, [pc, #388]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025ca:	f043 0304 	orr.w	r3, r3, #4
 80025ce:	6713      	str	r3, [r2, #112]	; 0x70
 80025d0:	4b5f      	ldr	r3, [pc, #380]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d4:	4a5e      	ldr	r2, [pc, #376]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025d6:	f043 0301 	orr.w	r3, r3, #1
 80025da:	6713      	str	r3, [r2, #112]	; 0x70
 80025dc:	e00b      	b.n	80025f6 <HAL_RCC_OscConfig+0x376>
 80025de:	4b5c      	ldr	r3, [pc, #368]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e2:	4a5b      	ldr	r2, [pc, #364]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025e4:	f023 0301 	bic.w	r3, r3, #1
 80025e8:	6713      	str	r3, [r2, #112]	; 0x70
 80025ea:	4b59      	ldr	r3, [pc, #356]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025ee:	4a58      	ldr	r2, [pc, #352]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80025f0:	f023 0304 	bic.w	r3, r3, #4
 80025f4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d015      	beq.n	800262a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fe:	f7fe fc85 	bl	8000f0c <HAL_GetTick>
 8002602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002604:	e00a      	b.n	800261c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002606:	f7fe fc81 	bl	8000f0c <HAL_GetTick>
 800260a:	4602      	mov	r2, r0
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	f241 3288 	movw	r2, #5000	; 0x1388
 8002614:	4293      	cmp	r3, r2
 8002616:	d901      	bls.n	800261c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e0d8      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800261c:	4b4c      	ldr	r3, [pc, #304]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 800261e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0ee      	beq.n	8002606 <HAL_RCC_OscConfig+0x386>
 8002628:	e014      	b.n	8002654 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800262a:	f7fe fc6f 	bl	8000f0c <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002630:	e00a      	b.n	8002648 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002632:	f7fe fc6b 	bl	8000f0c <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002640:	4293      	cmp	r3, r2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e0c2      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002648:	4b41      	ldr	r3, [pc, #260]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 800264a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d1ee      	bne.n	8002632 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002654:	7dfb      	ldrb	r3, [r7, #23]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d105      	bne.n	8002666 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800265a:	4b3d      	ldr	r3, [pc, #244]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265e:	4a3c      	ldr	r2, [pc, #240]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002660:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002664:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	2b00      	cmp	r3, #0
 800266c:	f000 80ae 	beq.w	80027cc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002670:	4b37      	ldr	r3, [pc, #220]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f003 030c 	and.w	r3, r3, #12
 8002678:	2b08      	cmp	r3, #8
 800267a:	d06d      	beq.n	8002758 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	2b02      	cmp	r3, #2
 8002682:	d14b      	bne.n	800271c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002684:	4b32      	ldr	r3, [pc, #200]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a31      	ldr	r2, [pc, #196]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 800268a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800268e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002690:	f7fe fc3c 	bl	8000f0c <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002698:	f7fe fc38 	bl	8000f0c <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e091      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026aa:	4b29      	ldr	r3, [pc, #164]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f0      	bne.n	8002698 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69da      	ldr	r2, [r3, #28]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	431a      	orrs	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c4:	019b      	lsls	r3, r3, #6
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026cc:	085b      	lsrs	r3, r3, #1
 80026ce:	3b01      	subs	r3, #1
 80026d0:	041b      	lsls	r3, r3, #16
 80026d2:	431a      	orrs	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d8:	061b      	lsls	r3, r3, #24
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e0:	071b      	lsls	r3, r3, #28
 80026e2:	491b      	ldr	r1, [pc, #108]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026e8:	4b19      	ldr	r3, [pc, #100]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a18      	ldr	r2, [pc, #96]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 80026ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f4:	f7fe fc0a 	bl	8000f0c <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026fa:	e008      	b.n	800270e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026fc:	f7fe fc06 	bl	8000f0c <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	2b02      	cmp	r3, #2
 8002708:	d901      	bls.n	800270e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800270a:	2303      	movs	r3, #3
 800270c:	e05f      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270e:	4b10      	ldr	r3, [pc, #64]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d0f0      	beq.n	80026fc <HAL_RCC_OscConfig+0x47c>
 800271a:	e057      	b.n	80027cc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800271c:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a0b      	ldr	r2, [pc, #44]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002722:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002726:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002728:	f7fe fbf0 	bl	8000f0c <HAL_GetTick>
 800272c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800272e:	e008      	b.n	8002742 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002730:	f7fe fbec 	bl	8000f0c <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	693b      	ldr	r3, [r7, #16]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	2b02      	cmp	r3, #2
 800273c:	d901      	bls.n	8002742 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800273e:	2303      	movs	r3, #3
 8002740:	e045      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002742:	4b03      	ldr	r3, [pc, #12]	; (8002750 <HAL_RCC_OscConfig+0x4d0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d1f0      	bne.n	8002730 <HAL_RCC_OscConfig+0x4b0>
 800274e:	e03d      	b.n	80027cc <HAL_RCC_OscConfig+0x54c>
 8002750:	40023800 	.word	0x40023800
 8002754:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002758:	4b1f      	ldr	r3, [pc, #124]	; (80027d8 <HAL_RCC_OscConfig+0x558>)
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d030      	beq.n	80027c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002770:	429a      	cmp	r2, r3
 8002772:	d129      	bne.n	80027c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800277e:	429a      	cmp	r2, r3
 8002780:	d122      	bne.n	80027c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002788:	4013      	ands	r3, r2
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800278e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002790:	4293      	cmp	r3, r2
 8002792:	d119      	bne.n	80027c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800279e:	085b      	lsrs	r3, r3, #1
 80027a0:	3b01      	subs	r3, #1
 80027a2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d10f      	bne.n	80027c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d107      	bne.n	80027c8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d001      	beq.n	80027cc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e000      	b.n	80027ce <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3718      	adds	r7, #24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	40023800 	.word	0x40023800

080027dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80027e6:	2300      	movs	r3, #0
 80027e8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e0d0      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027f4:	4b6a      	ldr	r3, [pc, #424]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 030f 	and.w	r3, r3, #15
 80027fc:	683a      	ldr	r2, [r7, #0]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d910      	bls.n	8002824 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002802:	4b67      	ldr	r3, [pc, #412]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f023 020f 	bic.w	r2, r3, #15
 800280a:	4965      	ldr	r1, [pc, #404]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	4313      	orrs	r3, r2
 8002810:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002812:	4b63      	ldr	r3, [pc, #396]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	429a      	cmp	r2, r3
 800281e:	d001      	beq.n	8002824 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0b8      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d020      	beq.n	8002872 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800283c:	4b59      	ldr	r3, [pc, #356]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	4a58      	ldr	r2, [pc, #352]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002842:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002846:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d005      	beq.n	8002860 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002854:	4b53      	ldr	r3, [pc, #332]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	4a52      	ldr	r2, [pc, #328]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 800285a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800285e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002860:	4b50      	ldr	r3, [pc, #320]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	494d      	ldr	r1, [pc, #308]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 800286e:	4313      	orrs	r3, r2
 8002870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b00      	cmp	r3, #0
 800287c:	d040      	beq.n	8002900 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d107      	bne.n	8002896 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002886:	4b47      	ldr	r3, [pc, #284]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d115      	bne.n	80028be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e07f      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	2b02      	cmp	r3, #2
 800289c:	d107      	bne.n	80028ae <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800289e:	4b41      	ldr	r3, [pc, #260]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d109      	bne.n	80028be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e073      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ae:	4b3d      	ldr	r3, [pc, #244]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d101      	bne.n	80028be <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e06b      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028be:	4b39      	ldr	r3, [pc, #228]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f023 0203 	bic.w	r2, r3, #3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	4936      	ldr	r1, [pc, #216]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028d0:	f7fe fb1c 	bl	8000f0c <HAL_GetTick>
 80028d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028d6:	e00a      	b.n	80028ee <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028d8:	f7fe fb18 	bl	8000f0c <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e053      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ee:	4b2d      	ldr	r3, [pc, #180]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 020c 	and.w	r2, r3, #12
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d1eb      	bne.n	80028d8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002900:	4b27      	ldr	r3, [pc, #156]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 030f 	and.w	r3, r3, #15
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	d210      	bcs.n	8002930 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290e:	4b24      	ldr	r3, [pc, #144]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f023 020f 	bic.w	r2, r3, #15
 8002916:	4922      	ldr	r1, [pc, #136]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	4313      	orrs	r3, r2
 800291c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b20      	ldr	r3, [pc, #128]	; (80029a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e032      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	2b00      	cmp	r3, #0
 800293a:	d008      	beq.n	800294e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800293c:	4b19      	ldr	r3, [pc, #100]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4916      	ldr	r1, [pc, #88]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 800294a:	4313      	orrs	r3, r2
 800294c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0308 	and.w	r3, r3, #8
 8002956:	2b00      	cmp	r3, #0
 8002958:	d009      	beq.n	800296e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800295a:	4b12      	ldr	r3, [pc, #72]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	490e      	ldr	r1, [pc, #56]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 800296a:	4313      	orrs	r3, r2
 800296c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800296e:	f000 f821 	bl	80029b4 <HAL_RCC_GetSysClockFreq>
 8002972:	4602      	mov	r2, r0
 8002974:	4b0b      	ldr	r3, [pc, #44]	; (80029a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	490a      	ldr	r1, [pc, #40]	; (80029a8 <HAL_RCC_ClockConfig+0x1cc>)
 8002980:	5ccb      	ldrb	r3, [r1, r3]
 8002982:	fa22 f303 	lsr.w	r3, r2, r3
 8002986:	4a09      	ldr	r2, [pc, #36]	; (80029ac <HAL_RCC_ClockConfig+0x1d0>)
 8002988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800298a:	4b09      	ldr	r3, [pc, #36]	; (80029b0 <HAL_RCC_ClockConfig+0x1d4>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7fe fa78 	bl	8000e84 <HAL_InitTick>

  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40023c00 	.word	0x40023c00
 80029a4:	40023800 	.word	0x40023800
 80029a8:	08003ed0 	.word	0x08003ed0
 80029ac:	20000000 	.word	0x20000000
 80029b0:	20000004 	.word	0x20000004

080029b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029b4:	b5b0      	push	{r4, r5, r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80029ba:	2100      	movs	r1, #0
 80029bc:	6079      	str	r1, [r7, #4]
 80029be:	2100      	movs	r1, #0
 80029c0:	60f9      	str	r1, [r7, #12]
 80029c2:	2100      	movs	r1, #0
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 80029c6:	2100      	movs	r1, #0
 80029c8:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029ca:	4952      	ldr	r1, [pc, #328]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x160>)
 80029cc:	6889      	ldr	r1, [r1, #8]
 80029ce:	f001 010c 	and.w	r1, r1, #12
 80029d2:	2908      	cmp	r1, #8
 80029d4:	d00d      	beq.n	80029f2 <HAL_RCC_GetSysClockFreq+0x3e>
 80029d6:	2908      	cmp	r1, #8
 80029d8:	f200 8094 	bhi.w	8002b04 <HAL_RCC_GetSysClockFreq+0x150>
 80029dc:	2900      	cmp	r1, #0
 80029de:	d002      	beq.n	80029e6 <HAL_RCC_GetSysClockFreq+0x32>
 80029e0:	2904      	cmp	r1, #4
 80029e2:	d003      	beq.n	80029ec <HAL_RCC_GetSysClockFreq+0x38>
 80029e4:	e08e      	b.n	8002b04 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029e6:	4b4c      	ldr	r3, [pc, #304]	; (8002b18 <HAL_RCC_GetSysClockFreq+0x164>)
 80029e8:	60bb      	str	r3, [r7, #8]
      break;
 80029ea:	e08e      	b.n	8002b0a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029ec:	4b4b      	ldr	r3, [pc, #300]	; (8002b1c <HAL_RCC_GetSysClockFreq+0x168>)
 80029ee:	60bb      	str	r3, [r7, #8]
      break;
 80029f0:	e08b      	b.n	8002b0a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029f2:	4948      	ldr	r1, [pc, #288]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x160>)
 80029f4:	6849      	ldr	r1, [r1, #4]
 80029f6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 80029fa:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80029fc:	4945      	ldr	r1, [pc, #276]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x160>)
 80029fe:	6849      	ldr	r1, [r1, #4]
 8002a00:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8002a04:	2900      	cmp	r1, #0
 8002a06:	d024      	beq.n	8002a52 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a08:	4942      	ldr	r1, [pc, #264]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x160>)
 8002a0a:	6849      	ldr	r1, [r1, #4]
 8002a0c:	0989      	lsrs	r1, r1, #6
 8002a0e:	4608      	mov	r0, r1
 8002a10:	f04f 0100 	mov.w	r1, #0
 8002a14:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002a18:	f04f 0500 	mov.w	r5, #0
 8002a1c:	ea00 0204 	and.w	r2, r0, r4
 8002a20:	ea01 0305 	and.w	r3, r1, r5
 8002a24:	493d      	ldr	r1, [pc, #244]	; (8002b1c <HAL_RCC_GetSysClockFreq+0x168>)
 8002a26:	fb01 f003 	mul.w	r0, r1, r3
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	fb01 f102 	mul.w	r1, r1, r2
 8002a30:	1844      	adds	r4, r0, r1
 8002a32:	493a      	ldr	r1, [pc, #232]	; (8002b1c <HAL_RCC_GetSysClockFreq+0x168>)
 8002a34:	fba2 0101 	umull	r0, r1, r2, r1
 8002a38:	1863      	adds	r3, r4, r1
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	f7fd fc4c 	bl	80002e0 <__aeabi_uldivmod>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	e04a      	b.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a52:	4b30      	ldr	r3, [pc, #192]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x160>)
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	099b      	lsrs	r3, r3, #6
 8002a58:	461a      	mov	r2, r3
 8002a5a:	f04f 0300 	mov.w	r3, #0
 8002a5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002a62:	f04f 0100 	mov.w	r1, #0
 8002a66:	ea02 0400 	and.w	r4, r2, r0
 8002a6a:	ea03 0501 	and.w	r5, r3, r1
 8002a6e:	4620      	mov	r0, r4
 8002a70:	4629      	mov	r1, r5
 8002a72:	f04f 0200 	mov.w	r2, #0
 8002a76:	f04f 0300 	mov.w	r3, #0
 8002a7a:	014b      	lsls	r3, r1, #5
 8002a7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002a80:	0142      	lsls	r2, r0, #5
 8002a82:	4610      	mov	r0, r2
 8002a84:	4619      	mov	r1, r3
 8002a86:	1b00      	subs	r0, r0, r4
 8002a88:	eb61 0105 	sbc.w	r1, r1, r5
 8002a8c:	f04f 0200 	mov.w	r2, #0
 8002a90:	f04f 0300 	mov.w	r3, #0
 8002a94:	018b      	lsls	r3, r1, #6
 8002a96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002a9a:	0182      	lsls	r2, r0, #6
 8002a9c:	1a12      	subs	r2, r2, r0
 8002a9e:	eb63 0301 	sbc.w	r3, r3, r1
 8002aa2:	f04f 0000 	mov.w	r0, #0
 8002aa6:	f04f 0100 	mov.w	r1, #0
 8002aaa:	00d9      	lsls	r1, r3, #3
 8002aac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ab0:	00d0      	lsls	r0, r2, #3
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	1912      	adds	r2, r2, r4
 8002ab8:	eb45 0303 	adc.w	r3, r5, r3
 8002abc:	f04f 0000 	mov.w	r0, #0
 8002ac0:	f04f 0100 	mov.w	r1, #0
 8002ac4:	0299      	lsls	r1, r3, #10
 8002ac6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002aca:	0290      	lsls	r0, r2, #10
 8002acc:	4602      	mov	r2, r0
 8002ace:	460b      	mov	r3, r1
 8002ad0:	4610      	mov	r0, r2
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	f04f 0300 	mov.w	r3, #0
 8002adc:	f7fd fc00 	bl	80002e0 <__aeabi_uldivmod>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002ae8:	4b0a      	ldr	r3, [pc, #40]	; (8002b14 <HAL_RCC_GetSysClockFreq+0x160>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	0c1b      	lsrs	r3, r3, #16
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	3301      	adds	r3, #1
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b00:	60bb      	str	r3, [r7, #8]
      break;
 8002b02:	e002      	b.n	8002b0a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b04:	4b04      	ldr	r3, [pc, #16]	; (8002b18 <HAL_RCC_GetSysClockFreq+0x164>)
 8002b06:	60bb      	str	r3, [r7, #8]
      break;
 8002b08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b0a:	68bb      	ldr	r3, [r7, #8]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bdb0      	pop	{r4, r5, r7, pc}
 8002b14:	40023800 	.word	0x40023800
 8002b18:	00f42400 	.word	0x00f42400
 8002b1c:	017d7840 	.word	0x017d7840

08002b20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e049      	b.n	8002bc6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d106      	bne.n	8002b4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b46:	6878      	ldr	r0, [r7, #4]
 8002b48:	f7fe f946 	bl	8000dd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2202      	movs	r2, #2
 8002b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3304      	adds	r3, #4
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4610      	mov	r0, r2
 8002b60:	f000 f836 	bl	8002bd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a40      	ldr	r2, [pc, #256]	; (8002ce4 <TIM_Base_SetConfig+0x114>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d013      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bee:	d00f      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a3d      	ldr	r2, [pc, #244]	; (8002ce8 <TIM_Base_SetConfig+0x118>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d00b      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a3c      	ldr	r2, [pc, #240]	; (8002cec <TIM_Base_SetConfig+0x11c>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d007      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a3b      	ldr	r2, [pc, #236]	; (8002cf0 <TIM_Base_SetConfig+0x120>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d003      	beq.n	8002c10 <TIM_Base_SetConfig+0x40>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a3a      	ldr	r2, [pc, #232]	; (8002cf4 <TIM_Base_SetConfig+0x124>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d108      	bne.n	8002c22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a2f      	ldr	r2, [pc, #188]	; (8002ce4 <TIM_Base_SetConfig+0x114>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	d02b      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c30:	d027      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a2c      	ldr	r2, [pc, #176]	; (8002ce8 <TIM_Base_SetConfig+0x118>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d023      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a2b      	ldr	r2, [pc, #172]	; (8002cec <TIM_Base_SetConfig+0x11c>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d01f      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a2a      	ldr	r2, [pc, #168]	; (8002cf0 <TIM_Base_SetConfig+0x120>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d01b      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a29      	ldr	r2, [pc, #164]	; (8002cf4 <TIM_Base_SetConfig+0x124>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d017      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a28      	ldr	r2, [pc, #160]	; (8002cf8 <TIM_Base_SetConfig+0x128>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d013      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a27      	ldr	r2, [pc, #156]	; (8002cfc <TIM_Base_SetConfig+0x12c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d00f      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a26      	ldr	r2, [pc, #152]	; (8002d00 <TIM_Base_SetConfig+0x130>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d00b      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a25      	ldr	r2, [pc, #148]	; (8002d04 <TIM_Base_SetConfig+0x134>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d007      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a24      	ldr	r2, [pc, #144]	; (8002d08 <TIM_Base_SetConfig+0x138>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d003      	beq.n	8002c82 <TIM_Base_SetConfig+0xb2>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a23      	ldr	r2, [pc, #140]	; (8002d0c <TIM_Base_SetConfig+0x13c>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d108      	bne.n	8002c94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	695b      	ldr	r3, [r3, #20]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	689a      	ldr	r2, [r3, #8]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a0a      	ldr	r2, [pc, #40]	; (8002ce4 <TIM_Base_SetConfig+0x114>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d003      	beq.n	8002cc8 <TIM_Base_SetConfig+0xf8>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a0c      	ldr	r2, [pc, #48]	; (8002cf4 <TIM_Base_SetConfig+0x124>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d103      	bne.n	8002cd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	691a      	ldr	r2, [r3, #16]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	615a      	str	r2, [r3, #20]
}
 8002cd6:	bf00      	nop
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40010000 	.word	0x40010000
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40000800 	.word	0x40000800
 8002cf0:	40000c00 	.word	0x40000c00
 8002cf4:	40010400 	.word	0x40010400
 8002cf8:	40014000 	.word	0x40014000
 8002cfc:	40014400 	.word	0x40014400
 8002d00:	40014800 	.word	0x40014800
 8002d04:	40001800 	.word	0x40001800
 8002d08:	40001c00 	.word	0x40001c00
 8002d0c:	40002000 	.word	0x40002000

08002d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d101      	bne.n	8002d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d24:	2302      	movs	r3, #2
 8002d26:	e06d      	b.n	8002e04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2202      	movs	r2, #2
 8002d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a30      	ldr	r2, [pc, #192]	; (8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d004      	beq.n	8002d5c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a2f      	ldr	r2, [pc, #188]	; (8002e14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d108      	bne.n	8002d6e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002d62:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d74:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a20      	ldr	r2, [pc, #128]	; (8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d022      	beq.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d9a:	d01d      	beq.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a1d      	ldr	r2, [pc, #116]	; (8002e18 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d018      	beq.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a1c      	ldr	r2, [pc, #112]	; (8002e1c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d013      	beq.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a1a      	ldr	r2, [pc, #104]	; (8002e20 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d00e      	beq.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a15      	ldr	r2, [pc, #84]	; (8002e14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d009      	beq.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a16      	ldr	r2, [pc, #88]	; (8002e24 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d004      	beq.n	8002dd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a15      	ldr	r2, [pc, #84]	; (8002e28 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d10c      	bne.n	8002df2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dde:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	68ba      	ldr	r2, [r7, #8]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68ba      	ldr	r2, [r7, #8]
 8002df0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3714      	adds	r7, #20
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr
 8002e10:	40010000 	.word	0x40010000
 8002e14:	40010400 	.word	0x40010400
 8002e18:	40000400 	.word	0x40000400
 8002e1c:	40000800 	.word	0x40000800
 8002e20:	40000c00 	.word	0x40000c00
 8002e24:	40014000 	.word	0x40014000
 8002e28:	40001800 	.word	0x40001800

08002e2c <__errno>:
 8002e2c:	4b01      	ldr	r3, [pc, #4]	; (8002e34 <__errno+0x8>)
 8002e2e:	6818      	ldr	r0, [r3, #0]
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	2000000c 	.word	0x2000000c

08002e38 <__libc_init_array>:
 8002e38:	b570      	push	{r4, r5, r6, lr}
 8002e3a:	4d0d      	ldr	r5, [pc, #52]	; (8002e70 <__libc_init_array+0x38>)
 8002e3c:	4c0d      	ldr	r4, [pc, #52]	; (8002e74 <__libc_init_array+0x3c>)
 8002e3e:	1b64      	subs	r4, r4, r5
 8002e40:	10a4      	asrs	r4, r4, #2
 8002e42:	2600      	movs	r6, #0
 8002e44:	42a6      	cmp	r6, r4
 8002e46:	d109      	bne.n	8002e5c <__libc_init_array+0x24>
 8002e48:	4d0b      	ldr	r5, [pc, #44]	; (8002e78 <__libc_init_array+0x40>)
 8002e4a:	4c0c      	ldr	r4, [pc, #48]	; (8002e7c <__libc_init_array+0x44>)
 8002e4c:	f000 ffec 	bl	8003e28 <_init>
 8002e50:	1b64      	subs	r4, r4, r5
 8002e52:	10a4      	asrs	r4, r4, #2
 8002e54:	2600      	movs	r6, #0
 8002e56:	42a6      	cmp	r6, r4
 8002e58:	d105      	bne.n	8002e66 <__libc_init_array+0x2e>
 8002e5a:	bd70      	pop	{r4, r5, r6, pc}
 8002e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e60:	4798      	blx	r3
 8002e62:	3601      	adds	r6, #1
 8002e64:	e7ee      	b.n	8002e44 <__libc_init_array+0xc>
 8002e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e6a:	4798      	blx	r3
 8002e6c:	3601      	adds	r6, #1
 8002e6e:	e7f2      	b.n	8002e56 <__libc_init_array+0x1e>
 8002e70:	08003f80 	.word	0x08003f80
 8002e74:	08003f80 	.word	0x08003f80
 8002e78:	08003f80 	.word	0x08003f80
 8002e7c:	08003f84 	.word	0x08003f84

08002e80 <memset>:
 8002e80:	4402      	add	r2, r0
 8002e82:	4603      	mov	r3, r0
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d100      	bne.n	8002e8a <memset+0xa>
 8002e88:	4770      	bx	lr
 8002e8a:	f803 1b01 	strb.w	r1, [r3], #1
 8002e8e:	e7f9      	b.n	8002e84 <memset+0x4>

08002e90 <iprintf>:
 8002e90:	b40f      	push	{r0, r1, r2, r3}
 8002e92:	4b0a      	ldr	r3, [pc, #40]	; (8002ebc <iprintf+0x2c>)
 8002e94:	b513      	push	{r0, r1, r4, lr}
 8002e96:	681c      	ldr	r4, [r3, #0]
 8002e98:	b124      	cbz	r4, 8002ea4 <iprintf+0x14>
 8002e9a:	69a3      	ldr	r3, [r4, #24]
 8002e9c:	b913      	cbnz	r3, 8002ea4 <iprintf+0x14>
 8002e9e:	4620      	mov	r0, r4
 8002ea0:	f000 fa5e 	bl	8003360 <__sinit>
 8002ea4:	ab05      	add	r3, sp, #20
 8002ea6:	9a04      	ldr	r2, [sp, #16]
 8002ea8:	68a1      	ldr	r1, [r4, #8]
 8002eaa:	9301      	str	r3, [sp, #4]
 8002eac:	4620      	mov	r0, r4
 8002eae:	f000 fc2f 	bl	8003710 <_vfiprintf_r>
 8002eb2:	b002      	add	sp, #8
 8002eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eb8:	b004      	add	sp, #16
 8002eba:	4770      	bx	lr
 8002ebc:	2000000c 	.word	0x2000000c

08002ec0 <_puts_r>:
 8002ec0:	b570      	push	{r4, r5, r6, lr}
 8002ec2:	460e      	mov	r6, r1
 8002ec4:	4605      	mov	r5, r0
 8002ec6:	b118      	cbz	r0, 8002ed0 <_puts_r+0x10>
 8002ec8:	6983      	ldr	r3, [r0, #24]
 8002eca:	b90b      	cbnz	r3, 8002ed0 <_puts_r+0x10>
 8002ecc:	f000 fa48 	bl	8003360 <__sinit>
 8002ed0:	69ab      	ldr	r3, [r5, #24]
 8002ed2:	68ac      	ldr	r4, [r5, #8]
 8002ed4:	b913      	cbnz	r3, 8002edc <_puts_r+0x1c>
 8002ed6:	4628      	mov	r0, r5
 8002ed8:	f000 fa42 	bl	8003360 <__sinit>
 8002edc:	4b2c      	ldr	r3, [pc, #176]	; (8002f90 <_puts_r+0xd0>)
 8002ede:	429c      	cmp	r4, r3
 8002ee0:	d120      	bne.n	8002f24 <_puts_r+0x64>
 8002ee2:	686c      	ldr	r4, [r5, #4]
 8002ee4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ee6:	07db      	lsls	r3, r3, #31
 8002ee8:	d405      	bmi.n	8002ef6 <_puts_r+0x36>
 8002eea:	89a3      	ldrh	r3, [r4, #12]
 8002eec:	0598      	lsls	r0, r3, #22
 8002eee:	d402      	bmi.n	8002ef6 <_puts_r+0x36>
 8002ef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ef2:	f000 fad3 	bl	800349c <__retarget_lock_acquire_recursive>
 8002ef6:	89a3      	ldrh	r3, [r4, #12]
 8002ef8:	0719      	lsls	r1, r3, #28
 8002efa:	d51d      	bpl.n	8002f38 <_puts_r+0x78>
 8002efc:	6923      	ldr	r3, [r4, #16]
 8002efe:	b1db      	cbz	r3, 8002f38 <_puts_r+0x78>
 8002f00:	3e01      	subs	r6, #1
 8002f02:	68a3      	ldr	r3, [r4, #8]
 8002f04:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	60a3      	str	r3, [r4, #8]
 8002f0c:	bb39      	cbnz	r1, 8002f5e <_puts_r+0x9e>
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	da38      	bge.n	8002f84 <_puts_r+0xc4>
 8002f12:	4622      	mov	r2, r4
 8002f14:	210a      	movs	r1, #10
 8002f16:	4628      	mov	r0, r5
 8002f18:	f000 f848 	bl	8002fac <__swbuf_r>
 8002f1c:	3001      	adds	r0, #1
 8002f1e:	d011      	beq.n	8002f44 <_puts_r+0x84>
 8002f20:	250a      	movs	r5, #10
 8002f22:	e011      	b.n	8002f48 <_puts_r+0x88>
 8002f24:	4b1b      	ldr	r3, [pc, #108]	; (8002f94 <_puts_r+0xd4>)
 8002f26:	429c      	cmp	r4, r3
 8002f28:	d101      	bne.n	8002f2e <_puts_r+0x6e>
 8002f2a:	68ac      	ldr	r4, [r5, #8]
 8002f2c:	e7da      	b.n	8002ee4 <_puts_r+0x24>
 8002f2e:	4b1a      	ldr	r3, [pc, #104]	; (8002f98 <_puts_r+0xd8>)
 8002f30:	429c      	cmp	r4, r3
 8002f32:	bf08      	it	eq
 8002f34:	68ec      	ldreq	r4, [r5, #12]
 8002f36:	e7d5      	b.n	8002ee4 <_puts_r+0x24>
 8002f38:	4621      	mov	r1, r4
 8002f3a:	4628      	mov	r0, r5
 8002f3c:	f000 f888 	bl	8003050 <__swsetup_r>
 8002f40:	2800      	cmp	r0, #0
 8002f42:	d0dd      	beq.n	8002f00 <_puts_r+0x40>
 8002f44:	f04f 35ff 	mov.w	r5, #4294967295
 8002f48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f4a:	07da      	lsls	r2, r3, #31
 8002f4c:	d405      	bmi.n	8002f5a <_puts_r+0x9a>
 8002f4e:	89a3      	ldrh	r3, [r4, #12]
 8002f50:	059b      	lsls	r3, r3, #22
 8002f52:	d402      	bmi.n	8002f5a <_puts_r+0x9a>
 8002f54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f56:	f000 faa2 	bl	800349e <__retarget_lock_release_recursive>
 8002f5a:	4628      	mov	r0, r5
 8002f5c:	bd70      	pop	{r4, r5, r6, pc}
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	da04      	bge.n	8002f6c <_puts_r+0xac>
 8002f62:	69a2      	ldr	r2, [r4, #24]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	dc06      	bgt.n	8002f76 <_puts_r+0xb6>
 8002f68:	290a      	cmp	r1, #10
 8002f6a:	d004      	beq.n	8002f76 <_puts_r+0xb6>
 8002f6c:	6823      	ldr	r3, [r4, #0]
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	6022      	str	r2, [r4, #0]
 8002f72:	7019      	strb	r1, [r3, #0]
 8002f74:	e7c5      	b.n	8002f02 <_puts_r+0x42>
 8002f76:	4622      	mov	r2, r4
 8002f78:	4628      	mov	r0, r5
 8002f7a:	f000 f817 	bl	8002fac <__swbuf_r>
 8002f7e:	3001      	adds	r0, #1
 8002f80:	d1bf      	bne.n	8002f02 <_puts_r+0x42>
 8002f82:	e7df      	b.n	8002f44 <_puts_r+0x84>
 8002f84:	6823      	ldr	r3, [r4, #0]
 8002f86:	250a      	movs	r5, #10
 8002f88:	1c5a      	adds	r2, r3, #1
 8002f8a:	6022      	str	r2, [r4, #0]
 8002f8c:	701d      	strb	r5, [r3, #0]
 8002f8e:	e7db      	b.n	8002f48 <_puts_r+0x88>
 8002f90:	08003f04 	.word	0x08003f04
 8002f94:	08003f24 	.word	0x08003f24
 8002f98:	08003ee4 	.word	0x08003ee4

08002f9c <puts>:
 8002f9c:	4b02      	ldr	r3, [pc, #8]	; (8002fa8 <puts+0xc>)
 8002f9e:	4601      	mov	r1, r0
 8002fa0:	6818      	ldr	r0, [r3, #0]
 8002fa2:	f7ff bf8d 	b.w	8002ec0 <_puts_r>
 8002fa6:	bf00      	nop
 8002fa8:	2000000c 	.word	0x2000000c

08002fac <__swbuf_r>:
 8002fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fae:	460e      	mov	r6, r1
 8002fb0:	4614      	mov	r4, r2
 8002fb2:	4605      	mov	r5, r0
 8002fb4:	b118      	cbz	r0, 8002fbe <__swbuf_r+0x12>
 8002fb6:	6983      	ldr	r3, [r0, #24]
 8002fb8:	b90b      	cbnz	r3, 8002fbe <__swbuf_r+0x12>
 8002fba:	f000 f9d1 	bl	8003360 <__sinit>
 8002fbe:	4b21      	ldr	r3, [pc, #132]	; (8003044 <__swbuf_r+0x98>)
 8002fc0:	429c      	cmp	r4, r3
 8002fc2:	d12b      	bne.n	800301c <__swbuf_r+0x70>
 8002fc4:	686c      	ldr	r4, [r5, #4]
 8002fc6:	69a3      	ldr	r3, [r4, #24]
 8002fc8:	60a3      	str	r3, [r4, #8]
 8002fca:	89a3      	ldrh	r3, [r4, #12]
 8002fcc:	071a      	lsls	r2, r3, #28
 8002fce:	d52f      	bpl.n	8003030 <__swbuf_r+0x84>
 8002fd0:	6923      	ldr	r3, [r4, #16]
 8002fd2:	b36b      	cbz	r3, 8003030 <__swbuf_r+0x84>
 8002fd4:	6923      	ldr	r3, [r4, #16]
 8002fd6:	6820      	ldr	r0, [r4, #0]
 8002fd8:	1ac0      	subs	r0, r0, r3
 8002fda:	6963      	ldr	r3, [r4, #20]
 8002fdc:	b2f6      	uxtb	r6, r6
 8002fde:	4283      	cmp	r3, r0
 8002fe0:	4637      	mov	r7, r6
 8002fe2:	dc04      	bgt.n	8002fee <__swbuf_r+0x42>
 8002fe4:	4621      	mov	r1, r4
 8002fe6:	4628      	mov	r0, r5
 8002fe8:	f000 f926 	bl	8003238 <_fflush_r>
 8002fec:	bb30      	cbnz	r0, 800303c <__swbuf_r+0x90>
 8002fee:	68a3      	ldr	r3, [r4, #8]
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	60a3      	str	r3, [r4, #8]
 8002ff4:	6823      	ldr	r3, [r4, #0]
 8002ff6:	1c5a      	adds	r2, r3, #1
 8002ff8:	6022      	str	r2, [r4, #0]
 8002ffa:	701e      	strb	r6, [r3, #0]
 8002ffc:	6963      	ldr	r3, [r4, #20]
 8002ffe:	3001      	adds	r0, #1
 8003000:	4283      	cmp	r3, r0
 8003002:	d004      	beq.n	800300e <__swbuf_r+0x62>
 8003004:	89a3      	ldrh	r3, [r4, #12]
 8003006:	07db      	lsls	r3, r3, #31
 8003008:	d506      	bpl.n	8003018 <__swbuf_r+0x6c>
 800300a:	2e0a      	cmp	r6, #10
 800300c:	d104      	bne.n	8003018 <__swbuf_r+0x6c>
 800300e:	4621      	mov	r1, r4
 8003010:	4628      	mov	r0, r5
 8003012:	f000 f911 	bl	8003238 <_fflush_r>
 8003016:	b988      	cbnz	r0, 800303c <__swbuf_r+0x90>
 8003018:	4638      	mov	r0, r7
 800301a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800301c:	4b0a      	ldr	r3, [pc, #40]	; (8003048 <__swbuf_r+0x9c>)
 800301e:	429c      	cmp	r4, r3
 8003020:	d101      	bne.n	8003026 <__swbuf_r+0x7a>
 8003022:	68ac      	ldr	r4, [r5, #8]
 8003024:	e7cf      	b.n	8002fc6 <__swbuf_r+0x1a>
 8003026:	4b09      	ldr	r3, [pc, #36]	; (800304c <__swbuf_r+0xa0>)
 8003028:	429c      	cmp	r4, r3
 800302a:	bf08      	it	eq
 800302c:	68ec      	ldreq	r4, [r5, #12]
 800302e:	e7ca      	b.n	8002fc6 <__swbuf_r+0x1a>
 8003030:	4621      	mov	r1, r4
 8003032:	4628      	mov	r0, r5
 8003034:	f000 f80c 	bl	8003050 <__swsetup_r>
 8003038:	2800      	cmp	r0, #0
 800303a:	d0cb      	beq.n	8002fd4 <__swbuf_r+0x28>
 800303c:	f04f 37ff 	mov.w	r7, #4294967295
 8003040:	e7ea      	b.n	8003018 <__swbuf_r+0x6c>
 8003042:	bf00      	nop
 8003044:	08003f04 	.word	0x08003f04
 8003048:	08003f24 	.word	0x08003f24
 800304c:	08003ee4 	.word	0x08003ee4

08003050 <__swsetup_r>:
 8003050:	4b32      	ldr	r3, [pc, #200]	; (800311c <__swsetup_r+0xcc>)
 8003052:	b570      	push	{r4, r5, r6, lr}
 8003054:	681d      	ldr	r5, [r3, #0]
 8003056:	4606      	mov	r6, r0
 8003058:	460c      	mov	r4, r1
 800305a:	b125      	cbz	r5, 8003066 <__swsetup_r+0x16>
 800305c:	69ab      	ldr	r3, [r5, #24]
 800305e:	b913      	cbnz	r3, 8003066 <__swsetup_r+0x16>
 8003060:	4628      	mov	r0, r5
 8003062:	f000 f97d 	bl	8003360 <__sinit>
 8003066:	4b2e      	ldr	r3, [pc, #184]	; (8003120 <__swsetup_r+0xd0>)
 8003068:	429c      	cmp	r4, r3
 800306a:	d10f      	bne.n	800308c <__swsetup_r+0x3c>
 800306c:	686c      	ldr	r4, [r5, #4]
 800306e:	89a3      	ldrh	r3, [r4, #12]
 8003070:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003074:	0719      	lsls	r1, r3, #28
 8003076:	d42c      	bmi.n	80030d2 <__swsetup_r+0x82>
 8003078:	06dd      	lsls	r5, r3, #27
 800307a:	d411      	bmi.n	80030a0 <__swsetup_r+0x50>
 800307c:	2309      	movs	r3, #9
 800307e:	6033      	str	r3, [r6, #0]
 8003080:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003084:	81a3      	strh	r3, [r4, #12]
 8003086:	f04f 30ff 	mov.w	r0, #4294967295
 800308a:	e03e      	b.n	800310a <__swsetup_r+0xba>
 800308c:	4b25      	ldr	r3, [pc, #148]	; (8003124 <__swsetup_r+0xd4>)
 800308e:	429c      	cmp	r4, r3
 8003090:	d101      	bne.n	8003096 <__swsetup_r+0x46>
 8003092:	68ac      	ldr	r4, [r5, #8]
 8003094:	e7eb      	b.n	800306e <__swsetup_r+0x1e>
 8003096:	4b24      	ldr	r3, [pc, #144]	; (8003128 <__swsetup_r+0xd8>)
 8003098:	429c      	cmp	r4, r3
 800309a:	bf08      	it	eq
 800309c:	68ec      	ldreq	r4, [r5, #12]
 800309e:	e7e6      	b.n	800306e <__swsetup_r+0x1e>
 80030a0:	0758      	lsls	r0, r3, #29
 80030a2:	d512      	bpl.n	80030ca <__swsetup_r+0x7a>
 80030a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030a6:	b141      	cbz	r1, 80030ba <__swsetup_r+0x6a>
 80030a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030ac:	4299      	cmp	r1, r3
 80030ae:	d002      	beq.n	80030b6 <__swsetup_r+0x66>
 80030b0:	4630      	mov	r0, r6
 80030b2:	f000 fa59 	bl	8003568 <_free_r>
 80030b6:	2300      	movs	r3, #0
 80030b8:	6363      	str	r3, [r4, #52]	; 0x34
 80030ba:	89a3      	ldrh	r3, [r4, #12]
 80030bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80030c0:	81a3      	strh	r3, [r4, #12]
 80030c2:	2300      	movs	r3, #0
 80030c4:	6063      	str	r3, [r4, #4]
 80030c6:	6923      	ldr	r3, [r4, #16]
 80030c8:	6023      	str	r3, [r4, #0]
 80030ca:	89a3      	ldrh	r3, [r4, #12]
 80030cc:	f043 0308 	orr.w	r3, r3, #8
 80030d0:	81a3      	strh	r3, [r4, #12]
 80030d2:	6923      	ldr	r3, [r4, #16]
 80030d4:	b94b      	cbnz	r3, 80030ea <__swsetup_r+0x9a>
 80030d6:	89a3      	ldrh	r3, [r4, #12]
 80030d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80030dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030e0:	d003      	beq.n	80030ea <__swsetup_r+0x9a>
 80030e2:	4621      	mov	r1, r4
 80030e4:	4630      	mov	r0, r6
 80030e6:	f000 f9ff 	bl	80034e8 <__smakebuf_r>
 80030ea:	89a0      	ldrh	r0, [r4, #12]
 80030ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030f0:	f010 0301 	ands.w	r3, r0, #1
 80030f4:	d00a      	beq.n	800310c <__swsetup_r+0xbc>
 80030f6:	2300      	movs	r3, #0
 80030f8:	60a3      	str	r3, [r4, #8]
 80030fa:	6963      	ldr	r3, [r4, #20]
 80030fc:	425b      	negs	r3, r3
 80030fe:	61a3      	str	r3, [r4, #24]
 8003100:	6923      	ldr	r3, [r4, #16]
 8003102:	b943      	cbnz	r3, 8003116 <__swsetup_r+0xc6>
 8003104:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003108:	d1ba      	bne.n	8003080 <__swsetup_r+0x30>
 800310a:	bd70      	pop	{r4, r5, r6, pc}
 800310c:	0781      	lsls	r1, r0, #30
 800310e:	bf58      	it	pl
 8003110:	6963      	ldrpl	r3, [r4, #20]
 8003112:	60a3      	str	r3, [r4, #8]
 8003114:	e7f4      	b.n	8003100 <__swsetup_r+0xb0>
 8003116:	2000      	movs	r0, #0
 8003118:	e7f7      	b.n	800310a <__swsetup_r+0xba>
 800311a:	bf00      	nop
 800311c:	2000000c 	.word	0x2000000c
 8003120:	08003f04 	.word	0x08003f04
 8003124:	08003f24 	.word	0x08003f24
 8003128:	08003ee4 	.word	0x08003ee4

0800312c <__sflush_r>:
 800312c:	898a      	ldrh	r2, [r1, #12]
 800312e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003132:	4605      	mov	r5, r0
 8003134:	0710      	lsls	r0, r2, #28
 8003136:	460c      	mov	r4, r1
 8003138:	d458      	bmi.n	80031ec <__sflush_r+0xc0>
 800313a:	684b      	ldr	r3, [r1, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	dc05      	bgt.n	800314c <__sflush_r+0x20>
 8003140:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003142:	2b00      	cmp	r3, #0
 8003144:	dc02      	bgt.n	800314c <__sflush_r+0x20>
 8003146:	2000      	movs	r0, #0
 8003148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800314c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800314e:	2e00      	cmp	r6, #0
 8003150:	d0f9      	beq.n	8003146 <__sflush_r+0x1a>
 8003152:	2300      	movs	r3, #0
 8003154:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003158:	682f      	ldr	r7, [r5, #0]
 800315a:	602b      	str	r3, [r5, #0]
 800315c:	d032      	beq.n	80031c4 <__sflush_r+0x98>
 800315e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003160:	89a3      	ldrh	r3, [r4, #12]
 8003162:	075a      	lsls	r2, r3, #29
 8003164:	d505      	bpl.n	8003172 <__sflush_r+0x46>
 8003166:	6863      	ldr	r3, [r4, #4]
 8003168:	1ac0      	subs	r0, r0, r3
 800316a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800316c:	b10b      	cbz	r3, 8003172 <__sflush_r+0x46>
 800316e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003170:	1ac0      	subs	r0, r0, r3
 8003172:	2300      	movs	r3, #0
 8003174:	4602      	mov	r2, r0
 8003176:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003178:	6a21      	ldr	r1, [r4, #32]
 800317a:	4628      	mov	r0, r5
 800317c:	47b0      	blx	r6
 800317e:	1c43      	adds	r3, r0, #1
 8003180:	89a3      	ldrh	r3, [r4, #12]
 8003182:	d106      	bne.n	8003192 <__sflush_r+0x66>
 8003184:	6829      	ldr	r1, [r5, #0]
 8003186:	291d      	cmp	r1, #29
 8003188:	d82c      	bhi.n	80031e4 <__sflush_r+0xb8>
 800318a:	4a2a      	ldr	r2, [pc, #168]	; (8003234 <__sflush_r+0x108>)
 800318c:	40ca      	lsrs	r2, r1
 800318e:	07d6      	lsls	r6, r2, #31
 8003190:	d528      	bpl.n	80031e4 <__sflush_r+0xb8>
 8003192:	2200      	movs	r2, #0
 8003194:	6062      	str	r2, [r4, #4]
 8003196:	04d9      	lsls	r1, r3, #19
 8003198:	6922      	ldr	r2, [r4, #16]
 800319a:	6022      	str	r2, [r4, #0]
 800319c:	d504      	bpl.n	80031a8 <__sflush_r+0x7c>
 800319e:	1c42      	adds	r2, r0, #1
 80031a0:	d101      	bne.n	80031a6 <__sflush_r+0x7a>
 80031a2:	682b      	ldr	r3, [r5, #0]
 80031a4:	b903      	cbnz	r3, 80031a8 <__sflush_r+0x7c>
 80031a6:	6560      	str	r0, [r4, #84]	; 0x54
 80031a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031aa:	602f      	str	r7, [r5, #0]
 80031ac:	2900      	cmp	r1, #0
 80031ae:	d0ca      	beq.n	8003146 <__sflush_r+0x1a>
 80031b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80031b4:	4299      	cmp	r1, r3
 80031b6:	d002      	beq.n	80031be <__sflush_r+0x92>
 80031b8:	4628      	mov	r0, r5
 80031ba:	f000 f9d5 	bl	8003568 <_free_r>
 80031be:	2000      	movs	r0, #0
 80031c0:	6360      	str	r0, [r4, #52]	; 0x34
 80031c2:	e7c1      	b.n	8003148 <__sflush_r+0x1c>
 80031c4:	6a21      	ldr	r1, [r4, #32]
 80031c6:	2301      	movs	r3, #1
 80031c8:	4628      	mov	r0, r5
 80031ca:	47b0      	blx	r6
 80031cc:	1c41      	adds	r1, r0, #1
 80031ce:	d1c7      	bne.n	8003160 <__sflush_r+0x34>
 80031d0:	682b      	ldr	r3, [r5, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0c4      	beq.n	8003160 <__sflush_r+0x34>
 80031d6:	2b1d      	cmp	r3, #29
 80031d8:	d001      	beq.n	80031de <__sflush_r+0xb2>
 80031da:	2b16      	cmp	r3, #22
 80031dc:	d101      	bne.n	80031e2 <__sflush_r+0xb6>
 80031de:	602f      	str	r7, [r5, #0]
 80031e0:	e7b1      	b.n	8003146 <__sflush_r+0x1a>
 80031e2:	89a3      	ldrh	r3, [r4, #12]
 80031e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031e8:	81a3      	strh	r3, [r4, #12]
 80031ea:	e7ad      	b.n	8003148 <__sflush_r+0x1c>
 80031ec:	690f      	ldr	r7, [r1, #16]
 80031ee:	2f00      	cmp	r7, #0
 80031f0:	d0a9      	beq.n	8003146 <__sflush_r+0x1a>
 80031f2:	0793      	lsls	r3, r2, #30
 80031f4:	680e      	ldr	r6, [r1, #0]
 80031f6:	bf08      	it	eq
 80031f8:	694b      	ldreq	r3, [r1, #20]
 80031fa:	600f      	str	r7, [r1, #0]
 80031fc:	bf18      	it	ne
 80031fe:	2300      	movne	r3, #0
 8003200:	eba6 0807 	sub.w	r8, r6, r7
 8003204:	608b      	str	r3, [r1, #8]
 8003206:	f1b8 0f00 	cmp.w	r8, #0
 800320a:	dd9c      	ble.n	8003146 <__sflush_r+0x1a>
 800320c:	6a21      	ldr	r1, [r4, #32]
 800320e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003210:	4643      	mov	r3, r8
 8003212:	463a      	mov	r2, r7
 8003214:	4628      	mov	r0, r5
 8003216:	47b0      	blx	r6
 8003218:	2800      	cmp	r0, #0
 800321a:	dc06      	bgt.n	800322a <__sflush_r+0xfe>
 800321c:	89a3      	ldrh	r3, [r4, #12]
 800321e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003222:	81a3      	strh	r3, [r4, #12]
 8003224:	f04f 30ff 	mov.w	r0, #4294967295
 8003228:	e78e      	b.n	8003148 <__sflush_r+0x1c>
 800322a:	4407      	add	r7, r0
 800322c:	eba8 0800 	sub.w	r8, r8, r0
 8003230:	e7e9      	b.n	8003206 <__sflush_r+0xda>
 8003232:	bf00      	nop
 8003234:	20400001 	.word	0x20400001

08003238 <_fflush_r>:
 8003238:	b538      	push	{r3, r4, r5, lr}
 800323a:	690b      	ldr	r3, [r1, #16]
 800323c:	4605      	mov	r5, r0
 800323e:	460c      	mov	r4, r1
 8003240:	b913      	cbnz	r3, 8003248 <_fflush_r+0x10>
 8003242:	2500      	movs	r5, #0
 8003244:	4628      	mov	r0, r5
 8003246:	bd38      	pop	{r3, r4, r5, pc}
 8003248:	b118      	cbz	r0, 8003252 <_fflush_r+0x1a>
 800324a:	6983      	ldr	r3, [r0, #24]
 800324c:	b90b      	cbnz	r3, 8003252 <_fflush_r+0x1a>
 800324e:	f000 f887 	bl	8003360 <__sinit>
 8003252:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <_fflush_r+0x6c>)
 8003254:	429c      	cmp	r4, r3
 8003256:	d11b      	bne.n	8003290 <_fflush_r+0x58>
 8003258:	686c      	ldr	r4, [r5, #4]
 800325a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d0ef      	beq.n	8003242 <_fflush_r+0xa>
 8003262:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003264:	07d0      	lsls	r0, r2, #31
 8003266:	d404      	bmi.n	8003272 <_fflush_r+0x3a>
 8003268:	0599      	lsls	r1, r3, #22
 800326a:	d402      	bmi.n	8003272 <_fflush_r+0x3a>
 800326c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800326e:	f000 f915 	bl	800349c <__retarget_lock_acquire_recursive>
 8003272:	4628      	mov	r0, r5
 8003274:	4621      	mov	r1, r4
 8003276:	f7ff ff59 	bl	800312c <__sflush_r>
 800327a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800327c:	07da      	lsls	r2, r3, #31
 800327e:	4605      	mov	r5, r0
 8003280:	d4e0      	bmi.n	8003244 <_fflush_r+0xc>
 8003282:	89a3      	ldrh	r3, [r4, #12]
 8003284:	059b      	lsls	r3, r3, #22
 8003286:	d4dd      	bmi.n	8003244 <_fflush_r+0xc>
 8003288:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800328a:	f000 f908 	bl	800349e <__retarget_lock_release_recursive>
 800328e:	e7d9      	b.n	8003244 <_fflush_r+0xc>
 8003290:	4b05      	ldr	r3, [pc, #20]	; (80032a8 <_fflush_r+0x70>)
 8003292:	429c      	cmp	r4, r3
 8003294:	d101      	bne.n	800329a <_fflush_r+0x62>
 8003296:	68ac      	ldr	r4, [r5, #8]
 8003298:	e7df      	b.n	800325a <_fflush_r+0x22>
 800329a:	4b04      	ldr	r3, [pc, #16]	; (80032ac <_fflush_r+0x74>)
 800329c:	429c      	cmp	r4, r3
 800329e:	bf08      	it	eq
 80032a0:	68ec      	ldreq	r4, [r5, #12]
 80032a2:	e7da      	b.n	800325a <_fflush_r+0x22>
 80032a4:	08003f04 	.word	0x08003f04
 80032a8:	08003f24 	.word	0x08003f24
 80032ac:	08003ee4 	.word	0x08003ee4

080032b0 <std>:
 80032b0:	2300      	movs	r3, #0
 80032b2:	b510      	push	{r4, lr}
 80032b4:	4604      	mov	r4, r0
 80032b6:	e9c0 3300 	strd	r3, r3, [r0]
 80032ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032be:	6083      	str	r3, [r0, #8]
 80032c0:	8181      	strh	r1, [r0, #12]
 80032c2:	6643      	str	r3, [r0, #100]	; 0x64
 80032c4:	81c2      	strh	r2, [r0, #14]
 80032c6:	6183      	str	r3, [r0, #24]
 80032c8:	4619      	mov	r1, r3
 80032ca:	2208      	movs	r2, #8
 80032cc:	305c      	adds	r0, #92	; 0x5c
 80032ce:	f7ff fdd7 	bl	8002e80 <memset>
 80032d2:	4b05      	ldr	r3, [pc, #20]	; (80032e8 <std+0x38>)
 80032d4:	6263      	str	r3, [r4, #36]	; 0x24
 80032d6:	4b05      	ldr	r3, [pc, #20]	; (80032ec <std+0x3c>)
 80032d8:	62a3      	str	r3, [r4, #40]	; 0x28
 80032da:	4b05      	ldr	r3, [pc, #20]	; (80032f0 <std+0x40>)
 80032dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80032de:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <std+0x44>)
 80032e0:	6224      	str	r4, [r4, #32]
 80032e2:	6323      	str	r3, [r4, #48]	; 0x30
 80032e4:	bd10      	pop	{r4, pc}
 80032e6:	bf00      	nop
 80032e8:	08003cb9 	.word	0x08003cb9
 80032ec:	08003cdb 	.word	0x08003cdb
 80032f0:	08003d13 	.word	0x08003d13
 80032f4:	08003d37 	.word	0x08003d37

080032f8 <_cleanup_r>:
 80032f8:	4901      	ldr	r1, [pc, #4]	; (8003300 <_cleanup_r+0x8>)
 80032fa:	f000 b8af 	b.w	800345c <_fwalk_reent>
 80032fe:	bf00      	nop
 8003300:	08003239 	.word	0x08003239

08003304 <__sfmoreglue>:
 8003304:	b570      	push	{r4, r5, r6, lr}
 8003306:	1e4a      	subs	r2, r1, #1
 8003308:	2568      	movs	r5, #104	; 0x68
 800330a:	4355      	muls	r5, r2
 800330c:	460e      	mov	r6, r1
 800330e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003312:	f000 f979 	bl	8003608 <_malloc_r>
 8003316:	4604      	mov	r4, r0
 8003318:	b140      	cbz	r0, 800332c <__sfmoreglue+0x28>
 800331a:	2100      	movs	r1, #0
 800331c:	e9c0 1600 	strd	r1, r6, [r0]
 8003320:	300c      	adds	r0, #12
 8003322:	60a0      	str	r0, [r4, #8]
 8003324:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003328:	f7ff fdaa 	bl	8002e80 <memset>
 800332c:	4620      	mov	r0, r4
 800332e:	bd70      	pop	{r4, r5, r6, pc}

08003330 <__sfp_lock_acquire>:
 8003330:	4801      	ldr	r0, [pc, #4]	; (8003338 <__sfp_lock_acquire+0x8>)
 8003332:	f000 b8b3 	b.w	800349c <__retarget_lock_acquire_recursive>
 8003336:	bf00      	nop
 8003338:	2000019c 	.word	0x2000019c

0800333c <__sfp_lock_release>:
 800333c:	4801      	ldr	r0, [pc, #4]	; (8003344 <__sfp_lock_release+0x8>)
 800333e:	f000 b8ae 	b.w	800349e <__retarget_lock_release_recursive>
 8003342:	bf00      	nop
 8003344:	2000019c 	.word	0x2000019c

08003348 <__sinit_lock_acquire>:
 8003348:	4801      	ldr	r0, [pc, #4]	; (8003350 <__sinit_lock_acquire+0x8>)
 800334a:	f000 b8a7 	b.w	800349c <__retarget_lock_acquire_recursive>
 800334e:	bf00      	nop
 8003350:	20000197 	.word	0x20000197

08003354 <__sinit_lock_release>:
 8003354:	4801      	ldr	r0, [pc, #4]	; (800335c <__sinit_lock_release+0x8>)
 8003356:	f000 b8a2 	b.w	800349e <__retarget_lock_release_recursive>
 800335a:	bf00      	nop
 800335c:	20000197 	.word	0x20000197

08003360 <__sinit>:
 8003360:	b510      	push	{r4, lr}
 8003362:	4604      	mov	r4, r0
 8003364:	f7ff fff0 	bl	8003348 <__sinit_lock_acquire>
 8003368:	69a3      	ldr	r3, [r4, #24]
 800336a:	b11b      	cbz	r3, 8003374 <__sinit+0x14>
 800336c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003370:	f7ff bff0 	b.w	8003354 <__sinit_lock_release>
 8003374:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003378:	6523      	str	r3, [r4, #80]	; 0x50
 800337a:	4b13      	ldr	r3, [pc, #76]	; (80033c8 <__sinit+0x68>)
 800337c:	4a13      	ldr	r2, [pc, #76]	; (80033cc <__sinit+0x6c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	62a2      	str	r2, [r4, #40]	; 0x28
 8003382:	42a3      	cmp	r3, r4
 8003384:	bf04      	itt	eq
 8003386:	2301      	moveq	r3, #1
 8003388:	61a3      	streq	r3, [r4, #24]
 800338a:	4620      	mov	r0, r4
 800338c:	f000 f820 	bl	80033d0 <__sfp>
 8003390:	6060      	str	r0, [r4, #4]
 8003392:	4620      	mov	r0, r4
 8003394:	f000 f81c 	bl	80033d0 <__sfp>
 8003398:	60a0      	str	r0, [r4, #8]
 800339a:	4620      	mov	r0, r4
 800339c:	f000 f818 	bl	80033d0 <__sfp>
 80033a0:	2200      	movs	r2, #0
 80033a2:	60e0      	str	r0, [r4, #12]
 80033a4:	2104      	movs	r1, #4
 80033a6:	6860      	ldr	r0, [r4, #4]
 80033a8:	f7ff ff82 	bl	80032b0 <std>
 80033ac:	68a0      	ldr	r0, [r4, #8]
 80033ae:	2201      	movs	r2, #1
 80033b0:	2109      	movs	r1, #9
 80033b2:	f7ff ff7d 	bl	80032b0 <std>
 80033b6:	68e0      	ldr	r0, [r4, #12]
 80033b8:	2202      	movs	r2, #2
 80033ba:	2112      	movs	r1, #18
 80033bc:	f7ff ff78 	bl	80032b0 <std>
 80033c0:	2301      	movs	r3, #1
 80033c2:	61a3      	str	r3, [r4, #24]
 80033c4:	e7d2      	b.n	800336c <__sinit+0xc>
 80033c6:	bf00      	nop
 80033c8:	08003ee0 	.word	0x08003ee0
 80033cc:	080032f9 	.word	0x080032f9

080033d0 <__sfp>:
 80033d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d2:	4607      	mov	r7, r0
 80033d4:	f7ff ffac 	bl	8003330 <__sfp_lock_acquire>
 80033d8:	4b1e      	ldr	r3, [pc, #120]	; (8003454 <__sfp+0x84>)
 80033da:	681e      	ldr	r6, [r3, #0]
 80033dc:	69b3      	ldr	r3, [r6, #24]
 80033de:	b913      	cbnz	r3, 80033e6 <__sfp+0x16>
 80033e0:	4630      	mov	r0, r6
 80033e2:	f7ff ffbd 	bl	8003360 <__sinit>
 80033e6:	3648      	adds	r6, #72	; 0x48
 80033e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80033ec:	3b01      	subs	r3, #1
 80033ee:	d503      	bpl.n	80033f8 <__sfp+0x28>
 80033f0:	6833      	ldr	r3, [r6, #0]
 80033f2:	b30b      	cbz	r3, 8003438 <__sfp+0x68>
 80033f4:	6836      	ldr	r6, [r6, #0]
 80033f6:	e7f7      	b.n	80033e8 <__sfp+0x18>
 80033f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80033fc:	b9d5      	cbnz	r5, 8003434 <__sfp+0x64>
 80033fe:	4b16      	ldr	r3, [pc, #88]	; (8003458 <__sfp+0x88>)
 8003400:	60e3      	str	r3, [r4, #12]
 8003402:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003406:	6665      	str	r5, [r4, #100]	; 0x64
 8003408:	f000 f847 	bl	800349a <__retarget_lock_init_recursive>
 800340c:	f7ff ff96 	bl	800333c <__sfp_lock_release>
 8003410:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003414:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003418:	6025      	str	r5, [r4, #0]
 800341a:	61a5      	str	r5, [r4, #24]
 800341c:	2208      	movs	r2, #8
 800341e:	4629      	mov	r1, r5
 8003420:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003424:	f7ff fd2c 	bl	8002e80 <memset>
 8003428:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800342c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003430:	4620      	mov	r0, r4
 8003432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003434:	3468      	adds	r4, #104	; 0x68
 8003436:	e7d9      	b.n	80033ec <__sfp+0x1c>
 8003438:	2104      	movs	r1, #4
 800343a:	4638      	mov	r0, r7
 800343c:	f7ff ff62 	bl	8003304 <__sfmoreglue>
 8003440:	4604      	mov	r4, r0
 8003442:	6030      	str	r0, [r6, #0]
 8003444:	2800      	cmp	r0, #0
 8003446:	d1d5      	bne.n	80033f4 <__sfp+0x24>
 8003448:	f7ff ff78 	bl	800333c <__sfp_lock_release>
 800344c:	230c      	movs	r3, #12
 800344e:	603b      	str	r3, [r7, #0]
 8003450:	e7ee      	b.n	8003430 <__sfp+0x60>
 8003452:	bf00      	nop
 8003454:	08003ee0 	.word	0x08003ee0
 8003458:	ffff0001 	.word	0xffff0001

0800345c <_fwalk_reent>:
 800345c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003460:	4606      	mov	r6, r0
 8003462:	4688      	mov	r8, r1
 8003464:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003468:	2700      	movs	r7, #0
 800346a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800346e:	f1b9 0901 	subs.w	r9, r9, #1
 8003472:	d505      	bpl.n	8003480 <_fwalk_reent+0x24>
 8003474:	6824      	ldr	r4, [r4, #0]
 8003476:	2c00      	cmp	r4, #0
 8003478:	d1f7      	bne.n	800346a <_fwalk_reent+0xe>
 800347a:	4638      	mov	r0, r7
 800347c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003480:	89ab      	ldrh	r3, [r5, #12]
 8003482:	2b01      	cmp	r3, #1
 8003484:	d907      	bls.n	8003496 <_fwalk_reent+0x3a>
 8003486:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800348a:	3301      	adds	r3, #1
 800348c:	d003      	beq.n	8003496 <_fwalk_reent+0x3a>
 800348e:	4629      	mov	r1, r5
 8003490:	4630      	mov	r0, r6
 8003492:	47c0      	blx	r8
 8003494:	4307      	orrs	r7, r0
 8003496:	3568      	adds	r5, #104	; 0x68
 8003498:	e7e9      	b.n	800346e <_fwalk_reent+0x12>

0800349a <__retarget_lock_init_recursive>:
 800349a:	4770      	bx	lr

0800349c <__retarget_lock_acquire_recursive>:
 800349c:	4770      	bx	lr

0800349e <__retarget_lock_release_recursive>:
 800349e:	4770      	bx	lr

080034a0 <__swhatbuf_r>:
 80034a0:	b570      	push	{r4, r5, r6, lr}
 80034a2:	460e      	mov	r6, r1
 80034a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034a8:	2900      	cmp	r1, #0
 80034aa:	b096      	sub	sp, #88	; 0x58
 80034ac:	4614      	mov	r4, r2
 80034ae:	461d      	mov	r5, r3
 80034b0:	da07      	bge.n	80034c2 <__swhatbuf_r+0x22>
 80034b2:	2300      	movs	r3, #0
 80034b4:	602b      	str	r3, [r5, #0]
 80034b6:	89b3      	ldrh	r3, [r6, #12]
 80034b8:	061a      	lsls	r2, r3, #24
 80034ba:	d410      	bmi.n	80034de <__swhatbuf_r+0x3e>
 80034bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034c0:	e00e      	b.n	80034e0 <__swhatbuf_r+0x40>
 80034c2:	466a      	mov	r2, sp
 80034c4:	f000 fc5e 	bl	8003d84 <_fstat_r>
 80034c8:	2800      	cmp	r0, #0
 80034ca:	dbf2      	blt.n	80034b2 <__swhatbuf_r+0x12>
 80034cc:	9a01      	ldr	r2, [sp, #4]
 80034ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80034d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80034d6:	425a      	negs	r2, r3
 80034d8:	415a      	adcs	r2, r3
 80034da:	602a      	str	r2, [r5, #0]
 80034dc:	e7ee      	b.n	80034bc <__swhatbuf_r+0x1c>
 80034de:	2340      	movs	r3, #64	; 0x40
 80034e0:	2000      	movs	r0, #0
 80034e2:	6023      	str	r3, [r4, #0]
 80034e4:	b016      	add	sp, #88	; 0x58
 80034e6:	bd70      	pop	{r4, r5, r6, pc}

080034e8 <__smakebuf_r>:
 80034e8:	898b      	ldrh	r3, [r1, #12]
 80034ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80034ec:	079d      	lsls	r5, r3, #30
 80034ee:	4606      	mov	r6, r0
 80034f0:	460c      	mov	r4, r1
 80034f2:	d507      	bpl.n	8003504 <__smakebuf_r+0x1c>
 80034f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80034f8:	6023      	str	r3, [r4, #0]
 80034fa:	6123      	str	r3, [r4, #16]
 80034fc:	2301      	movs	r3, #1
 80034fe:	6163      	str	r3, [r4, #20]
 8003500:	b002      	add	sp, #8
 8003502:	bd70      	pop	{r4, r5, r6, pc}
 8003504:	ab01      	add	r3, sp, #4
 8003506:	466a      	mov	r2, sp
 8003508:	f7ff ffca 	bl	80034a0 <__swhatbuf_r>
 800350c:	9900      	ldr	r1, [sp, #0]
 800350e:	4605      	mov	r5, r0
 8003510:	4630      	mov	r0, r6
 8003512:	f000 f879 	bl	8003608 <_malloc_r>
 8003516:	b948      	cbnz	r0, 800352c <__smakebuf_r+0x44>
 8003518:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800351c:	059a      	lsls	r2, r3, #22
 800351e:	d4ef      	bmi.n	8003500 <__smakebuf_r+0x18>
 8003520:	f023 0303 	bic.w	r3, r3, #3
 8003524:	f043 0302 	orr.w	r3, r3, #2
 8003528:	81a3      	strh	r3, [r4, #12]
 800352a:	e7e3      	b.n	80034f4 <__smakebuf_r+0xc>
 800352c:	4b0d      	ldr	r3, [pc, #52]	; (8003564 <__smakebuf_r+0x7c>)
 800352e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003530:	89a3      	ldrh	r3, [r4, #12]
 8003532:	6020      	str	r0, [r4, #0]
 8003534:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003538:	81a3      	strh	r3, [r4, #12]
 800353a:	9b00      	ldr	r3, [sp, #0]
 800353c:	6163      	str	r3, [r4, #20]
 800353e:	9b01      	ldr	r3, [sp, #4]
 8003540:	6120      	str	r0, [r4, #16]
 8003542:	b15b      	cbz	r3, 800355c <__smakebuf_r+0x74>
 8003544:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003548:	4630      	mov	r0, r6
 800354a:	f000 fc2d 	bl	8003da8 <_isatty_r>
 800354e:	b128      	cbz	r0, 800355c <__smakebuf_r+0x74>
 8003550:	89a3      	ldrh	r3, [r4, #12]
 8003552:	f023 0303 	bic.w	r3, r3, #3
 8003556:	f043 0301 	orr.w	r3, r3, #1
 800355a:	81a3      	strh	r3, [r4, #12]
 800355c:	89a0      	ldrh	r0, [r4, #12]
 800355e:	4305      	orrs	r5, r0
 8003560:	81a5      	strh	r5, [r4, #12]
 8003562:	e7cd      	b.n	8003500 <__smakebuf_r+0x18>
 8003564:	080032f9 	.word	0x080032f9

08003568 <_free_r>:
 8003568:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800356a:	2900      	cmp	r1, #0
 800356c:	d048      	beq.n	8003600 <_free_r+0x98>
 800356e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003572:	9001      	str	r0, [sp, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	f1a1 0404 	sub.w	r4, r1, #4
 800357a:	bfb8      	it	lt
 800357c:	18e4      	addlt	r4, r4, r3
 800357e:	f000 fc35 	bl	8003dec <__malloc_lock>
 8003582:	4a20      	ldr	r2, [pc, #128]	; (8003604 <_free_r+0x9c>)
 8003584:	9801      	ldr	r0, [sp, #4]
 8003586:	6813      	ldr	r3, [r2, #0]
 8003588:	4615      	mov	r5, r2
 800358a:	b933      	cbnz	r3, 800359a <_free_r+0x32>
 800358c:	6063      	str	r3, [r4, #4]
 800358e:	6014      	str	r4, [r2, #0]
 8003590:	b003      	add	sp, #12
 8003592:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003596:	f000 bc2f 	b.w	8003df8 <__malloc_unlock>
 800359a:	42a3      	cmp	r3, r4
 800359c:	d90b      	bls.n	80035b6 <_free_r+0x4e>
 800359e:	6821      	ldr	r1, [r4, #0]
 80035a0:	1862      	adds	r2, r4, r1
 80035a2:	4293      	cmp	r3, r2
 80035a4:	bf04      	itt	eq
 80035a6:	681a      	ldreq	r2, [r3, #0]
 80035a8:	685b      	ldreq	r3, [r3, #4]
 80035aa:	6063      	str	r3, [r4, #4]
 80035ac:	bf04      	itt	eq
 80035ae:	1852      	addeq	r2, r2, r1
 80035b0:	6022      	streq	r2, [r4, #0]
 80035b2:	602c      	str	r4, [r5, #0]
 80035b4:	e7ec      	b.n	8003590 <_free_r+0x28>
 80035b6:	461a      	mov	r2, r3
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	b10b      	cbz	r3, 80035c0 <_free_r+0x58>
 80035bc:	42a3      	cmp	r3, r4
 80035be:	d9fa      	bls.n	80035b6 <_free_r+0x4e>
 80035c0:	6811      	ldr	r1, [r2, #0]
 80035c2:	1855      	adds	r5, r2, r1
 80035c4:	42a5      	cmp	r5, r4
 80035c6:	d10b      	bne.n	80035e0 <_free_r+0x78>
 80035c8:	6824      	ldr	r4, [r4, #0]
 80035ca:	4421      	add	r1, r4
 80035cc:	1854      	adds	r4, r2, r1
 80035ce:	42a3      	cmp	r3, r4
 80035d0:	6011      	str	r1, [r2, #0]
 80035d2:	d1dd      	bne.n	8003590 <_free_r+0x28>
 80035d4:	681c      	ldr	r4, [r3, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	6053      	str	r3, [r2, #4]
 80035da:	4421      	add	r1, r4
 80035dc:	6011      	str	r1, [r2, #0]
 80035de:	e7d7      	b.n	8003590 <_free_r+0x28>
 80035e0:	d902      	bls.n	80035e8 <_free_r+0x80>
 80035e2:	230c      	movs	r3, #12
 80035e4:	6003      	str	r3, [r0, #0]
 80035e6:	e7d3      	b.n	8003590 <_free_r+0x28>
 80035e8:	6825      	ldr	r5, [r4, #0]
 80035ea:	1961      	adds	r1, r4, r5
 80035ec:	428b      	cmp	r3, r1
 80035ee:	bf04      	itt	eq
 80035f0:	6819      	ldreq	r1, [r3, #0]
 80035f2:	685b      	ldreq	r3, [r3, #4]
 80035f4:	6063      	str	r3, [r4, #4]
 80035f6:	bf04      	itt	eq
 80035f8:	1949      	addeq	r1, r1, r5
 80035fa:	6021      	streq	r1, [r4, #0]
 80035fc:	6054      	str	r4, [r2, #4]
 80035fe:	e7c7      	b.n	8003590 <_free_r+0x28>
 8003600:	b003      	add	sp, #12
 8003602:	bd30      	pop	{r4, r5, pc}
 8003604:	20000090 	.word	0x20000090

08003608 <_malloc_r>:
 8003608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800360a:	1ccd      	adds	r5, r1, #3
 800360c:	f025 0503 	bic.w	r5, r5, #3
 8003610:	3508      	adds	r5, #8
 8003612:	2d0c      	cmp	r5, #12
 8003614:	bf38      	it	cc
 8003616:	250c      	movcc	r5, #12
 8003618:	2d00      	cmp	r5, #0
 800361a:	4606      	mov	r6, r0
 800361c:	db01      	blt.n	8003622 <_malloc_r+0x1a>
 800361e:	42a9      	cmp	r1, r5
 8003620:	d903      	bls.n	800362a <_malloc_r+0x22>
 8003622:	230c      	movs	r3, #12
 8003624:	6033      	str	r3, [r6, #0]
 8003626:	2000      	movs	r0, #0
 8003628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800362a:	f000 fbdf 	bl	8003dec <__malloc_lock>
 800362e:	4921      	ldr	r1, [pc, #132]	; (80036b4 <_malloc_r+0xac>)
 8003630:	680a      	ldr	r2, [r1, #0]
 8003632:	4614      	mov	r4, r2
 8003634:	b99c      	cbnz	r4, 800365e <_malloc_r+0x56>
 8003636:	4f20      	ldr	r7, [pc, #128]	; (80036b8 <_malloc_r+0xb0>)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	b923      	cbnz	r3, 8003646 <_malloc_r+0x3e>
 800363c:	4621      	mov	r1, r4
 800363e:	4630      	mov	r0, r6
 8003640:	f000 fb2a 	bl	8003c98 <_sbrk_r>
 8003644:	6038      	str	r0, [r7, #0]
 8003646:	4629      	mov	r1, r5
 8003648:	4630      	mov	r0, r6
 800364a:	f000 fb25 	bl	8003c98 <_sbrk_r>
 800364e:	1c43      	adds	r3, r0, #1
 8003650:	d123      	bne.n	800369a <_malloc_r+0x92>
 8003652:	230c      	movs	r3, #12
 8003654:	6033      	str	r3, [r6, #0]
 8003656:	4630      	mov	r0, r6
 8003658:	f000 fbce 	bl	8003df8 <__malloc_unlock>
 800365c:	e7e3      	b.n	8003626 <_malloc_r+0x1e>
 800365e:	6823      	ldr	r3, [r4, #0]
 8003660:	1b5b      	subs	r3, r3, r5
 8003662:	d417      	bmi.n	8003694 <_malloc_r+0x8c>
 8003664:	2b0b      	cmp	r3, #11
 8003666:	d903      	bls.n	8003670 <_malloc_r+0x68>
 8003668:	6023      	str	r3, [r4, #0]
 800366a:	441c      	add	r4, r3
 800366c:	6025      	str	r5, [r4, #0]
 800366e:	e004      	b.n	800367a <_malloc_r+0x72>
 8003670:	6863      	ldr	r3, [r4, #4]
 8003672:	42a2      	cmp	r2, r4
 8003674:	bf0c      	ite	eq
 8003676:	600b      	streq	r3, [r1, #0]
 8003678:	6053      	strne	r3, [r2, #4]
 800367a:	4630      	mov	r0, r6
 800367c:	f000 fbbc 	bl	8003df8 <__malloc_unlock>
 8003680:	f104 000b 	add.w	r0, r4, #11
 8003684:	1d23      	adds	r3, r4, #4
 8003686:	f020 0007 	bic.w	r0, r0, #7
 800368a:	1ac2      	subs	r2, r0, r3
 800368c:	d0cc      	beq.n	8003628 <_malloc_r+0x20>
 800368e:	1a1b      	subs	r3, r3, r0
 8003690:	50a3      	str	r3, [r4, r2]
 8003692:	e7c9      	b.n	8003628 <_malloc_r+0x20>
 8003694:	4622      	mov	r2, r4
 8003696:	6864      	ldr	r4, [r4, #4]
 8003698:	e7cc      	b.n	8003634 <_malloc_r+0x2c>
 800369a:	1cc4      	adds	r4, r0, #3
 800369c:	f024 0403 	bic.w	r4, r4, #3
 80036a0:	42a0      	cmp	r0, r4
 80036a2:	d0e3      	beq.n	800366c <_malloc_r+0x64>
 80036a4:	1a21      	subs	r1, r4, r0
 80036a6:	4630      	mov	r0, r6
 80036a8:	f000 faf6 	bl	8003c98 <_sbrk_r>
 80036ac:	3001      	adds	r0, #1
 80036ae:	d1dd      	bne.n	800366c <_malloc_r+0x64>
 80036b0:	e7cf      	b.n	8003652 <_malloc_r+0x4a>
 80036b2:	bf00      	nop
 80036b4:	20000090 	.word	0x20000090
 80036b8:	20000094 	.word	0x20000094

080036bc <__sfputc_r>:
 80036bc:	6893      	ldr	r3, [r2, #8]
 80036be:	3b01      	subs	r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	b410      	push	{r4}
 80036c4:	6093      	str	r3, [r2, #8]
 80036c6:	da08      	bge.n	80036da <__sfputc_r+0x1e>
 80036c8:	6994      	ldr	r4, [r2, #24]
 80036ca:	42a3      	cmp	r3, r4
 80036cc:	db01      	blt.n	80036d2 <__sfputc_r+0x16>
 80036ce:	290a      	cmp	r1, #10
 80036d0:	d103      	bne.n	80036da <__sfputc_r+0x1e>
 80036d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036d6:	f7ff bc69 	b.w	8002fac <__swbuf_r>
 80036da:	6813      	ldr	r3, [r2, #0]
 80036dc:	1c58      	adds	r0, r3, #1
 80036de:	6010      	str	r0, [r2, #0]
 80036e0:	7019      	strb	r1, [r3, #0]
 80036e2:	4608      	mov	r0, r1
 80036e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <__sfputs_r>:
 80036ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ec:	4606      	mov	r6, r0
 80036ee:	460f      	mov	r7, r1
 80036f0:	4614      	mov	r4, r2
 80036f2:	18d5      	adds	r5, r2, r3
 80036f4:	42ac      	cmp	r4, r5
 80036f6:	d101      	bne.n	80036fc <__sfputs_r+0x12>
 80036f8:	2000      	movs	r0, #0
 80036fa:	e007      	b.n	800370c <__sfputs_r+0x22>
 80036fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003700:	463a      	mov	r2, r7
 8003702:	4630      	mov	r0, r6
 8003704:	f7ff ffda 	bl	80036bc <__sfputc_r>
 8003708:	1c43      	adds	r3, r0, #1
 800370a:	d1f3      	bne.n	80036f4 <__sfputs_r+0xa>
 800370c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003710 <_vfiprintf_r>:
 8003710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003714:	460d      	mov	r5, r1
 8003716:	b09d      	sub	sp, #116	; 0x74
 8003718:	4614      	mov	r4, r2
 800371a:	4698      	mov	r8, r3
 800371c:	4606      	mov	r6, r0
 800371e:	b118      	cbz	r0, 8003728 <_vfiprintf_r+0x18>
 8003720:	6983      	ldr	r3, [r0, #24]
 8003722:	b90b      	cbnz	r3, 8003728 <_vfiprintf_r+0x18>
 8003724:	f7ff fe1c 	bl	8003360 <__sinit>
 8003728:	4b89      	ldr	r3, [pc, #548]	; (8003950 <_vfiprintf_r+0x240>)
 800372a:	429d      	cmp	r5, r3
 800372c:	d11b      	bne.n	8003766 <_vfiprintf_r+0x56>
 800372e:	6875      	ldr	r5, [r6, #4]
 8003730:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003732:	07d9      	lsls	r1, r3, #31
 8003734:	d405      	bmi.n	8003742 <_vfiprintf_r+0x32>
 8003736:	89ab      	ldrh	r3, [r5, #12]
 8003738:	059a      	lsls	r2, r3, #22
 800373a:	d402      	bmi.n	8003742 <_vfiprintf_r+0x32>
 800373c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800373e:	f7ff fead 	bl	800349c <__retarget_lock_acquire_recursive>
 8003742:	89ab      	ldrh	r3, [r5, #12]
 8003744:	071b      	lsls	r3, r3, #28
 8003746:	d501      	bpl.n	800374c <_vfiprintf_r+0x3c>
 8003748:	692b      	ldr	r3, [r5, #16]
 800374a:	b9eb      	cbnz	r3, 8003788 <_vfiprintf_r+0x78>
 800374c:	4629      	mov	r1, r5
 800374e:	4630      	mov	r0, r6
 8003750:	f7ff fc7e 	bl	8003050 <__swsetup_r>
 8003754:	b1c0      	cbz	r0, 8003788 <_vfiprintf_r+0x78>
 8003756:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003758:	07dc      	lsls	r4, r3, #31
 800375a:	d50e      	bpl.n	800377a <_vfiprintf_r+0x6a>
 800375c:	f04f 30ff 	mov.w	r0, #4294967295
 8003760:	b01d      	add	sp, #116	; 0x74
 8003762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003766:	4b7b      	ldr	r3, [pc, #492]	; (8003954 <_vfiprintf_r+0x244>)
 8003768:	429d      	cmp	r5, r3
 800376a:	d101      	bne.n	8003770 <_vfiprintf_r+0x60>
 800376c:	68b5      	ldr	r5, [r6, #8]
 800376e:	e7df      	b.n	8003730 <_vfiprintf_r+0x20>
 8003770:	4b79      	ldr	r3, [pc, #484]	; (8003958 <_vfiprintf_r+0x248>)
 8003772:	429d      	cmp	r5, r3
 8003774:	bf08      	it	eq
 8003776:	68f5      	ldreq	r5, [r6, #12]
 8003778:	e7da      	b.n	8003730 <_vfiprintf_r+0x20>
 800377a:	89ab      	ldrh	r3, [r5, #12]
 800377c:	0598      	lsls	r0, r3, #22
 800377e:	d4ed      	bmi.n	800375c <_vfiprintf_r+0x4c>
 8003780:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003782:	f7ff fe8c 	bl	800349e <__retarget_lock_release_recursive>
 8003786:	e7e9      	b.n	800375c <_vfiprintf_r+0x4c>
 8003788:	2300      	movs	r3, #0
 800378a:	9309      	str	r3, [sp, #36]	; 0x24
 800378c:	2320      	movs	r3, #32
 800378e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003792:	f8cd 800c 	str.w	r8, [sp, #12]
 8003796:	2330      	movs	r3, #48	; 0x30
 8003798:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800395c <_vfiprintf_r+0x24c>
 800379c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80037a0:	f04f 0901 	mov.w	r9, #1
 80037a4:	4623      	mov	r3, r4
 80037a6:	469a      	mov	sl, r3
 80037a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037ac:	b10a      	cbz	r2, 80037b2 <_vfiprintf_r+0xa2>
 80037ae:	2a25      	cmp	r2, #37	; 0x25
 80037b0:	d1f9      	bne.n	80037a6 <_vfiprintf_r+0x96>
 80037b2:	ebba 0b04 	subs.w	fp, sl, r4
 80037b6:	d00b      	beq.n	80037d0 <_vfiprintf_r+0xc0>
 80037b8:	465b      	mov	r3, fp
 80037ba:	4622      	mov	r2, r4
 80037bc:	4629      	mov	r1, r5
 80037be:	4630      	mov	r0, r6
 80037c0:	f7ff ff93 	bl	80036ea <__sfputs_r>
 80037c4:	3001      	adds	r0, #1
 80037c6:	f000 80aa 	beq.w	800391e <_vfiprintf_r+0x20e>
 80037ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80037cc:	445a      	add	r2, fp
 80037ce:	9209      	str	r2, [sp, #36]	; 0x24
 80037d0:	f89a 3000 	ldrb.w	r3, [sl]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f000 80a2 	beq.w	800391e <_vfiprintf_r+0x20e>
 80037da:	2300      	movs	r3, #0
 80037dc:	f04f 32ff 	mov.w	r2, #4294967295
 80037e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037e4:	f10a 0a01 	add.w	sl, sl, #1
 80037e8:	9304      	str	r3, [sp, #16]
 80037ea:	9307      	str	r3, [sp, #28]
 80037ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80037f0:	931a      	str	r3, [sp, #104]	; 0x68
 80037f2:	4654      	mov	r4, sl
 80037f4:	2205      	movs	r2, #5
 80037f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037fa:	4858      	ldr	r0, [pc, #352]	; (800395c <_vfiprintf_r+0x24c>)
 80037fc:	f7fc fd20 	bl	8000240 <memchr>
 8003800:	9a04      	ldr	r2, [sp, #16]
 8003802:	b9d8      	cbnz	r0, 800383c <_vfiprintf_r+0x12c>
 8003804:	06d1      	lsls	r1, r2, #27
 8003806:	bf44      	itt	mi
 8003808:	2320      	movmi	r3, #32
 800380a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800380e:	0713      	lsls	r3, r2, #28
 8003810:	bf44      	itt	mi
 8003812:	232b      	movmi	r3, #43	; 0x2b
 8003814:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003818:	f89a 3000 	ldrb.w	r3, [sl]
 800381c:	2b2a      	cmp	r3, #42	; 0x2a
 800381e:	d015      	beq.n	800384c <_vfiprintf_r+0x13c>
 8003820:	9a07      	ldr	r2, [sp, #28]
 8003822:	4654      	mov	r4, sl
 8003824:	2000      	movs	r0, #0
 8003826:	f04f 0c0a 	mov.w	ip, #10
 800382a:	4621      	mov	r1, r4
 800382c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003830:	3b30      	subs	r3, #48	; 0x30
 8003832:	2b09      	cmp	r3, #9
 8003834:	d94e      	bls.n	80038d4 <_vfiprintf_r+0x1c4>
 8003836:	b1b0      	cbz	r0, 8003866 <_vfiprintf_r+0x156>
 8003838:	9207      	str	r2, [sp, #28]
 800383a:	e014      	b.n	8003866 <_vfiprintf_r+0x156>
 800383c:	eba0 0308 	sub.w	r3, r0, r8
 8003840:	fa09 f303 	lsl.w	r3, r9, r3
 8003844:	4313      	orrs	r3, r2
 8003846:	9304      	str	r3, [sp, #16]
 8003848:	46a2      	mov	sl, r4
 800384a:	e7d2      	b.n	80037f2 <_vfiprintf_r+0xe2>
 800384c:	9b03      	ldr	r3, [sp, #12]
 800384e:	1d19      	adds	r1, r3, #4
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	9103      	str	r1, [sp, #12]
 8003854:	2b00      	cmp	r3, #0
 8003856:	bfbb      	ittet	lt
 8003858:	425b      	neglt	r3, r3
 800385a:	f042 0202 	orrlt.w	r2, r2, #2
 800385e:	9307      	strge	r3, [sp, #28]
 8003860:	9307      	strlt	r3, [sp, #28]
 8003862:	bfb8      	it	lt
 8003864:	9204      	strlt	r2, [sp, #16]
 8003866:	7823      	ldrb	r3, [r4, #0]
 8003868:	2b2e      	cmp	r3, #46	; 0x2e
 800386a:	d10c      	bne.n	8003886 <_vfiprintf_r+0x176>
 800386c:	7863      	ldrb	r3, [r4, #1]
 800386e:	2b2a      	cmp	r3, #42	; 0x2a
 8003870:	d135      	bne.n	80038de <_vfiprintf_r+0x1ce>
 8003872:	9b03      	ldr	r3, [sp, #12]
 8003874:	1d1a      	adds	r2, r3, #4
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	9203      	str	r2, [sp, #12]
 800387a:	2b00      	cmp	r3, #0
 800387c:	bfb8      	it	lt
 800387e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003882:	3402      	adds	r4, #2
 8003884:	9305      	str	r3, [sp, #20]
 8003886:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800396c <_vfiprintf_r+0x25c>
 800388a:	7821      	ldrb	r1, [r4, #0]
 800388c:	2203      	movs	r2, #3
 800388e:	4650      	mov	r0, sl
 8003890:	f7fc fcd6 	bl	8000240 <memchr>
 8003894:	b140      	cbz	r0, 80038a8 <_vfiprintf_r+0x198>
 8003896:	2340      	movs	r3, #64	; 0x40
 8003898:	eba0 000a 	sub.w	r0, r0, sl
 800389c:	fa03 f000 	lsl.w	r0, r3, r0
 80038a0:	9b04      	ldr	r3, [sp, #16]
 80038a2:	4303      	orrs	r3, r0
 80038a4:	3401      	adds	r4, #1
 80038a6:	9304      	str	r3, [sp, #16]
 80038a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038ac:	482c      	ldr	r0, [pc, #176]	; (8003960 <_vfiprintf_r+0x250>)
 80038ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80038b2:	2206      	movs	r2, #6
 80038b4:	f7fc fcc4 	bl	8000240 <memchr>
 80038b8:	2800      	cmp	r0, #0
 80038ba:	d03f      	beq.n	800393c <_vfiprintf_r+0x22c>
 80038bc:	4b29      	ldr	r3, [pc, #164]	; (8003964 <_vfiprintf_r+0x254>)
 80038be:	bb1b      	cbnz	r3, 8003908 <_vfiprintf_r+0x1f8>
 80038c0:	9b03      	ldr	r3, [sp, #12]
 80038c2:	3307      	adds	r3, #7
 80038c4:	f023 0307 	bic.w	r3, r3, #7
 80038c8:	3308      	adds	r3, #8
 80038ca:	9303      	str	r3, [sp, #12]
 80038cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038ce:	443b      	add	r3, r7
 80038d0:	9309      	str	r3, [sp, #36]	; 0x24
 80038d2:	e767      	b.n	80037a4 <_vfiprintf_r+0x94>
 80038d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80038d8:	460c      	mov	r4, r1
 80038da:	2001      	movs	r0, #1
 80038dc:	e7a5      	b.n	800382a <_vfiprintf_r+0x11a>
 80038de:	2300      	movs	r3, #0
 80038e0:	3401      	adds	r4, #1
 80038e2:	9305      	str	r3, [sp, #20]
 80038e4:	4619      	mov	r1, r3
 80038e6:	f04f 0c0a 	mov.w	ip, #10
 80038ea:	4620      	mov	r0, r4
 80038ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038f0:	3a30      	subs	r2, #48	; 0x30
 80038f2:	2a09      	cmp	r2, #9
 80038f4:	d903      	bls.n	80038fe <_vfiprintf_r+0x1ee>
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d0c5      	beq.n	8003886 <_vfiprintf_r+0x176>
 80038fa:	9105      	str	r1, [sp, #20]
 80038fc:	e7c3      	b.n	8003886 <_vfiprintf_r+0x176>
 80038fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8003902:	4604      	mov	r4, r0
 8003904:	2301      	movs	r3, #1
 8003906:	e7f0      	b.n	80038ea <_vfiprintf_r+0x1da>
 8003908:	ab03      	add	r3, sp, #12
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	462a      	mov	r2, r5
 800390e:	4b16      	ldr	r3, [pc, #88]	; (8003968 <_vfiprintf_r+0x258>)
 8003910:	a904      	add	r1, sp, #16
 8003912:	4630      	mov	r0, r6
 8003914:	f3af 8000 	nop.w
 8003918:	4607      	mov	r7, r0
 800391a:	1c78      	adds	r0, r7, #1
 800391c:	d1d6      	bne.n	80038cc <_vfiprintf_r+0x1bc>
 800391e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003920:	07d9      	lsls	r1, r3, #31
 8003922:	d405      	bmi.n	8003930 <_vfiprintf_r+0x220>
 8003924:	89ab      	ldrh	r3, [r5, #12]
 8003926:	059a      	lsls	r2, r3, #22
 8003928:	d402      	bmi.n	8003930 <_vfiprintf_r+0x220>
 800392a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800392c:	f7ff fdb7 	bl	800349e <__retarget_lock_release_recursive>
 8003930:	89ab      	ldrh	r3, [r5, #12]
 8003932:	065b      	lsls	r3, r3, #25
 8003934:	f53f af12 	bmi.w	800375c <_vfiprintf_r+0x4c>
 8003938:	9809      	ldr	r0, [sp, #36]	; 0x24
 800393a:	e711      	b.n	8003760 <_vfiprintf_r+0x50>
 800393c:	ab03      	add	r3, sp, #12
 800393e:	9300      	str	r3, [sp, #0]
 8003940:	462a      	mov	r2, r5
 8003942:	4b09      	ldr	r3, [pc, #36]	; (8003968 <_vfiprintf_r+0x258>)
 8003944:	a904      	add	r1, sp, #16
 8003946:	4630      	mov	r0, r6
 8003948:	f000 f880 	bl	8003a4c <_printf_i>
 800394c:	e7e4      	b.n	8003918 <_vfiprintf_r+0x208>
 800394e:	bf00      	nop
 8003950:	08003f04 	.word	0x08003f04
 8003954:	08003f24 	.word	0x08003f24
 8003958:	08003ee4 	.word	0x08003ee4
 800395c:	08003f44 	.word	0x08003f44
 8003960:	08003f4e 	.word	0x08003f4e
 8003964:	00000000 	.word	0x00000000
 8003968:	080036eb 	.word	0x080036eb
 800396c:	08003f4a 	.word	0x08003f4a

08003970 <_printf_common>:
 8003970:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003974:	4616      	mov	r6, r2
 8003976:	4699      	mov	r9, r3
 8003978:	688a      	ldr	r2, [r1, #8]
 800397a:	690b      	ldr	r3, [r1, #16]
 800397c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003980:	4293      	cmp	r3, r2
 8003982:	bfb8      	it	lt
 8003984:	4613      	movlt	r3, r2
 8003986:	6033      	str	r3, [r6, #0]
 8003988:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800398c:	4607      	mov	r7, r0
 800398e:	460c      	mov	r4, r1
 8003990:	b10a      	cbz	r2, 8003996 <_printf_common+0x26>
 8003992:	3301      	adds	r3, #1
 8003994:	6033      	str	r3, [r6, #0]
 8003996:	6823      	ldr	r3, [r4, #0]
 8003998:	0699      	lsls	r1, r3, #26
 800399a:	bf42      	ittt	mi
 800399c:	6833      	ldrmi	r3, [r6, #0]
 800399e:	3302      	addmi	r3, #2
 80039a0:	6033      	strmi	r3, [r6, #0]
 80039a2:	6825      	ldr	r5, [r4, #0]
 80039a4:	f015 0506 	ands.w	r5, r5, #6
 80039a8:	d106      	bne.n	80039b8 <_printf_common+0x48>
 80039aa:	f104 0a19 	add.w	sl, r4, #25
 80039ae:	68e3      	ldr	r3, [r4, #12]
 80039b0:	6832      	ldr	r2, [r6, #0]
 80039b2:	1a9b      	subs	r3, r3, r2
 80039b4:	42ab      	cmp	r3, r5
 80039b6:	dc26      	bgt.n	8003a06 <_printf_common+0x96>
 80039b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80039bc:	1e13      	subs	r3, r2, #0
 80039be:	6822      	ldr	r2, [r4, #0]
 80039c0:	bf18      	it	ne
 80039c2:	2301      	movne	r3, #1
 80039c4:	0692      	lsls	r2, r2, #26
 80039c6:	d42b      	bmi.n	8003a20 <_printf_common+0xb0>
 80039c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039cc:	4649      	mov	r1, r9
 80039ce:	4638      	mov	r0, r7
 80039d0:	47c0      	blx	r8
 80039d2:	3001      	adds	r0, #1
 80039d4:	d01e      	beq.n	8003a14 <_printf_common+0xa4>
 80039d6:	6823      	ldr	r3, [r4, #0]
 80039d8:	68e5      	ldr	r5, [r4, #12]
 80039da:	6832      	ldr	r2, [r6, #0]
 80039dc:	f003 0306 	and.w	r3, r3, #6
 80039e0:	2b04      	cmp	r3, #4
 80039e2:	bf08      	it	eq
 80039e4:	1aad      	subeq	r5, r5, r2
 80039e6:	68a3      	ldr	r3, [r4, #8]
 80039e8:	6922      	ldr	r2, [r4, #16]
 80039ea:	bf0c      	ite	eq
 80039ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039f0:	2500      	movne	r5, #0
 80039f2:	4293      	cmp	r3, r2
 80039f4:	bfc4      	itt	gt
 80039f6:	1a9b      	subgt	r3, r3, r2
 80039f8:	18ed      	addgt	r5, r5, r3
 80039fa:	2600      	movs	r6, #0
 80039fc:	341a      	adds	r4, #26
 80039fe:	42b5      	cmp	r5, r6
 8003a00:	d11a      	bne.n	8003a38 <_printf_common+0xc8>
 8003a02:	2000      	movs	r0, #0
 8003a04:	e008      	b.n	8003a18 <_printf_common+0xa8>
 8003a06:	2301      	movs	r3, #1
 8003a08:	4652      	mov	r2, sl
 8003a0a:	4649      	mov	r1, r9
 8003a0c:	4638      	mov	r0, r7
 8003a0e:	47c0      	blx	r8
 8003a10:	3001      	adds	r0, #1
 8003a12:	d103      	bne.n	8003a1c <_printf_common+0xac>
 8003a14:	f04f 30ff 	mov.w	r0, #4294967295
 8003a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a1c:	3501      	adds	r5, #1
 8003a1e:	e7c6      	b.n	80039ae <_printf_common+0x3e>
 8003a20:	18e1      	adds	r1, r4, r3
 8003a22:	1c5a      	adds	r2, r3, #1
 8003a24:	2030      	movs	r0, #48	; 0x30
 8003a26:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a2a:	4422      	add	r2, r4
 8003a2c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a34:	3302      	adds	r3, #2
 8003a36:	e7c7      	b.n	80039c8 <_printf_common+0x58>
 8003a38:	2301      	movs	r3, #1
 8003a3a:	4622      	mov	r2, r4
 8003a3c:	4649      	mov	r1, r9
 8003a3e:	4638      	mov	r0, r7
 8003a40:	47c0      	blx	r8
 8003a42:	3001      	adds	r0, #1
 8003a44:	d0e6      	beq.n	8003a14 <_printf_common+0xa4>
 8003a46:	3601      	adds	r6, #1
 8003a48:	e7d9      	b.n	80039fe <_printf_common+0x8e>
	...

08003a4c <_printf_i>:
 8003a4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a50:	460c      	mov	r4, r1
 8003a52:	4691      	mov	r9, r2
 8003a54:	7e27      	ldrb	r7, [r4, #24]
 8003a56:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003a58:	2f78      	cmp	r7, #120	; 0x78
 8003a5a:	4680      	mov	r8, r0
 8003a5c:	469a      	mov	sl, r3
 8003a5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a62:	d807      	bhi.n	8003a74 <_printf_i+0x28>
 8003a64:	2f62      	cmp	r7, #98	; 0x62
 8003a66:	d80a      	bhi.n	8003a7e <_printf_i+0x32>
 8003a68:	2f00      	cmp	r7, #0
 8003a6a:	f000 80d8 	beq.w	8003c1e <_printf_i+0x1d2>
 8003a6e:	2f58      	cmp	r7, #88	; 0x58
 8003a70:	f000 80a3 	beq.w	8003bba <_printf_i+0x16e>
 8003a74:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a7c:	e03a      	b.n	8003af4 <_printf_i+0xa8>
 8003a7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a82:	2b15      	cmp	r3, #21
 8003a84:	d8f6      	bhi.n	8003a74 <_printf_i+0x28>
 8003a86:	a001      	add	r0, pc, #4	; (adr r0, 8003a8c <_printf_i+0x40>)
 8003a88:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003a8c:	08003ae5 	.word	0x08003ae5
 8003a90:	08003af9 	.word	0x08003af9
 8003a94:	08003a75 	.word	0x08003a75
 8003a98:	08003a75 	.word	0x08003a75
 8003a9c:	08003a75 	.word	0x08003a75
 8003aa0:	08003a75 	.word	0x08003a75
 8003aa4:	08003af9 	.word	0x08003af9
 8003aa8:	08003a75 	.word	0x08003a75
 8003aac:	08003a75 	.word	0x08003a75
 8003ab0:	08003a75 	.word	0x08003a75
 8003ab4:	08003a75 	.word	0x08003a75
 8003ab8:	08003c05 	.word	0x08003c05
 8003abc:	08003b29 	.word	0x08003b29
 8003ac0:	08003be7 	.word	0x08003be7
 8003ac4:	08003a75 	.word	0x08003a75
 8003ac8:	08003a75 	.word	0x08003a75
 8003acc:	08003c27 	.word	0x08003c27
 8003ad0:	08003a75 	.word	0x08003a75
 8003ad4:	08003b29 	.word	0x08003b29
 8003ad8:	08003a75 	.word	0x08003a75
 8003adc:	08003a75 	.word	0x08003a75
 8003ae0:	08003bef 	.word	0x08003bef
 8003ae4:	680b      	ldr	r3, [r1, #0]
 8003ae6:	1d1a      	adds	r2, r3, #4
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	600a      	str	r2, [r1, #0]
 8003aec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003af0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003af4:	2301      	movs	r3, #1
 8003af6:	e0a3      	b.n	8003c40 <_printf_i+0x1f4>
 8003af8:	6825      	ldr	r5, [r4, #0]
 8003afa:	6808      	ldr	r0, [r1, #0]
 8003afc:	062e      	lsls	r6, r5, #24
 8003afe:	f100 0304 	add.w	r3, r0, #4
 8003b02:	d50a      	bpl.n	8003b1a <_printf_i+0xce>
 8003b04:	6805      	ldr	r5, [r0, #0]
 8003b06:	600b      	str	r3, [r1, #0]
 8003b08:	2d00      	cmp	r5, #0
 8003b0a:	da03      	bge.n	8003b14 <_printf_i+0xc8>
 8003b0c:	232d      	movs	r3, #45	; 0x2d
 8003b0e:	426d      	negs	r5, r5
 8003b10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b14:	485e      	ldr	r0, [pc, #376]	; (8003c90 <_printf_i+0x244>)
 8003b16:	230a      	movs	r3, #10
 8003b18:	e019      	b.n	8003b4e <_printf_i+0x102>
 8003b1a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003b1e:	6805      	ldr	r5, [r0, #0]
 8003b20:	600b      	str	r3, [r1, #0]
 8003b22:	bf18      	it	ne
 8003b24:	b22d      	sxthne	r5, r5
 8003b26:	e7ef      	b.n	8003b08 <_printf_i+0xbc>
 8003b28:	680b      	ldr	r3, [r1, #0]
 8003b2a:	6825      	ldr	r5, [r4, #0]
 8003b2c:	1d18      	adds	r0, r3, #4
 8003b2e:	6008      	str	r0, [r1, #0]
 8003b30:	0628      	lsls	r0, r5, #24
 8003b32:	d501      	bpl.n	8003b38 <_printf_i+0xec>
 8003b34:	681d      	ldr	r5, [r3, #0]
 8003b36:	e002      	b.n	8003b3e <_printf_i+0xf2>
 8003b38:	0669      	lsls	r1, r5, #25
 8003b3a:	d5fb      	bpl.n	8003b34 <_printf_i+0xe8>
 8003b3c:	881d      	ldrh	r5, [r3, #0]
 8003b3e:	4854      	ldr	r0, [pc, #336]	; (8003c90 <_printf_i+0x244>)
 8003b40:	2f6f      	cmp	r7, #111	; 0x6f
 8003b42:	bf0c      	ite	eq
 8003b44:	2308      	moveq	r3, #8
 8003b46:	230a      	movne	r3, #10
 8003b48:	2100      	movs	r1, #0
 8003b4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b4e:	6866      	ldr	r6, [r4, #4]
 8003b50:	60a6      	str	r6, [r4, #8]
 8003b52:	2e00      	cmp	r6, #0
 8003b54:	bfa2      	ittt	ge
 8003b56:	6821      	ldrge	r1, [r4, #0]
 8003b58:	f021 0104 	bicge.w	r1, r1, #4
 8003b5c:	6021      	strge	r1, [r4, #0]
 8003b5e:	b90d      	cbnz	r5, 8003b64 <_printf_i+0x118>
 8003b60:	2e00      	cmp	r6, #0
 8003b62:	d04d      	beq.n	8003c00 <_printf_i+0x1b4>
 8003b64:	4616      	mov	r6, r2
 8003b66:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b6a:	fb03 5711 	mls	r7, r3, r1, r5
 8003b6e:	5dc7      	ldrb	r7, [r0, r7]
 8003b70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b74:	462f      	mov	r7, r5
 8003b76:	42bb      	cmp	r3, r7
 8003b78:	460d      	mov	r5, r1
 8003b7a:	d9f4      	bls.n	8003b66 <_printf_i+0x11a>
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d10b      	bne.n	8003b98 <_printf_i+0x14c>
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	07df      	lsls	r7, r3, #31
 8003b84:	d508      	bpl.n	8003b98 <_printf_i+0x14c>
 8003b86:	6923      	ldr	r3, [r4, #16]
 8003b88:	6861      	ldr	r1, [r4, #4]
 8003b8a:	4299      	cmp	r1, r3
 8003b8c:	bfde      	ittt	le
 8003b8e:	2330      	movle	r3, #48	; 0x30
 8003b90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b98:	1b92      	subs	r2, r2, r6
 8003b9a:	6122      	str	r2, [r4, #16]
 8003b9c:	f8cd a000 	str.w	sl, [sp]
 8003ba0:	464b      	mov	r3, r9
 8003ba2:	aa03      	add	r2, sp, #12
 8003ba4:	4621      	mov	r1, r4
 8003ba6:	4640      	mov	r0, r8
 8003ba8:	f7ff fee2 	bl	8003970 <_printf_common>
 8003bac:	3001      	adds	r0, #1
 8003bae:	d14c      	bne.n	8003c4a <_printf_i+0x1fe>
 8003bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb4:	b004      	add	sp, #16
 8003bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bba:	4835      	ldr	r0, [pc, #212]	; (8003c90 <_printf_i+0x244>)
 8003bbc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003bc0:	6823      	ldr	r3, [r4, #0]
 8003bc2:	680e      	ldr	r6, [r1, #0]
 8003bc4:	061f      	lsls	r7, r3, #24
 8003bc6:	f856 5b04 	ldr.w	r5, [r6], #4
 8003bca:	600e      	str	r6, [r1, #0]
 8003bcc:	d514      	bpl.n	8003bf8 <_printf_i+0x1ac>
 8003bce:	07d9      	lsls	r1, r3, #31
 8003bd0:	bf44      	itt	mi
 8003bd2:	f043 0320 	orrmi.w	r3, r3, #32
 8003bd6:	6023      	strmi	r3, [r4, #0]
 8003bd8:	b91d      	cbnz	r5, 8003be2 <_printf_i+0x196>
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	f023 0320 	bic.w	r3, r3, #32
 8003be0:	6023      	str	r3, [r4, #0]
 8003be2:	2310      	movs	r3, #16
 8003be4:	e7b0      	b.n	8003b48 <_printf_i+0xfc>
 8003be6:	6823      	ldr	r3, [r4, #0]
 8003be8:	f043 0320 	orr.w	r3, r3, #32
 8003bec:	6023      	str	r3, [r4, #0]
 8003bee:	2378      	movs	r3, #120	; 0x78
 8003bf0:	4828      	ldr	r0, [pc, #160]	; (8003c94 <_printf_i+0x248>)
 8003bf2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bf6:	e7e3      	b.n	8003bc0 <_printf_i+0x174>
 8003bf8:	065e      	lsls	r6, r3, #25
 8003bfa:	bf48      	it	mi
 8003bfc:	b2ad      	uxthmi	r5, r5
 8003bfe:	e7e6      	b.n	8003bce <_printf_i+0x182>
 8003c00:	4616      	mov	r6, r2
 8003c02:	e7bb      	b.n	8003b7c <_printf_i+0x130>
 8003c04:	680b      	ldr	r3, [r1, #0]
 8003c06:	6826      	ldr	r6, [r4, #0]
 8003c08:	6960      	ldr	r0, [r4, #20]
 8003c0a:	1d1d      	adds	r5, r3, #4
 8003c0c:	600d      	str	r5, [r1, #0]
 8003c0e:	0635      	lsls	r5, r6, #24
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	d501      	bpl.n	8003c18 <_printf_i+0x1cc>
 8003c14:	6018      	str	r0, [r3, #0]
 8003c16:	e002      	b.n	8003c1e <_printf_i+0x1d2>
 8003c18:	0671      	lsls	r1, r6, #25
 8003c1a:	d5fb      	bpl.n	8003c14 <_printf_i+0x1c8>
 8003c1c:	8018      	strh	r0, [r3, #0]
 8003c1e:	2300      	movs	r3, #0
 8003c20:	6123      	str	r3, [r4, #16]
 8003c22:	4616      	mov	r6, r2
 8003c24:	e7ba      	b.n	8003b9c <_printf_i+0x150>
 8003c26:	680b      	ldr	r3, [r1, #0]
 8003c28:	1d1a      	adds	r2, r3, #4
 8003c2a:	600a      	str	r2, [r1, #0]
 8003c2c:	681e      	ldr	r6, [r3, #0]
 8003c2e:	6862      	ldr	r2, [r4, #4]
 8003c30:	2100      	movs	r1, #0
 8003c32:	4630      	mov	r0, r6
 8003c34:	f7fc fb04 	bl	8000240 <memchr>
 8003c38:	b108      	cbz	r0, 8003c3e <_printf_i+0x1f2>
 8003c3a:	1b80      	subs	r0, r0, r6
 8003c3c:	6060      	str	r0, [r4, #4]
 8003c3e:	6863      	ldr	r3, [r4, #4]
 8003c40:	6123      	str	r3, [r4, #16]
 8003c42:	2300      	movs	r3, #0
 8003c44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c48:	e7a8      	b.n	8003b9c <_printf_i+0x150>
 8003c4a:	6923      	ldr	r3, [r4, #16]
 8003c4c:	4632      	mov	r2, r6
 8003c4e:	4649      	mov	r1, r9
 8003c50:	4640      	mov	r0, r8
 8003c52:	47d0      	blx	sl
 8003c54:	3001      	adds	r0, #1
 8003c56:	d0ab      	beq.n	8003bb0 <_printf_i+0x164>
 8003c58:	6823      	ldr	r3, [r4, #0]
 8003c5a:	079b      	lsls	r3, r3, #30
 8003c5c:	d413      	bmi.n	8003c86 <_printf_i+0x23a>
 8003c5e:	68e0      	ldr	r0, [r4, #12]
 8003c60:	9b03      	ldr	r3, [sp, #12]
 8003c62:	4298      	cmp	r0, r3
 8003c64:	bfb8      	it	lt
 8003c66:	4618      	movlt	r0, r3
 8003c68:	e7a4      	b.n	8003bb4 <_printf_i+0x168>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	4632      	mov	r2, r6
 8003c6e:	4649      	mov	r1, r9
 8003c70:	4640      	mov	r0, r8
 8003c72:	47d0      	blx	sl
 8003c74:	3001      	adds	r0, #1
 8003c76:	d09b      	beq.n	8003bb0 <_printf_i+0x164>
 8003c78:	3501      	adds	r5, #1
 8003c7a:	68e3      	ldr	r3, [r4, #12]
 8003c7c:	9903      	ldr	r1, [sp, #12]
 8003c7e:	1a5b      	subs	r3, r3, r1
 8003c80:	42ab      	cmp	r3, r5
 8003c82:	dcf2      	bgt.n	8003c6a <_printf_i+0x21e>
 8003c84:	e7eb      	b.n	8003c5e <_printf_i+0x212>
 8003c86:	2500      	movs	r5, #0
 8003c88:	f104 0619 	add.w	r6, r4, #25
 8003c8c:	e7f5      	b.n	8003c7a <_printf_i+0x22e>
 8003c8e:	bf00      	nop
 8003c90:	08003f55 	.word	0x08003f55
 8003c94:	08003f66 	.word	0x08003f66

08003c98 <_sbrk_r>:
 8003c98:	b538      	push	{r3, r4, r5, lr}
 8003c9a:	4d06      	ldr	r5, [pc, #24]	; (8003cb4 <_sbrk_r+0x1c>)
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	4604      	mov	r4, r0
 8003ca0:	4608      	mov	r0, r1
 8003ca2:	602b      	str	r3, [r5, #0]
 8003ca4:	f7fd f81a 	bl	8000cdc <_sbrk>
 8003ca8:	1c43      	adds	r3, r0, #1
 8003caa:	d102      	bne.n	8003cb2 <_sbrk_r+0x1a>
 8003cac:	682b      	ldr	r3, [r5, #0]
 8003cae:	b103      	cbz	r3, 8003cb2 <_sbrk_r+0x1a>
 8003cb0:	6023      	str	r3, [r4, #0]
 8003cb2:	bd38      	pop	{r3, r4, r5, pc}
 8003cb4:	200001a0 	.word	0x200001a0

08003cb8 <__sread>:
 8003cb8:	b510      	push	{r4, lr}
 8003cba:	460c      	mov	r4, r1
 8003cbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cc0:	f000 f8a0 	bl	8003e04 <_read_r>
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	bfab      	itete	ge
 8003cc8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003cca:	89a3      	ldrhlt	r3, [r4, #12]
 8003ccc:	181b      	addge	r3, r3, r0
 8003cce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003cd2:	bfac      	ite	ge
 8003cd4:	6563      	strge	r3, [r4, #84]	; 0x54
 8003cd6:	81a3      	strhlt	r3, [r4, #12]
 8003cd8:	bd10      	pop	{r4, pc}

08003cda <__swrite>:
 8003cda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cde:	461f      	mov	r7, r3
 8003ce0:	898b      	ldrh	r3, [r1, #12]
 8003ce2:	05db      	lsls	r3, r3, #23
 8003ce4:	4605      	mov	r5, r0
 8003ce6:	460c      	mov	r4, r1
 8003ce8:	4616      	mov	r6, r2
 8003cea:	d505      	bpl.n	8003cf8 <__swrite+0x1e>
 8003cec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f000 f868 	bl	8003dc8 <_lseek_r>
 8003cf8:	89a3      	ldrh	r3, [r4, #12]
 8003cfa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d02:	81a3      	strh	r3, [r4, #12]
 8003d04:	4632      	mov	r2, r6
 8003d06:	463b      	mov	r3, r7
 8003d08:	4628      	mov	r0, r5
 8003d0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003d0e:	f000 b817 	b.w	8003d40 <_write_r>

08003d12 <__sseek>:
 8003d12:	b510      	push	{r4, lr}
 8003d14:	460c      	mov	r4, r1
 8003d16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d1a:	f000 f855 	bl	8003dc8 <_lseek_r>
 8003d1e:	1c43      	adds	r3, r0, #1
 8003d20:	89a3      	ldrh	r3, [r4, #12]
 8003d22:	bf15      	itete	ne
 8003d24:	6560      	strne	r0, [r4, #84]	; 0x54
 8003d26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003d2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003d2e:	81a3      	strheq	r3, [r4, #12]
 8003d30:	bf18      	it	ne
 8003d32:	81a3      	strhne	r3, [r4, #12]
 8003d34:	bd10      	pop	{r4, pc}

08003d36 <__sclose>:
 8003d36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d3a:	f000 b813 	b.w	8003d64 <_close_r>
	...

08003d40 <_write_r>:
 8003d40:	b538      	push	{r3, r4, r5, lr}
 8003d42:	4d07      	ldr	r5, [pc, #28]	; (8003d60 <_write_r+0x20>)
 8003d44:	4604      	mov	r4, r0
 8003d46:	4608      	mov	r0, r1
 8003d48:	4611      	mov	r1, r2
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	602a      	str	r2, [r5, #0]
 8003d4e:	461a      	mov	r2, r3
 8003d50:	f7fc fef0 	bl	8000b34 <_write>
 8003d54:	1c43      	adds	r3, r0, #1
 8003d56:	d102      	bne.n	8003d5e <_write_r+0x1e>
 8003d58:	682b      	ldr	r3, [r5, #0]
 8003d5a:	b103      	cbz	r3, 8003d5e <_write_r+0x1e>
 8003d5c:	6023      	str	r3, [r4, #0]
 8003d5e:	bd38      	pop	{r3, r4, r5, pc}
 8003d60:	200001a0 	.word	0x200001a0

08003d64 <_close_r>:
 8003d64:	b538      	push	{r3, r4, r5, lr}
 8003d66:	4d06      	ldr	r5, [pc, #24]	; (8003d80 <_close_r+0x1c>)
 8003d68:	2300      	movs	r3, #0
 8003d6a:	4604      	mov	r4, r0
 8003d6c:	4608      	mov	r0, r1
 8003d6e:	602b      	str	r3, [r5, #0]
 8003d70:	f7fc ff7f 	bl	8000c72 <_close>
 8003d74:	1c43      	adds	r3, r0, #1
 8003d76:	d102      	bne.n	8003d7e <_close_r+0x1a>
 8003d78:	682b      	ldr	r3, [r5, #0]
 8003d7a:	b103      	cbz	r3, 8003d7e <_close_r+0x1a>
 8003d7c:	6023      	str	r3, [r4, #0]
 8003d7e:	bd38      	pop	{r3, r4, r5, pc}
 8003d80:	200001a0 	.word	0x200001a0

08003d84 <_fstat_r>:
 8003d84:	b538      	push	{r3, r4, r5, lr}
 8003d86:	4d07      	ldr	r5, [pc, #28]	; (8003da4 <_fstat_r+0x20>)
 8003d88:	2300      	movs	r3, #0
 8003d8a:	4604      	mov	r4, r0
 8003d8c:	4608      	mov	r0, r1
 8003d8e:	4611      	mov	r1, r2
 8003d90:	602b      	str	r3, [r5, #0]
 8003d92:	f7fc ff7a 	bl	8000c8a <_fstat>
 8003d96:	1c43      	adds	r3, r0, #1
 8003d98:	d102      	bne.n	8003da0 <_fstat_r+0x1c>
 8003d9a:	682b      	ldr	r3, [r5, #0]
 8003d9c:	b103      	cbz	r3, 8003da0 <_fstat_r+0x1c>
 8003d9e:	6023      	str	r3, [r4, #0]
 8003da0:	bd38      	pop	{r3, r4, r5, pc}
 8003da2:	bf00      	nop
 8003da4:	200001a0 	.word	0x200001a0

08003da8 <_isatty_r>:
 8003da8:	b538      	push	{r3, r4, r5, lr}
 8003daa:	4d06      	ldr	r5, [pc, #24]	; (8003dc4 <_isatty_r+0x1c>)
 8003dac:	2300      	movs	r3, #0
 8003dae:	4604      	mov	r4, r0
 8003db0:	4608      	mov	r0, r1
 8003db2:	602b      	str	r3, [r5, #0]
 8003db4:	f7fc ff79 	bl	8000caa <_isatty>
 8003db8:	1c43      	adds	r3, r0, #1
 8003dba:	d102      	bne.n	8003dc2 <_isatty_r+0x1a>
 8003dbc:	682b      	ldr	r3, [r5, #0]
 8003dbe:	b103      	cbz	r3, 8003dc2 <_isatty_r+0x1a>
 8003dc0:	6023      	str	r3, [r4, #0]
 8003dc2:	bd38      	pop	{r3, r4, r5, pc}
 8003dc4:	200001a0 	.word	0x200001a0

08003dc8 <_lseek_r>:
 8003dc8:	b538      	push	{r3, r4, r5, lr}
 8003dca:	4d07      	ldr	r5, [pc, #28]	; (8003de8 <_lseek_r+0x20>)
 8003dcc:	4604      	mov	r4, r0
 8003dce:	4608      	mov	r0, r1
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	602a      	str	r2, [r5, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f7fc ff72 	bl	8000cc0 <_lseek>
 8003ddc:	1c43      	adds	r3, r0, #1
 8003dde:	d102      	bne.n	8003de6 <_lseek_r+0x1e>
 8003de0:	682b      	ldr	r3, [r5, #0]
 8003de2:	b103      	cbz	r3, 8003de6 <_lseek_r+0x1e>
 8003de4:	6023      	str	r3, [r4, #0]
 8003de6:	bd38      	pop	{r3, r4, r5, pc}
 8003de8:	200001a0 	.word	0x200001a0

08003dec <__malloc_lock>:
 8003dec:	4801      	ldr	r0, [pc, #4]	; (8003df4 <__malloc_lock+0x8>)
 8003dee:	f7ff bb55 	b.w	800349c <__retarget_lock_acquire_recursive>
 8003df2:	bf00      	nop
 8003df4:	20000198 	.word	0x20000198

08003df8 <__malloc_unlock>:
 8003df8:	4801      	ldr	r0, [pc, #4]	; (8003e00 <__malloc_unlock+0x8>)
 8003dfa:	f7ff bb50 	b.w	800349e <__retarget_lock_release_recursive>
 8003dfe:	bf00      	nop
 8003e00:	20000198 	.word	0x20000198

08003e04 <_read_r>:
 8003e04:	b538      	push	{r3, r4, r5, lr}
 8003e06:	4d07      	ldr	r5, [pc, #28]	; (8003e24 <_read_r+0x20>)
 8003e08:	4604      	mov	r4, r0
 8003e0a:	4608      	mov	r0, r1
 8003e0c:	4611      	mov	r1, r2
 8003e0e:	2200      	movs	r2, #0
 8003e10:	602a      	str	r2, [r5, #0]
 8003e12:	461a      	mov	r2, r3
 8003e14:	f7fc ff10 	bl	8000c38 <_read>
 8003e18:	1c43      	adds	r3, r0, #1
 8003e1a:	d102      	bne.n	8003e22 <_read_r+0x1e>
 8003e1c:	682b      	ldr	r3, [r5, #0]
 8003e1e:	b103      	cbz	r3, 8003e22 <_read_r+0x1e>
 8003e20:	6023      	str	r3, [r4, #0]
 8003e22:	bd38      	pop	{r3, r4, r5, pc}
 8003e24:	200001a0 	.word	0x200001a0

08003e28 <_init>:
 8003e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e2a:	bf00      	nop
 8003e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e2e:	bc08      	pop	{r3}
 8003e30:	469e      	mov	lr, r3
 8003e32:	4770      	bx	lr

08003e34 <_fini>:
 8003e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e36:	bf00      	nop
 8003e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e3a:	bc08      	pop	{r3}
 8003e3c:	469e      	mov	lr, r3
 8003e3e:	4770      	bx	lr
