<BaliSimProject version="1.3" path="UART/test" stage="0" language="-1" name="UARTTestbench" simType="ModelSim">
    <Source worklib="work" path="UART/source/transmitter.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="UART/source/receiver.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="UART/source/UART.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="UART/test/UARTTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="UARTTests"/>
</BaliSimProject>
