# Tiny Tapeout project information
project:
  title:        "Pipelined_risc_v_cpu"      # Project title
  author:       "Dhanush"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "It is a 4 stage pipeline risc-v cpu"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_pipeliend_risc_v_cpu"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "program_counter.v"
    - "program_memory.v"
    - "fetch_stage.v"
    - "decode_stage.v"
    - "control_unit.v"
    - "register_bank.v"
    - "data_forward.v"
    - "mux_2_1.v"
    - "alu_unit.v"
    - "writeback_stage.v"
    - "pipelined_risc_v_cpu.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "not used"
  ui[1]: "not used"
  ui[2]: "not used"
  ui[3]: "not used"
  ui[4]: "not used"
  ui[5]: "not used"
  ui[6]: "not used"
  ui[7]: "not used"

  # Outputs
  uo[0]: "q"
  uo[1]: "q"
  uo[2]: "q"
  uo[3]: "q"
  uo[4]: "q"
  uo[5]: "q"
  uo[6]: "q"
  uo[7]: "q"

  # Bidirectional pins
  uio[0]: "q"
  uio[1]: "q"
  uio[2]: "q"
  uio[3]: "q"
  uio[4]: "q"
  uio[5]: "q"
  uio[6]: "q"
  uio[7]: "q"

# Do not change!
yaml_version: 6
