module EqReg (
    input [31:0] Data1,       // 32-bit input data1
    input [31:0] Data2,       // 32-bit input data2
    input BranchType,         // Branch type (1 for equality, 0 for inequality)
    output reg Branch         // Output signal indicating branch decision
);

    // Evaluate branch condition based on BranchType
    always @(*) begin
        if (BranchType == 1) begin
            // If BranchType is 1, branch if Data1 == Data2
            Branch = (Data1 == Data2) ? 1 : 0;
        end else begin
            // If BranchType is 0, branch if Data1 != Data2
            Branch = (Data1 != Data2) ? 1 : 0;
        end
    end

endmodule