<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>TDPBF16PS - Dot Product of BF16 Tiles Accumulated into Packed Single Precision Tile </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › TDPBF16PS - Dot Product of BF16 Tiles Accumulated into Packed Single Precision Tile </div>
<div id="body">
<h1>TDPBF16PS—Dot Product of BF16 Tiles Accumulated into Packed Single Precision Tile</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>VEX.128.F3.0F38.W0 5C 11:rrr:bbb TDPBF16PS tmm1, tmm2, tmm3</td>
<td>A</td>
<td>V/N.E.</td>
<td>AMX-BF16</td>
<td>Matrix multiply BF16 elements from tmm2 and tmm3, and accumulate the packed single precision elements in tmm1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>N/A</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>VEX.vvvv (r)</td>
<td>N/A</td></tr></table>
<h2>Description</h2>
<p>This instruction performs a set of SIMD dot-products of two BF16 elements and accumulates the results into a packed single precision tile. Each dword element in input tiles tmm2 and tmm3 is interpreted as a BF16 pair. For each possible combination of (row of tmm2, column of tmm3), the instruction performs a set of SIMD dot-products on all corresponding BF16 pairs (one pair from tmm2 and one pair from tmm3), adds the results of those dot-prod-ucts, and then accumulates the result into the corresponding row and column of tmm1.</p>
<p>“Round to nearest even” rounding mode is used when doing each accumulation of the FMA. Output denormals are always flushed to zero and input denormals are always treated as zero. MXCSR is not consulted nor updated.</p>
<p>Any attempt to execute the TDPBF16PS instruction inside a TSX transaction will result in a transaction abort.</p>
<h2>Operation</h2>
<pre>define make_fp32(x):
    // The x parameter is bfloat16. Pack it in to upper 16b of a dword.
    // The bit pattern is a legal fp32 value. Return that bit pattern.
    dword: = 0
    dword[31:16] := x
return dword</pre>
<p><strong>TDPBF16PS tsrcdest, tsrc1, tsrc2</strong></p>
<pre>// C = m x n (tsrcdest), A = m x k (tsrc1), B = k x n (tsrc2)
# src1 and src2 elements are pairs of bfloat16
elements_src1 := tsrc1.colsb / 4
elements_src2 := tsrc2.colsb / 4
elements_dest := tsrcdest.colsb / 4
elements_temp := tsrcdest.colsb / 2
                                              // Count is in bfloat16 prior to horizontal
for m in 0 ... tsrcdest.rows-1:
    temp1[ 0 ... elements_temp-1 ] := 0
    for k in 0 ... elements_src1-1:
         for n in 0 ... elements_dest-1:
              // FP32 FMA with DAZ=FTZ=1, RNE rounding.
              // MXCSR is neither consulted nor updated.
              // No exceptions raised or denoted.
              temp1.fp32[2*n+0] += make_fp32(tsrc1.row[m].bfloat16[2*k+0]) * make_fp32(tsrc2.row[k].bfloat16[2*n+0])
              temp1.fp32[2*n+1] += make_fp32(tsrc1.row[m].bfloat16[2*k+1]) * make_fp32(tsrc2.row[k].bfloat16[2*n+1])
    for n in 0 ... elements_dest-1:
         // DAZ=FTZ=1, RNE rounding.
         // MXCSR is neither consulted nor updated.
         // No exceptions raised or denoted.
         tmpf32 := temp1.fp32[2*n] + temp1.fp32[2*n+1]
         tsrcdest.row[m].fp32[n] := tsrcdest.row[m].fp32[n] + tmpf32
    write_row_and_zero(tsrcdest, m, tmp, tsrcdest.colsb)
zero_upper_rows(tsrcdest, tsrcdest.rows)
zero_tilecfg_start()</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<p>TDPBF16PS void _tile_dpbf16ps(__tile dst, __tile src1, __tile src2);</p>
<h2>Flags Affected</h2>
<p>None.</p>
<h2>Exceptions</h2>
<p>AMX-E4; see Section 2.10, “Intel® AMX Instruction Exception Classes,” for details.</p></div></body></html>