Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Aug 12 15:05:41 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mod_10_counter_timing_summary_routed.rpt -pb mod_10_counter_timing_summary_routed.pb -rpx mod_10_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : mod_10_counter
| Device       : 7a35tl-csg325
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.530ns  (logic 3.507ns (63.424%)  route 2.023ns (36.576%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[3]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.497     0.497 r  Q_reg[3]/Q
                         net (fo=4, routed)           2.023     2.520    Q_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.010     5.530 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.530    Q[3]
    V11                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 3.539ns (65.158%)  route 1.892ns (34.842%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.497     0.497 r  Q_reg[2]/Q
                         net (fo=5, routed)           1.892     2.389    Q_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         3.042     5.431 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.431    Q[2]
    U9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.310ns  (logic 3.416ns (64.341%)  route 1.893ns (35.659%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  Q_reg[1]/Q
                         net (fo=5, routed)           1.893     2.429    Q_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         2.880     5.310 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.310    Q[1]
    V9                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.248ns  (logic 3.391ns (64.616%)  route 1.857ns (35.384%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.536     0.536 r  Q_reg[0]/Q
                         net (fo=5, routed)           1.857     2.393    Q_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         2.855     5.248 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.248    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.128ns  (logic 1.006ns (47.280%)  route 1.122ns (52.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.006     1.006 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.122     2.128    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.128ns  (logic 1.006ns (47.280%)  route 1.122ns (52.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.006     1.006 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.122     2.128    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.128ns  (logic 1.006ns (47.280%)  route 1.122ns (52.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.006     1.006 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.122     2.128    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.128ns  (logic 1.006ns (47.280%)  route 1.122ns (52.720%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         1.006     1.006 f  reset_IBUF_inst/O
                         net (fo=4, routed)           1.122     2.128    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.619ns  (logic 0.818ns (50.532%)  route 0.801ns (49.468%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[3]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.497     0.497 r  Q_reg[3]/Q
                         net (fo=4, routed)           0.801     1.298    Q_OBUF[3]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.321     1.619 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.619    Q[3]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.612ns  (logic 0.806ns (50.007%)  route 0.806ns (49.993%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[3]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.497     0.497 f  Q_reg[3]/Q
                         net (fo=4, routed)           0.806     1.303    Q_OBUF[3]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.309     1.612 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.612    Q[0]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.250ns (49.782%)  route 0.252ns (50.218%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.252     0.445    Q_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.057     0.502 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.502    Q[3]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.247ns (49.105%)  route 0.256ns (50.895%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.256     0.449    Q_OBUF[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.054     0.503 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.503    Q[2]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.255ns (50.277%)  route 0.252ns (49.723%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.252     0.445    Q_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.062     0.507 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.507    Q[1]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.255ns (49.902%)  route 0.256ns (50.098%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 f  Q_reg[0]/Q
                         net (fo=5, routed)           0.256     0.449    Q_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.062     0.511 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.511    Q[0]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.417ns (43.259%)  route 0.547ns (56.741%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.417     0.417 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.547     0.964    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.417ns (43.259%)  route 0.547ns (56.741%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.417     0.417 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.547     0.964    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.417ns (43.259%)  route 0.547ns (56.741%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.417     0.417 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.547     0.964    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Q_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.417ns (43.259%)  route 0.547ns (56.741%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U11                  IBUF (Prop_ibuf_I_O)         0.417     0.417 f  reset_IBUF_inst/O
                         net (fo=4, routed)           0.547     0.964    reset_IBUF
    SLICE_X0Y1           FDCE                                         f  Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.447ns (71.177%)  route 0.586ns (28.823%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[0]/Q
                         net (fo=5, routed)           0.586     0.779    Q_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         1.254     2.033 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.033    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.472ns (70.721%)  route 0.609ns (29.279%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.193     0.193 r  Q_reg[1]/Q
                         net (fo=5, routed)           0.609     0.802    Q_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         1.279     2.081 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.081    Q[1]
    V9                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------





