{
  "design": {
    "design_info": {
      "boundary_crc": "0x2BA339078956C5",
      "device": "xc7z010clg400-1",
      "name": "main_ub",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "microblaze_0_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "gpu_control_0": "",
      "xlconstant_0": "",
      "gpu_wrapper_vhdl_0": ""
    },
    "ports": {
      "clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "main_ub_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_M_AXI_DP_EXCLUSIVE_ACCESS": {
            "value": "1"
          },
          "C_PVR": {
            "value": "0"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > main_ub microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "main_ub_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "main_ub_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "main_ub_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > main_ub microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "main_ub_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "main_ub_lmb_bram_0",
            "parameters": {
              "EN_SAFETY_CKT": {
                "value": "true"
              },
              "Enable_32bit_Address": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_RSTA_Pin": {
                "value": "true"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "main_ub_mdm_1_0"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "main_ub_clk_wiz_1_0",
        "parameters": {
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "main_ub_rst_clk_wiz_1_100M_0"
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "main_ub_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "main_ub_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "gpu_control_0": {
        "vlnv": "xilinx.com:user:gpu_control:1.0",
        "xci_name": "main_ub_gpu_control_0_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "main_ub_xlconstant_0_0"
      },
      "gpu_wrapper_vhdl_0": {
        "vlnv": "xilinx.com:module_ref:gpu_wrapper_vhdl:1.0",
        "xci_name": "main_ub_gpu_wrapper_vhdl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gpu_wrapper_vhdl",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "user_transform_matrix": {
            "mode": "Master",
            "vlnv": "xilinx.com:user:transform_matrix_rtl:1.0",
            "port_maps": {
              "matrix_00": {
                "physical_name": "matrix_00",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_01": {
                "physical_name": "matrix_01",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_02": {
                "physical_name": "matrix_02",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_03": {
                "physical_name": "matrix_03",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_04": {
                "physical_name": "matrix_04",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_05": {
                "physical_name": "matrix_05",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_06": {
                "physical_name": "matrix_06",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_07": {
                "physical_name": "matrix_07",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_08": {
                "physical_name": "matrix_08",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_09": {
                "physical_name": "matrix_09",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_10": {
                "physical_name": "matrix_10",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_11": {
                "physical_name": "matrix_11",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_12": {
                "physical_name": "matrix_12",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_13": {
                "physical_name": "matrix_13",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_14": {
                "physical_name": "matrix_14",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "matrix_15": {
                "physical_name": "matrix_15",
                "direction": "I",
                "left": "17",
                "right": "0"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "vertex_count": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "start": {
            "direction": "I"
          },
          "mem_wr_addr": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "mem_wr_data": {
            "direction": "I",
            "left": "17",
            "right": "0"
          },
          "mem_wr_en": {
            "direction": "I"
          },
          "output_color": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "output_valid": {
            "direction": "O"
          },
          "pixel_x_out": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "pixel_y_out": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "width": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "height": {
            "direction": "O",
            "left": "10",
            "right": "0"
          },
          "frame_end": {
            "direction": "O"
          },
          "draw": {
            "direction": "O"
          },
          "out_ready": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "gpu_control_0/S00_AXI",
          "microblaze_0_axi_periph/M00_AXI"
        ]
      },
      "gpu_wrapper_vhdl_0_user_transform_matrix": {
        "interface_ports": [
          "gpu_wrapper_vhdl_0/user_transform_matrix",
          "gpu_control_0/transform_matrix"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/ACLK",
          "gpu_control_0/s00_axi_aclk",
          "gpu_wrapper_vhdl_0/clk"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "clock_1": {
        "ports": [
          "clock",
          "clk_wiz_1/clk_in1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_1/resetn",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "gpu_control_0/s00_axi_aresetn"
        ]
      },
      "gpu_control_0_start": {
        "ports": [
          "gpu_control_0/start",
          "gpu_wrapper_vhdl_0/start"
        ]
      },
      "gpu_control_0_vertex_count": {
        "ports": [
          "gpu_control_0/vertex_count",
          "gpu_wrapper_vhdl_0/vertex_count"
        ]
      },
      "gpu_control_0_mem_wr_addr": {
        "ports": [
          "gpu_control_0/mem_wr_addr",
          "gpu_wrapper_vhdl_0/mem_wr_addr"
        ]
      },
      "gpu_control_0_mem_wr_data": {
        "ports": [
          "gpu_control_0/mem_wr_data",
          "gpu_wrapper_vhdl_0/mem_wr_data"
        ]
      },
      "gpu_control_0_mem_wr_en": {
        "ports": [
          "gpu_control_0/mem_wr_en",
          "gpu_wrapper_vhdl_0/mem_wr_en"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "gpu_wrapper_vhdl_0/out_ready"
        ]
      },
      "gpu_wrapper_vhdl_0_frame_end": {
        "ports": [
          "gpu_wrapper_vhdl_0/frame_end",
          "gpu_control_0/status"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_reset",
          "gpu_wrapper_vhdl_0/reset"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              },
              "SEG_gpu_control_0_S00_AXI_reg": {
                "address_block": "/gpu_control_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A00000",
                "range": "8K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "128K"
              }
            }
          }
        }
      }
    }
  }
}