

================================================================
== Vitis HLS Report for 'rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2'
================================================================
* Date:           Fri Dec  9 11:04:53 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       67|  15.000 ns|  0.335 us|    3|   67|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_157_1_VITIS_LOOP_160_2  |        1|       65|         3|          1|          1|  0 ~ 64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mul_ln157_2_read = read i38 @_ssdm_op_Read.ap_auto.i38, i38 %mul_ln157_2"   --->   Operation 7 'read' 'mul_ln157_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln157_1_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln157_1"   --->   Operation 8 'read' 'sext_ln157_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln157_1_cast = sext i60 %sext_ln157_1_read"   --->   Operation 9 'sext' 'sext_ln157_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %in_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i38 0, i38 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i38 %indvar_flatten"   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.23ns)   --->   "%icmp_ln1027 = icmp_eq  i38 %indvar_flatten_load, i38 %mul_ln157_2_read"   --->   Operation 15 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.22ns)   --->   "%add_ln1027 = add i38 %indvar_flatten_load, i38 1"   --->   Operation 16 'add' 'add_ln1027' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc5.loopexit, void %for.end7.loopexit.exitStub"   --->   Operation 17 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln160 = store i38 %add_ln1027, i38 %indvar_flatten" [src/fft.cpp:160]   --->   Operation 18 'store' 'store_ln160' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln157_1_cast" [src/fft.cpp:157]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (3.00ns)   --->   "%gmem_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_addr" [src/fft.cpp:164]   --->   Operation 20 'read' 'gmem_addr_read' <Predicate = (!icmp_ln1027)> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.50>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_157_1_VITIS_LOOP_160_2_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 64, i64 16"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_18" [src/fft.cpp:163]   --->   Operation 23 'specpipeline' 'specpipeline_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/fft.cpp:154]   --->   Operation 24 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (1.50ns)   --->   "%write_ln164 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %in_st, i128 %gmem_addr_read" [src/fft.cpp:164]   --->   Operation 25 'write' 'write_ln164' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.inc" [src/fft.cpp:160]   --->   Operation 26 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln157_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln157_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 01100]
mul_ln157_2_read      (read             ) [ 01100]
sext_ln157_1_read     (read             ) [ 00000]
sext_ln157_1_cast     (sext             ) [ 01110]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln1027           (icmp             ) [ 01110]
add_ln1027            (add              ) [ 00000]
br_ln1027             (br               ) [ 00000]
store_ln160           (store            ) [ 00000]
gmem_addr             (getelementptr    ) [ 00000]
gmem_addr_read        (read             ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln163    (specpipeline     ) [ 00000]
specloopname_ln154    (specloopname     ) [ 00000]
write_ln164           (write            ) [ 00000]
br_ln160              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln157_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln157_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln157_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln157_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_st">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_st"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i38"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_157_1_VITIS_LOOP_160_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mul_ln157_2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="38" slack="0"/>
<pin id="64" dir="0" index="1" bw="38" slack="0"/>
<pin id="65" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln157_2_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln157_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="60" slack="0"/>
<pin id="70" dir="0" index="1" bw="60" slack="0"/>
<pin id="71" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln157_1_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="gmem_addr_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="0"/>
<pin id="76" dir="0" index="1" bw="128" slack="0"/>
<pin id="77" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln164_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="128" slack="0"/>
<pin id="82" dir="0" index="2" bw="128" slack="1"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln164/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln157_1_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="60" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln157_1_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="38" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="indvar_flatten_load_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="38" slack="1"/>
<pin id="97" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln1027_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="38" slack="0"/>
<pin id="100" dir="0" index="1" bw="38" slack="1"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="add_ln1027_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="38" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln160_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="38" slack="0"/>
<pin id="111" dir="0" index="1" bw="38" slack="1"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gmem_addr_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="128" slack="0"/>
<pin id="116" dir="0" index="1" bw="60" slack="2"/>
<pin id="117" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvar_flatten_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="38" slack="0"/>
<pin id="122" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="127" class="1005" name="mul_ln157_2_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="38" slack="1"/>
<pin id="129" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln157_2_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="sext_ln157_1_cast_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="2"/>
<pin id="134" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln157_1_cast "/>
</bind>
</comp>

<comp id="137" class="1005" name="icmp_ln1027_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="141" class="1005" name="gmem_addr_read_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="128" slack="1"/>
<pin id="143" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="56" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="68" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="95" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="114" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="123"><net_src comp="58" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="130"><net_src comp="62" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="135"><net_src comp="86" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="140"><net_src comp="98" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="74" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="79" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_st | {4 }
 - Input state : 
	Port: rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 : gmem | {3 }
	Port: rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 : sext_ln157_1 | {1 }
	Port: rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2 : mul_ln157_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln1027 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		store_ln160 : 2
	State 3
		gmem_addr_read : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln1027_fu_103      |    0    |    45   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln1027_fu_98      |    0    |    20   |
|----------|------------------------------|---------|---------|
|          |  mul_ln157_2_read_read_fu_62 |    0    |    0    |
|   read   | sext_ln157_1_read_read_fu_68 |    0    |    0    |
|          |   gmem_addr_read_read_fu_74  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln164_write_fu_79   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |    sext_ln157_1_cast_fu_86   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    65   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  gmem_addr_read_reg_141 |   128  |
|   icmp_ln1027_reg_137   |    1   |
|  indvar_flatten_reg_120 |   38   |
| mul_ln157_2_read_reg_127|   38   |
|sext_ln157_1_cast_reg_132|   64   |
+-------------------------+--------+
|          Total          |   269  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   65   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   269  |    -   |
+-----------+--------+--------+
|   Total   |   269  |   65   |
+-----------+--------+--------+
