

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Fri Apr 30 23:23:08 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _EECON2	set	4007
    49  0000                     _INTCONbits	set	4082
    50  0000                     _EECON1bits	set	4006
    51  0000                     _EEDATA	set	4008
    52  0000                     _EEADR	set	4009
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  007FC6                     __pcinit:
    58                           	callstack 0
    59  007FC6                     start_initialization:
    60                           	callstack 0
    61  007FC6                     __initialization:
    62                           	callstack 0
    63  007FC6                     end_of_initialization:
    64                           	callstack 0
    65  007FC6                     __end_of__initialization:
    66                           	callstack 0
    67  007FC6  0100               	movlb	0
    68  007FC8  EFE6  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71  000001                     __pcstackCOMRAM:
    72                           	callstack 0
    73  000001                     EEPROM_Write@dato:
    74                           	callstack 0
    75                           
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	1
    78  000002                     EEPROM_Write@dir:
    79                           	callstack 0
    80                           
    81                           ; 1 bytes @ 0x1
    82  000002                     	ds	1
    83  000003                     
    84                           ; 1 bytes @ 0x2
    85 ;;
    86 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    87 ;;
    88 ;; *************** function _main *****************
    89 ;; Defined at:
    90 ;;		line 12 in file "main.c"
    91 ;; Parameters:    Size  Location     Type
    92 ;;		None
    93 ;; Auto vars:     Size  Location     Type
    94 ;;		None
    95 ;; Return value:  Size  Location     Type
    96 ;;                  1    wreg      void 
    97 ;; Registers used:
    98 ;;		wreg, status,2, cstack
    99 ;; Tracked objects:
   100 ;;		On entry : 0/0
   101 ;;		On exit  : 0/0
   102 ;;		Unchanged: 0/0
   103 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   104 ;;      Params:         0       0       0       0       0       0       0       0       0
   105 ;;      Locals:         0       0       0       0       0       0       0       0       0
   106 ;;      Temps:          0       0       0       0       0       0       0       0       0
   107 ;;      Totals:         0       0       0       0       0       0       0       0       0
   108 ;;Total ram usage:        0 bytes
   109 ;; Hardware stack levels required when called: 1
   110 ;; This function calls:
   111 ;;		_EEPROM_Write
   112 ;; This function is called by:
   113 ;;		Startup code after reset
   114 ;; This function uses a non-reentrant model
   115 ;;
   116                           
   117                           	psect	text0
   118  007FCC                     __ptext0:
   119                           	callstack 0
   120  007FCC                     _main:
   121                           	callstack 30
   122  007FCC                     
   123                           ;main.c: 13:     EEPROM_Write(17, 'B');
   124  007FCC  0E42               	movlw	66
   125  007FCE  6E01               	movwf	EEPROM_Write@dato^0,c
   126  007FD0  0E11               	movlw	17
   127  007FD2  ECEF  F03F         	call	_EEPROM_Write
   128  007FD6                     l7:
   129  007FD6  EFEB  F03F         	goto	l7
   130  007FDA  EF00  F000         	goto	start
   131  007FDE                     __end_of_main:
   132                           	callstack 0
   133                           
   134 ;; *************** function _EEPROM_Write *****************
   135 ;; Defined at:
   136 ;;		line 4 in file "EEPROM_libreria.c"
   137 ;; Parameters:    Size  Location     Type
   138 ;;  dir             1    wreg     unsigned char 
   139 ;;  dato            1    0[COMRAM] unsigned char 
   140 ;; Auto vars:     Size  Location     Type
   141 ;;  dir             1    1[COMRAM] unsigned char 
   142 ;; Return value:  Size  Location     Type
   143 ;;                  1    wreg      void 
   144 ;; Registers used:
   145 ;;		wreg, status,2
   146 ;; Tracked objects:
   147 ;;		On entry : 0/0
   148 ;;		On exit  : 0/0
   149 ;;		Unchanged: 0/0
   150 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   151 ;;      Params:         1       0       0       0       0       0       0       0       0
   152 ;;      Locals:         1       0       0       0       0       0       0       0       0
   153 ;;      Temps:          0       0       0       0       0       0       0       0       0
   154 ;;      Totals:         2       0       0       0       0       0       0       0       0
   155 ;;Total ram usage:        2 bytes
   156 ;; Hardware stack levels used: 1
   157 ;; This function calls:
   158 ;;		Nothing
   159 ;; This function is called by:
   160 ;;		_main
   161 ;; This function uses a non-reentrant model
   162 ;;
   163                           
   164                           	psect	text1
   165  007FDE                     __ptext1:
   166                           	callstack 0
   167  007FDE                     _EEPROM_Write:
   168                           	callstack 30
   169                           
   170                           ;incstack = 0
   171                           ;EEPROM_Write@dir stored from wreg
   172  007FDE  6E02               	movwf	EEPROM_Write@dir^0,c
   173  007FE0                     
   174                           ;EEPROM_libreria.c: 5:     EEADR = dir;
   175  007FE0  C002  FFA9         	movff	EEPROM_Write@dir,4009	;volatile
   176  007FE4                     
   177                           ;EEPROM_libreria.c: 6:     EEDATA = dato;
   178  007FE4  C001  FFA8         	movff	EEPROM_Write@dato,4008	;volatile
   179  007FE8                     
   180                           ;EEPROM_libreria.c: 7:     EECON1bits.EEPGD = 0;
   181  007FE8  9EA6               	bcf	166,7,c	;volsfr
   182  007FEA                     
   183                           ;EEPROM_libreria.c: 8:     EECON1bits.CFGS = 0;
   184  007FEA  9CA6               	bcf	166,6,c	;volsfr
   185  007FEC                     
   186                           ;EEPROM_libreria.c: 9:     EECON1bits.WREN = 1;
   187  007FEC  84A6               	bsf	166,2,c	;volsfr
   188  007FEE                     
   189                           ;EEPROM_libreria.c: 10:     INTCONbits.GIE = 0;
   190  007FEE  9EF2               	bcf	242,7,c	;volatile
   191  007FF0                     
   192                           ;EEPROM_libreria.c: 11:     EECON2 = 0x55;
   193  007FF0  0E55               	movlw	85
   194  007FF2  6EA7               	movwf	167,c	;volsfr
   195  007FF4                     
   196                           ;EEPROM_libreria.c: 12:     EECON2 = 0xAA;
   197  007FF4  0EAA               	movlw	170
   198  007FF6  6EA7               	movwf	167,c	;volsfr
   199  007FF8                     
   200                           ;EEPROM_libreria.c: 13:     EECON1bits.WR = 1;
   201  007FF8  82A6               	bsf	166,1,c	;volsfr
   202  007FFA                     
   203                           ;EEPROM_libreria.c: 14:     INTCONbits.GIE = 1;
   204  007FFA  8EF2               	bsf	242,7,c	;volatile
   205  007FFC                     
   206                           ;EEPROM_libreria.c: 15:     EECON1bits.WREN = 0;
   207  007FFC  94A6               	bcf	166,2,c	;volsfr
   208  007FFE  0012               	return		;funcret
   209  008000                     __end_of_EEPROM_Write:
   210                           	callstack 0
   211  0000                     
   212                           	psect	rparam
   213  0000                     
   214                           	psect	idloc
   215                           
   216                           ;Config register IDLOC0 @ 0x200000
   217                           ;	unspecified, using default values
   218  200000                     	org	2097152
   219  200000  FF                 	db	255
   220                           
   221                           ;Config register IDLOC1 @ 0x200001
   222                           ;	unspecified, using default values
   223  200001                     	org	2097153
   224  200001  FF                 	db	255
   225                           
   226                           ;Config register IDLOC2 @ 0x200002
   227                           ;	unspecified, using default values
   228  200002                     	org	2097154
   229  200002  FF                 	db	255
   230                           
   231                           ;Config register IDLOC3 @ 0x200003
   232                           ;	unspecified, using default values
   233  200003                     	org	2097155
   234  200003  FF                 	db	255
   235                           
   236                           ;Config register IDLOC4 @ 0x200004
   237                           ;	unspecified, using default values
   238  200004                     	org	2097156
   239  200004  FF                 	db	255
   240                           
   241                           ;Config register IDLOC5 @ 0x200005
   242                           ;	unspecified, using default values
   243  200005                     	org	2097157
   244  200005  FF                 	db	255
   245                           
   246                           ;Config register IDLOC6 @ 0x200006
   247                           ;	unspecified, using default values
   248  200006                     	org	2097158
   249  200006  FF                 	db	255
   250                           
   251                           ;Config register IDLOC7 @ 0x200007
   252                           ;	unspecified, using default values
   253  200007                     	org	2097159
   254  200007  FF                 	db	255
   255                           
   256                           	psect	config
   257                           
   258                           ;Config register CONFIG1L @ 0x300000
   259                           ;	PLL Prescaler Selection bits
   260                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   261                           ;	System Clock Postscaler Selection bits
   262                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   263                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   264                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   265  300000                     	org	3145728
   266  300000  00                 	db	0
   267                           
   268                           ;Config register CONFIG1H @ 0x300001
   269                           ;	Oscillator Selection bits
   270                           ;	FOSC = HS, HS oscillator (HS)
   271                           ;	Fail-Safe Clock Monitor Enable bit
   272                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   273                           ;	Internal/External Oscillator Switchover bit
   274                           ;	IESO = ON, Oscillator Switchover mode enabled
   275  300001                     	org	3145729
   276  300001  8C                 	db	140
   277                           
   278                           ;Config register CONFIG2L @ 0x300002
   279                           ;	Power-up Timer Enable bit
   280                           ;	PWRT = ON, PWRT enabled
   281                           ;	Brown-out Reset Enable bits
   282                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   283                           ;	Brown-out Reset Voltage bits
   284                           ;	BORV = 3, Minimum setting 2.05V
   285                           ;	USB Voltage Regulator Enable bit
   286                           ;	VREGEN = OFF, USB voltage regulator disabled
   287  300002                     	org	3145730
   288  300002  18                 	db	24
   289                           
   290                           ;Config register CONFIG2H @ 0x300003
   291                           ;	Watchdog Timer Enable bit
   292                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   293                           ;	Watchdog Timer Postscale Select bits
   294                           ;	WDTPS = 32768, 1:32768
   295  300003                     	org	3145731
   296  300003  1E                 	db	30
   297                           
   298                           ; Padding undefined space
   299  300004                     	org	3145732
   300  300004  FF                 	db	255
   301                           
   302                           ;Config register CONFIG3H @ 0x300005
   303                           ;	CCP2 MUX bit
   304                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   305                           ;	PORTB A/D Enable bit
   306                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   307                           ;	Low-Power Timer 1 Oscillator Enable bit
   308                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   309                           ;	MCLR Pin Enable bit
   310                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   311  300005                     	org	3145733
   312  300005  81                 	db	129
   313                           
   314                           ;Config register CONFIG4L @ 0x300006
   315                           ;	Stack Full/Underflow Reset Enable bit
   316                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   317                           ;	Single-Supply ICSP Enable bit
   318                           ;	LVP = OFF, Single-Supply ICSP disabled
   319                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   320                           ;	ICPRT = OFF, ICPORT disabled
   321                           ;	Extended Instruction Set Enable bit
   322                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   323                           ;	Background Debugger Enable bit
   324                           ;	DEBUG = 0x1, unprogrammed default
   325  300006                     	org	3145734
   326  300006  80                 	db	128
   327                           
   328                           ; Padding undefined space
   329  300007                     	org	3145735
   330  300007  FF                 	db	255
   331                           
   332                           ;Config register CONFIG5L @ 0x300008
   333                           ;	Code Protection bit
   334                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   335                           ;	Code Protection bit
   336                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   337                           ;	Code Protection bit
   338                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   339                           ;	Code Protection bit
   340                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   341  300008                     	org	3145736
   342  300008  0F                 	db	15
   343                           
   344                           ;Config register CONFIG5H @ 0x300009
   345                           ;	Boot Block Code Protection bit
   346                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   347                           ;	Data EEPROM Code Protection bit
   348                           ;	CPD = OFF, Data EEPROM is not code-protected
   349  300009                     	org	3145737
   350  300009  C0                 	db	192
   351                           
   352                           ;Config register CONFIG6L @ 0x30000A
   353                           ;	Write Protection bit
   354                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   355                           ;	Write Protection bit
   356                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   357                           ;	Write Protection bit
   358                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   359                           ;	Write Protection bit
   360                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   361  30000A                     	org	3145738
   362  30000A  0F                 	db	15
   363                           
   364                           ;Config register CONFIG6H @ 0x30000B
   365                           ;	Configuration Register Write Protection bit
   366                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   367                           ;	Boot Block Write Protection bit
   368                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   369                           ;	Data EEPROM Write Protection bit
   370                           ;	WRTD = OFF, Data EEPROM is not write-protected
   371  30000B                     	org	3145739
   372  30000B  E0                 	db	224
   373                           
   374                           ;Config register CONFIG7L @ 0x30000C
   375                           ;	Table Read Protection bit
   376                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   377                           ;	Table Read Protection bit
   378                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   379                           ;	Table Read Protection bit
   380                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   381                           ;	Table Read Protection bit
   382                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   383  30000C                     	org	3145740
   384  30000C  0F                 	db	15
   385                           
   386                           ;Config register CONFIG7H @ 0x30000D
   387                           ;	Boot Block Table Read Protection bit
   388                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   389  30000D                     	org	3145741
   390  30000D  40                 	db	64
   391                           tosu	equ	0xFFF
   392                           tosh	equ	0xFFE
   393                           tosl	equ	0xFFD
   394                           stkptr	equ	0xFFC
   395                           pclatu	equ	0xFFB
   396                           pclath	equ	0xFFA
   397                           pcl	equ	0xFF9
   398                           tblptru	equ	0xFF8
   399                           tblptrh	equ	0xFF7
   400                           tblptrl	equ	0xFF6
   401                           tablat	equ	0xFF5
   402                           prodh	equ	0xFF4
   403                           prodl	equ	0xFF3
   404                           indf0	equ	0xFEF
   405                           postinc0	equ	0xFEE
   406                           postdec0	equ	0xFED
   407                           preinc0	equ	0xFEC
   408                           plusw0	equ	0xFEB
   409                           fsr0h	equ	0xFEA
   410                           fsr0l	equ	0xFE9
   411                           wreg	equ	0xFE8
   412                           indf1	equ	0xFE7
   413                           postinc1	equ	0xFE6
   414                           postdec1	equ	0xFE5
   415                           preinc1	equ	0xFE4
   416                           plusw1	equ	0xFE3
   417                           fsr1h	equ	0xFE2
   418                           fsr1l	equ	0xFE1
   419                           bsr	equ	0xFE0
   420                           indf2	equ	0xFDF
   421                           postinc2	equ	0xFDE
   422                           postdec2	equ	0xFDD
   423                           preinc2	equ	0xFDC
   424                           plusw2	equ	0xFDB
   425                           fsr2h	equ	0xFDA
   426                           fsr2l	equ	0xFD9
   427                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_EEPROM_Write

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     120
                       _EEPROM_Write
 ---------------------------------------------------------------------------------
 (1) _EEPROM_Write                                         2     1      1     120
                                              0 COMRAM     2     1      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _EEPROM_Write

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Fri Apr 30 23:23:08 2021

                      l7 7FD6                        l8 7FD6                       l23 7FFE  
                    l731 7FEC                      l723 7FE0                      l741 7FFA  
                    l733 7FEE                      l725 7FE4                      l743 7FFC  
                    l735 7FF0                      l727 7FE8                      l737 7FF4  
                    l729 7FEA                      l745 7FCC                      l739 7FF8  
                   _main 7FCC                     start 0000          EEPROM_Write@dir 0002  
           ___param_bank 000000     __end_of_EEPROM_Write 8000                    ?_main 0001  
                  _EEADR 000FA9         EEPROM_Write@dato 0001          __initialization 7FC6  
           __end_of_main 7FDE                   ??_main 0003            __activetblptr 000000  
                 _EEDATA 000FA8                   _EECON2 000FA7                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FC6            ___rparam_used 000001  
  __size_of_EEPROM_Write 0022           __pcstackCOMRAM 0001             _EEPROM_Write 7FDE  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FC6  
                __ramtop 0800                  __ptext0 7FCC                  __ptext1 7FDE  
   end_of_initialization 7FC6      start_initialization 7FC6               _EECON1bits 000FA6  
               __Hrparam 0000                 __Lrparam 0000            ?_EEPROM_Write 0001  
          __size_of_main 0012                 isa$xinst 000000               _INTCONbits 000FF2  
         ??_EEPROM_Write 0002  
