// Seed: 2220847561
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2 == id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd19
) (
    input wire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    input wor id_5,
    output supply1 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output wire id_9,
    input wand id_10,
    input tri0 id_11,
    input wor id_12,
    output supply0 _id_13,
    output supply1 id_14
);
  logic [id_13 : -1] id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
