{
    "DESIGN_NAME": "top",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "CLK",
    "CLOCK_PERIOD": 10,
    "PNR_SDC_FILE": "dir::lab4.sdc",
    "SIGNOFF_SDC_FILE": "dir::lab4.sdc",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",
    "PL_TARGET_DENSITY": 0.75,
    "FP_PIN_ORDER_CFG": "pin_order.cfg",
    "DIODE_INSERTION_STRATEGY": 3,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        }
    }
}