{"Source Block": ["hdl/library/common/up_gt.v@251:261@HdlIdDef", "  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n  reg             up_rx_sysref = 'd0;\n  reg             up_rx_sync = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@256:266", "  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n  reg             up_rx_sysref = 'd0;\n  reg             up_rx_sync = 'd0;\n  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n"], ["hdl/library/common/up_gt.v@261:271", "  reg             up_rx_sync = 'd0;\n  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n"], ["hdl/library/common/up_gt.v@258:268", "  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n  reg             up_rx_sysref = 'd0;\n  reg             up_rx_sync = 'd0;\n  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n"], ["hdl/library/common/up_gt.v@248:258", "  reg             up_tx_preset = 'd1;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n"], ["hdl/library/common/up_gt.v@262:272", "  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n"], ["hdl/library/common/up_gt.v@257:267", "  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n  reg             up_rx_sysref = 'd0;\n  reg             up_rx_sync = 'd0;\n  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n"], ["hdl/library/common/up_gt.v@249:259", "  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n"], ["hdl/library/common/up_gt.v@250:260", "  reg     [31:0]  up_scratch = 'd0;\n  reg             up_lpm_dfe_n = 'd0;\n  reg             up_cpll_pd = 'd0;\n  reg             up_drp_resetn = 'd0;\n  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n  reg             up_rx_sysref = 'd0;\n"], ["hdl/library/common/up_gt.v@254:264", "  reg             up_gt_pll_resetn = 'd0;\n  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n  reg             up_rx_sysref = 'd0;\n  reg             up_rx_sync = 'd0;\n  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n"], ["hdl/library/common/up_gt.v@263:273", "  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n  reg             up_tx_sysref_sel = 'd0;\n  reg             up_tx_sysref = 'd0;\n  reg             up_tx_sync = 'd0;\n  reg     [ 7:0]  up_drp_lanesel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n"], ["hdl/library/common/up_gt.v@255:265", "  reg             up_gt_rx_resetn = 'd0;\n  reg             up_rx_resetn = 'd0;\n  reg     [ 1:0]  up_rx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_rx_out_clk_sel = 'd0;\n  reg             up_rx_sysref_sel = 'd0;\n  reg             up_rx_sysref = 'd0;\n  reg             up_rx_sync = 'd0;\n  reg             up_gt_tx_resetn = 'd0;\n  reg             up_tx_resetn = 'd0;\n  reg     [ 1:0]  up_tx_sys_clk_sel = 'd0;\n  reg     [ 2:0]  up_tx_out_clk_sel = 'd0;\n"]], "Diff Content": {"Delete": [[256, "  reg             up_rx_resetn = 'd0;\n"]], "Add": []}}