:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[80]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.260
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[80]/DSP_OUTPUT_INST
0.27699999999999947
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[80]_i_23
0.170
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[80]_i_23
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[80]_i_20
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[80]_i_20
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[100]_i_16
0.216
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[100]_i_16
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Add1_add_temp[100]_i_1
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Add1_add_temp[100]_i_1
0.204
u_Parallel_LHT_Kernel/Add1_add_temp[100]
0.197
u_Parallel_LHT_Kernel/Add1_add_temp[100]
0.100
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__99
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_3__99
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_3__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_1__99
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_i_1__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[79]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.260
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[79]/DSP_OUTPUT_INST
0.27699999999999947
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[79]_i_23
0.170
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[79]_i_23
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[79]_i_20
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[79]_i_20
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[101]_i_16
0.216
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[101]_i_16
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Add1_add_temp[101]_i_1
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Add1_add_temp[101]_i_1
0.204
u_Parallel_LHT_Kernel/Add1_add_temp[101]
0.197
u_Parallel_LHT_Kernel/Add1_add_temp[101]
0.100
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__100
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_3__100
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_3__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_1__100
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_i_1__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[78]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_reg
:DATAPATHDELAY:2.260
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[78]/DSP_OUTPUT_INST
0.27699999999999947
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[78]_i_23
0.170
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[78]_i_23
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[78]_i_20
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[78]_i_20
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[102]_i_16
0.216
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/Add1_add_temp[102]_i_16
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Add1_add_temp[102]_i_1
0.023
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/Add1_add_temp[102]_i_1
0.204
u_Parallel_LHT_Kernel/Add1_add_temp[102]
0.197
u_Parallel_LHT_Kernel/Add1_add_temp[102]
0.100
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__101
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_2__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_i_3__101
0.191
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_i_3__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_i_1__101
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_i_1__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/Delay2_out1_reg
0.048
:DATAPATHEND:
:TIMINGPATHEND:
