{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704193984355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704193984355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 14:13:04 2024 " "Processing started: Tue Jan 02 14:13:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704193984355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704193984355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704193984355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1704193984723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704193984767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704193984767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchbank_poll.sv 1 1 " "Found 1 design units, including 1 entities, in source file switchbank_poll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switchbank_poll " "Found entity 1: switchbank_poll" {  } { { "switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank_poll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704193984769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704193984769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704193984771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704193984771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bird.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bird.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704193984773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704193984773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704193984805 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "15 0 127 main_module.sv(103) " "Verilog HDL warning at main_module.sv(103): number of words (15) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 103 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[0\] = 1000 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[0\] = 1000" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[1\] = 0901 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[1\] = 0901" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[2\] = 1005 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[2\] = 1005" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[3\] = 0022 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[3\] = 0022" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[4\] = 2001 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[4\] = 2001" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[5\] = 746b main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[5\] = 746b" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[6\] = 4ff9 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[6\] = 4ff9" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[7\] = 1000 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[7\] = 1000" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[8\] = 0900 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[8\] = 0900" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[9\] = 2000 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[9\] = 2000" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[10\] = 1002 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[10\] = 1002" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[11\] = 0b00 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[11\] = 0b00" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[12\] = 702e main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[12\] = 702e" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[13\] = 3190 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[13\] = 3190" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "memory\[14\] = 5ff1 main_module.sv(105) " "Verilog HDL Display System Task info at main_module.sv(105): memory\[14\] = 5ff1" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches\[0\] = 0 main_module.sv(108) " "Verilog HDL Display System Task info at main_module.sv(108): switches\[0\] = 0" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 108 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches\[1\] = 0 main_module.sv(108) " "Verilog HDL Display System Task info at main_module.sv(108): switches\[1\] = 0" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 108 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches\[2\] = 0 main_module.sv(108) " "Verilog HDL Display System Task info at main_module.sv(108): switches\[2\] = 0" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 108 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches\[3\] = 0 main_module.sv(108) " "Verilog HDL Display System Task info at main_module.sv(108): switches\[3\] = 0" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 108 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984808 "|main_module"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "switches = 00 main_module.sv(109) " "Verilog HDL Display System Task info at main_module.sv(109): switches = 00" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 109 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984809 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main_module.sv" "ss1" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704193984810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.sv(15) " "Verilog HDL assignment warning at sevensegment.sv(15): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984811 "|main_module|sevensegment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.sv(19) " "Verilog HDL assignment warning at sevensegment.sv(19): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984811 "|main_module|sevensegment:ss1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "SevenSegment baslatildi sevensegment.sv(54) " "Verilog HDL Display System Task info at sevensegment.sv(54): SevenSegment baslatildi" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1704193984811 "|main_module|sevensegment:ss1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchbank_poll switchbank_poll:sw1 " "Elaborating entity \"switchbank_poll\" for hierarchy \"switchbank_poll:sw1\"" {  } { { "main_module.sv" "sw1" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704193984812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_teg switchbank_poll.sv(14) " "Verilog HDL or VHDL warning at switchbank_poll.sv(14): object \"status_teg\" assigned a value but never read" {  } { { "switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank_poll.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1704193984812 "|main_module|switchbank_poll:sw1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 switchbank_poll.sv(35) " "Verilog HDL assignment warning at switchbank_poll.sv(35): truncated value with size 16 to match size of target (1)" {  } { { "switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank_poll.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984812 "|main_module|switchbank_poll:sw1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 switchbank_poll.sv(39) " "Verilog HDL assignment warning at switchbank_poll.sv(39): truncated value with size 16 to match size of target (1)" {  } { { "switchbank_poll.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/switchbank_poll.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984813 "|main_module|switchbank_poll:sw1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:br1 " "Elaborating entity \"bird\" for hierarchy \"bird:br1\"" {  } { { "main_module.sv" "br1" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704193984813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.sv(48) " "Verilog HDL assignment warning at bird.sv(48): truncated value with size 32 to match size of target (12)" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984817 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bird.sv(54) " "Verilog HDL assignment warning at bird.sv(54): truncated value with size 32 to match size of target (12)" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984817 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(84) " "Verilog HDL assignment warning at bird.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984817 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(90) " "Verilog HDL assignment warning at bird.sv(90): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984817 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(102) " "Verilog HDL assignment warning at bird.sv(102): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984817 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(109) " "Verilog HDL assignment warning at bird.sv(109): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984817 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(151) " "Verilog HDL assignment warning at bird.sv(151): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984817 "|main_module|bird:br1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bird.sv(152) " "Verilog HDL assignment warning at bird.sv(152): truncated value with size 32 to match size of target (16)" {  } { { "output_files/bird.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/bird.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704193984817 "|main_module|bird:br1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.sv" "memory" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1704193985042 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1704193985042 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/db/main_module.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/db/main_module.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1704193985219 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1704193986150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704193987581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1704193989942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704193990198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704193990198 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704193990540 "|main_module|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704193990540 "|main_module|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704193990540 "|main_module|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704193990540 "|main_module|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704193990540 "|main_module|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704193990540 "|main_module|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704193990540 "|main_module|switches[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1704193990540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4233 " "Implemented 4233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704193990540 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704193990540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4212 " "Implemented 4212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704193990540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704193990540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704193990567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 14:13:10 2024 " "Processing ended: Tue Jan 02 14:13:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704193990567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704193990567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704193990567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704193990567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704193992132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704193992132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 14:13:11 2024 " "Processing started: Tue Jan 02 14:13:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704193992132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704193992132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main_module -c main_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704193992132 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704193992220 ""}
{ "Info" "0" "" "Project  = main_module" {  } {  } 0 0 "Project  = main_module" 0 0 "Fitter" 0 0 1704193992221 ""}
{ "Info" "0" "" "Revision = main_module" {  } {  } 0 0 "Revision = main_module" 0 0 "Fitter" 0 0 1704193992221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1704193992334 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main_module EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"main_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704193992360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704193992392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704193992392 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704193992392 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704193992620 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704193992628 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704193992856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704193992856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1704193992856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704193992856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 4627 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704193992863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 4629 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704193992863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 4631 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704193992863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 4633 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704193992863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 4635 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1704193992863 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704193992863 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704193992864 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 21 " "No exact pin location assignment(s) for 4 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[4\] " "Pin switches\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[4] } } } { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704193993272 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[5\] " "Pin switches\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[5] } } } { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704193993272 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[6\] " "Pin switches\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[6] } } } { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704193993272 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[7\] " "Pin switches\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { switches[7] } } } { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 5 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1704193993272 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1704193993272 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main_module.sdc " "Synopsys Design Constraints File file not found: 'main_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704193993712 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704193993713 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704193993744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704193993744 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704193993745 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704193993958 ""}  } { { "main_module.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/main_module.sv" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 4620 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704193993958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevensegment:ss1\|clk1\[15\]  " "Automatically promoted node sevensegment:ss1\|clk1\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1704193993958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevensegment:ss1\|clk1\[15\]~43 " "Destination node sevensegment:ss1\|clk1\[15\]~43" {  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sevensegment:ss1|clk1[15]~43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 2688 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1704193993958 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1704193993958 ""}  } { { "sevensegment.sv" "" { Text "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/sevensegment.sv" 18 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sevensegment:ss1|clk1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704193993958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704193994411 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704193994416 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704193994416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704193994422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704193994429 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704193994434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704193994434 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704193994438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704193994547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1704193994553 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704193994553 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1704193994558 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1704193994558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1704193994558 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704193994558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704193994558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704193994558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704193994558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704193994558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704193994558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 4 20 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704193994558 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 11 13 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1704193994558 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1704193994558 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1704193994558 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704193994741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704193995519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704193996240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704193996258 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704193999550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704193999550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704194000060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1704194002645 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704194002645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704194014056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1704194014056 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704194014056 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.36 " "Total time spent on timing analysis during the Fitter is 1.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1704194014134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704194014184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704194014526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704194014574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704194014874 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704194015514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/main_module.fit.smsg " "Generated suppressed messages file C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/output_files/main_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1704194016312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5599 " "Peak virtual memory: 5599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704194016909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 14:13:36 2024 " "Processing ended: Tue Jan 02 14:13:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704194016909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704194016909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704194016909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704194016909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704194018291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704194018292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 14:13:38 2024 " "Processing started: Tue Jan 02 14:13:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704194018292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704194018292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main_module -c main_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704194018292 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704194019308 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704194019337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704194019692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 14:13:39 2024 " "Processing ended: Tue Jan 02 14:13:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704194019692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704194019692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704194019692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704194019692 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704194020304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704194021256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704194021257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 14:13:40 2024 " "Processing started: Tue Jan 02 14:13:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704194021257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704194021257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main_module -c main_module " "Command: quartus_sta main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704194021257 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1704194021352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1704194021575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704194021576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704194021611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1704194021611 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main_module.sdc " "Synopsys Design Constraints File file not found: 'main_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1704194021969 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1704194021970 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704194021976 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sevensegment:ss1\|clk1\[15\] sevensegment:ss1\|clk1\[15\] " "create_clock -period 1.000 -name sevensegment:ss1\|clk1\[15\] sevensegment:ss1\|clk1\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704194021976 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1704194021976 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1704194022113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022114 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1704194022115 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1704194022126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704194022600 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704194022600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.305 " "Worst-case setup slack is -9.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.305          -16528.989 clk  " "   -9.305          -16528.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.181               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194022602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 clk  " "    0.004               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.358               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194022618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704194022620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704194022623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2243.000 clk  " "   -3.000           -2243.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194022626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194022626 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1704194022796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1704194022817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1704194023344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023480 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704194023516 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704194023516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.256 " "Worst-case setup slack is -8.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.256          -14694.846 clk  " "   -8.256          -14694.846 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.261               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194023519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.036 " "Worst-case hold slack is 0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 clk  " "    0.036               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.312               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194023537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704194023541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704194023544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2243.000 clk  " "   -3.000           -2243.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194023546 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1704194023703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023877 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1704194023887 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1704194023887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.100 " "Worst-case setup slack is -5.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.100           -8713.649 clk  " "   -5.100           -8713.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.541               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194023892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.027 " "Worst-case hold slack is -0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.027              -0.027 clk  " "   -0.027              -0.027 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 sevensegment:ss1\|clk1\[15\]  " "    0.189               0.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194023905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704194023908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1704194023912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2384.120 clk  " "   -3.000           -2384.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\]  " "   -1.000              -6.000 sevensegment:ss1\|clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1704194023916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1704194023916 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1704194024405 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1704194024405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704194024512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 14:13:44 2024 " "Processing ended: Tue Jan 02 14:13:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704194024512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704194024512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704194024512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704194024512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704194025896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704194025897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 14:13:45 2024 " "Processing started: Tue Jan 02 14:13:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704194025897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704194025897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main_module -c main_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704194025897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_6_1200mv_85c_slow.svo C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_6_1200mv_85c_slow.svo in folder \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704194026759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_6_1200mv_0c_slow.svo C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_6_1200mv_0c_slow.svo in folder \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704194027101 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_min_1200mv_0c_fast.svo C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_min_1200mv_0c_fast.svo in folder \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704194027425 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module.svo C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module.svo in folder \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704194027771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_6_1200mv_85c_v_slow.sdo C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704194028024 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_6_1200mv_0c_v_slow.sdo C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704194028273 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_min_1200mv_0c_v_fast.sdo C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704194028526 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_module_v.sdo C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/ simulation " "Generated file main_module_v.sdo in folder \"C:/Users/talha/Desktop/CSE4117-Microprocessors/Homework - 2/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1704194028782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4590 " "Peak virtual memory: 4590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704194028849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 14:13:48 2024 " "Processing ended: Tue Jan 02 14:13:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704194028849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704194028849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704194028849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704194028849 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704194029466 ""}
