# IBM_PROLOG_BEGIN_TAG
# This is an automatically generated prolog.
#
# $Source: src/usr/diag/prdf/common/plat/p9/p9_dmi.rule $
#
# OpenPOWER HostBoot Project
#
# Contributors Listed Below - COPYRIGHT 2017,2018
# [+] International Business Machines Corp.
#
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
# implied. See the License for the specific language governing
# permissions and limitations under the License.
#
# IBM_PROLOG_END_TAG

chip p9_dmi
{
    name        "P9 MCA chiplet";
    targettype  TYPE_DMI;
    sigoff      0x9200;
    dump        DUMP_CONTENT_HW;
    scomlen     64;

 #############################################################################
 #                                                                           #
 #  ######                                                                   #
 #  #     #  ######   ####     ###    ####    #####  ######  #####    ####   #
 #  #     #  #       #    #     #    #          #    #       #    #  #       #
 #  ######   #####   #          #     ####      #    #####   #    #   ####   #
 #  #   #    #       #  ###     #         #     #    #       #####        #  #
 #  #    #   #       #    #     #    #    #     #    #       #   #   #    #  #
 #  #     #  ######   ####     ###    ####      #    ######  #    #   ####   #
 #                                                                           #
 #############################################################################

    ############################################################################
    # P9 DMI target CHIFIR
    ############################################################################

    register CHIFIR
    {
        name        "P9 DMI target CHIFIR";
        scomaddr    0x07010900;
        reset       (&, 0x07010901);
        mask        (|, 0x07010905);
        capture     group default;
    };

    register CHIFIR_MASK
    {
        name        "P9 DMI target CHIFIR MASK";
        scomaddr    0x07010903;
        capture     group default;
    };

    register CHIFIR_ACT0
    {
        name        "P9 DMI target CHIFIR ACT0";
        scomaddr    0x07010906;
        capture     group default;
        capture     req nonzero("CHIFIR");
    };

    register CHIFIR_ACT1
    {
        name        "P9 DMI target CHIFIR ACT1";
        scomaddr    0x07010907;
        capture     group default;
        capture     req nonzero("CHIFIR");
    };

# Include registers not defined by the xml
.include "p9_dmi_regs.rule";

};

 ##############################################################################
 #                                                                            #
 # ####                                 #                                     #
 # #   # #   # #    #####  ###      #  # #    ##  ##### ###  ###  #   #  ###  #
 # #   # #   # #    #     #        #  #   #  #  #   #    #  #   # ##  # #     #
 # ####  #   # #    ####   ###    #  ####### #      #    #  #   # # # #  ###  #
 # #  #  #   # #    #         #  #   #     # #  #   #    #  #   # #  ##     # #
 # #   #  ###  #### #####  ###  #    #     #  ##    #   ###  ###  #   #  ###  #
 #                                                                            #
 ##############################################################################

################################################################################
# Summary for DMI
################################################################################

rule rDMI
{
  CHECK_STOP:
    summary( 0, rCHIFIR );

  RECOVERABLE:
    summary( 0, rCHIFIR );

  UNIT_CS:
    summary( 0, rCHIFIR );

  HOST_ATTN:
    summary( 0, rCHIFIR );

};

group gDMI attntype CHECK_STOP, RECOVERABLE, UNIT_CS, HOST_ATTN filter singlebit
{
    (rDMI, bit(0)) ? analyze(gCHIFIR);
};

################################################################################
# P9 DMI target CHIFIR
################################################################################

rule rCHIFIR
{
  CHECK_STOP:
    CHIFIR & ~CHIFIR_MASK & ~CHIFIR_ACT0 & ~CHIFIR_ACT1;
  RECOVERABLE:
    CHIFIR & ~CHIFIR_MASK & ~CHIFIR_ACT0 &  CHIFIR_ACT1;
  HOST_ATTN:
    CHIFIR & ~CHIFIR_MASK &  CHIFIR_ACT0 & ~CHIFIR_ACT1;
  UNIT_CS:
    CHIFIR & ~CHIFIR_MASK &  CHIFIR_ACT0 &  CHIFIR_ACT1;
};

group gCHIFIR filter singlebit, cs_root_cause
{
    /** CHIFIR[0]
     *  PE on internal register
     */
    (rCHIFIR, bit(0)) ? self_th_1;

    /** CHIFIR[1]
     *  PE on internal register
     */
    (rCHIFIR, bit(1)) ? self_th_1;

    /** CHIFIR[2]
     *  Too many EDI replays due to CRC error
     */
    (rCHIFIR, bit(2)) ? defaultMaskedError;

    /** CHIFIR[3]
     *  EDI bus performance degraded by 1%
     */
    (rCHIFIR, bit(3)) ? defaultMaskedError;

    /** CHIFIR[4]
     *  DMI entered failed state
     */
    (rCHIFIR, bit(4)) ? defaultMaskedError; # CUMULUS_10

    /** CHIFIR[5]
     *  Channel initialization timeout
     */
    (rCHIFIR, bit(5)) ? defaultMaskedError; # CUMULUS_10

    /** CHIFIR[6]
     *  Chn interlock err (crc,. No ack, etc)
     */
    (rCHIFIR, bit(6)) ? self_th_1; # CUMULUS_10

    /** CHIFIR[7]
     *  Round trip latency counter overflow
     */
    (rCHIFIR, bit(7)) ? defaultMaskedError;

    /** CHIFIR[8]
     *  CRC error detected
     */
    (rCHIFIR, bit(8)) ? defaultMaskedError;

    /** CHIFIR[9]
     *  No Ack error detected
     */
    (rCHIFIR, bit(9)) ? defaultMaskedError;

    /** CHIFIR[10]
     *  Sequence ID out of order error detected
     */
    (rCHIFIR, bit(10)) ? defaultMaskedError;

    /** CHIFIR[11]
     *  CE on replay buffer read
     */
    (rCHIFIR, bit(11)) ? self_th_32perDay;

    /** CHIFIR[12]
     *  UE on replay buffer read
     */
    (rCHIFIR, bit(12)) ? self_th_1;

    /** CHIFIR[13]
     *  Multiple replay
     */
    (rCHIFIR, bit(13)) ? defaultMaskedError;

    /** CHIFIR[14]
     *  Replay buffer overrun
     */
    (rCHIFIR, bit(14)) ? self_th_1; # CUMULUS_10

    /** CHIFIR[15]
     *  PE on MCI dataflow or state machine
     */
    (rCHIFIR, bit(15)) ? self_th_1;

    /** CHIFIR[16]
     *  Checkstop received from Centaur
     */
    (rCHIFIR, bit(16)) ? analyzeConnectedCentaur;

    /** CHIFIR[17]
     *  Tracestop received from Centaur
     */
    (rCHIFIR, bit(17)) ? defaultMaskedError;

    /** CHIFIR[18]
     *  FPGA int received from Centaur
     */
    (rCHIFIR, bit(18)) ? defaultMaskedError;

    /** CHIFIR[19]
     *  Recoverable err received from Centaur
     */
    (rCHIFIR, bit(19)) ? analyzeConnectedCentaur;

    /** CHIFIR[20]
     *  Special attention received from Centaur
     */
    (rCHIFIR, bit(20)) ? analyzeConnectedCentaur;

    /** CHIFIR[21]
     *  Maintenance complete from centuar
     */
    (rCHIFIR, bit(21)) ? defaultMaskedError;

    /** CHIFIR[22:30]
     *  Fir bits from MCS
     */
    (rCHIFIR, bit(22|23|24|25|26|27|28|29|30)) ? defaultMaskedError;

    /** CHIFIR[31]
     *  Channel sequence error
     */
    (rCHIFIR, bit(31)) ? self_th_1;

    /** CHIFIR[32]
     *  Tag overrun in DSFF
     */
    (rCHIFIR, bit(32)) ? defaultMaskedError; # CUMULUS_10

    /** CHIFIR[33]
     *  DSFF DS Data Error(UE)
     */
    (rCHIFIR, bit(33)) ? self_th_1;

    /** CHIFIR[34:35]
     *  spare
     */
    (rCHIFIR, bit(34|35)) ? defaultMaskedError;

    /** CHIFIR[36]
     *  Rdata Parity error
     */
    (rCHIFIR, bit(36)) ? self_th_1;

    /** CHIFIR[37:39]
     *  spare
     */
    (rCHIFIR, bit(37|38|39)) ? defaultMaskedError;

    /** CHIFIR[40:41]
     *  DSFF async crossing error
     */
    (rCHIFIR, bit(40|41)) ? self_th_1;

    /** CHIFIR[42]
     *  DSFF state machine error
     */
    (rCHIFIR, bit(42)) ? self_th_1;

    /** CHIFIR[43]
     *  Recoverable parity error on EICR
     */
    (rCHIFIR, bit(43)) ? self_th_32perDay;

    /** CHIFIR[44]
     *  Recoverable parity error on RECR
     */
    (rCHIFIR, bit(44)) ? self_th_32perDay;

    /** CHIFIR[45]
     *  CE on WRT or RMW buffer
     */
    (rCHIFIR, bit(45)) ? self_th_1;

    /** CHIFIR[46]
     *  UE on WRT or RMW buffer
     */
    (rCHIFIR, bit(46)) ? self_th_32perDay;

    /** CHIFIR[47]
     *  SUE on WRT or RMW buffer
     */
    (rCHIFIR, bit(47)) ? defaultMaskedError;

    /** CHIFIR[48:49]
     *  WDF overrun error
     */
    (rCHIFIR, bit(48|49)) ? self_th_1;

    /** CHIFIR[50]
     *  WDF SCOM Sequence error
     */
    (rCHIFIR, bit(50)) ? self_th_1;

    /** CHIFIR[51]
     *  WDF State machine error
     */
    (rCHIFIR, bit(51)) ? self_th_1;

    /** CHIFIR[52]
     *  WDF Register parity error
     */
    (rCHIFIR, bit(52)) ? self_th_1;

    /** CHIFIR[53]
     *  WRT scom sequence error
     */
    (rCHIFIR, bit(53)) ? self_th_1;

    /** CHIFIR[54]
     *  WRT Register parity error.
     */
    (rCHIFIR, bit(54)) ? self_th_1;

    /** CHIFIR[55]
     *  spare
     */
    (rCHIFIR, bit(55)) ? defaultMaskedError;

    /** CHIFIR[56]
     *  Read buffer overrun
     */
    (rCHIFIR, bit(56)) ? self_th_1;

    /** CHIFIR[57]
     *  WDF Async error
     */
    (rCHIFIR, bit(57)) ? self_th_1;

    /** CHIFIR[58]
     *  Read MCA parity error.
     */
    (rCHIFIR, bit(58)) ? self_th_1;

    /** CHIFIR[59]
     *  Read MCA sequence error
     */
    (rCHIFIR, bit(59)) ? self_th_1;

    /** CHIFIR[60]
     *  Debug/WAT register parity error
     */
    (rCHIFIR, bit(60)) ? self_th_1;

    /** CHIFIR[61]
     *  DSFF channel timeout
     */
    (rCHIFIR, bit(61)) ? self_th_1;

    /** CHIFIR[62]
     *  SCOM error
     */
    (rCHIFIR, bit(62)) ? defaultMaskedError;

    /** CHIFIR[63]
     *  SCOM error
     */
    (rCHIFIR, bit(63)) ? defaultMaskedError;

};

 ##############################################################################
 #                                                                            #
 #    #                                  ###                                  #
 #   # #    ##  ##### ###  ###  #   #   #   # #     #    ###   ###  ###  ###  #
 #  #   #  #  #   #    #  #   # ##  #   #     #    # #  #     #     #   #     #
 # ####### #      #    #  #   # # # #   #     #   #####  ###   ###  ##   ###  #
 # #     # #  #   #    #  #   # #  ##   #   # #   #   #     #     # #       # #
 # #     #  ##    #   ###  ###  #   #    ###  ### #   #  ###   ###  ###  ###  #
 #                                                                            #
 ##############################################################################

# Include the common action set.
.include "p9_common_actions.rule";
# Include the chip-specific action set.
.include "p9_dmi_actions.rule";

