Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 11 11:12:48 2024
| Host         : LilyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               41          
XDCH-2     Warning           Same min and max delay values on IO port  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (41)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (41)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: CDIV/cout_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: CDIV2/cout_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: CDIV3/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.191        0.000                      0                  774        0.182        0.000                      0                  774        4.500        0.000                       0                   391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.191        0.000                      0                  774        0.182        0.000                      0                  774        4.500        0.000                       0                   391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 0.828ns (14.970%)  route 4.703ns (85.030%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.856    10.602    CDIV/count30
    SLICE_X55Y68         FDRE                                         r  CDIV/count3_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.429    14.776    CDIV/CLK
    SLICE_X55Y68         FDRE                                         r  CDIV/count3_reg[12]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.794    CDIV/count3_reg[12]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 0.828ns (14.970%)  route 4.703ns (85.030%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.856    10.602    CDIV/count30
    SLICE_X55Y68         FDRE                                         r  CDIV/count3_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.429    14.776    CDIV/CLK
    SLICE_X55Y68         FDRE                                         r  CDIV/count3_reg[13]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.794    CDIV/count3_reg[13]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 0.828ns (14.970%)  route 4.703ns (85.030%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.856    10.602    CDIV/count30
    SLICE_X55Y68         FDRE                                         r  CDIV/count3_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.429    14.776    CDIV/CLK
    SLICE_X55Y68         FDRE                                         r  CDIV/count3_reg[14]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.794    CDIV/count3_reg[14]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 0.828ns (14.970%)  route 4.703ns (85.030%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.856    10.602    CDIV/count30
    SLICE_X55Y68         FDRE                                         r  CDIV/count3_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.429    14.776    CDIV/CLK
    SLICE_X55Y68         FDRE                                         r  CDIV/count3_reg[15]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X55Y68         FDRE (Setup_fdre_C_CE)      -0.205    14.794    CDIV/count3_reg[15]
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.828ns (14.964%)  route 4.705ns (85.036%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.858    10.604    CDIV/count30
    SLICE_X55Y65         FDRE                                         r  CDIV/count3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.433    14.780    CDIV/CLK
    SLICE_X55Y65         FDRE                                         r  CDIV/count3_reg[0]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.798    CDIV/count3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.828ns (14.964%)  route 4.705ns (85.036%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.858    10.604    CDIV/count30
    SLICE_X55Y65         FDRE                                         r  CDIV/count3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.433    14.780    CDIV/CLK
    SLICE_X55Y65         FDRE                                         r  CDIV/count3_reg[1]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.798    CDIV/count3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.828ns (14.964%)  route 4.705ns (85.036%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.858    10.604    CDIV/count30
    SLICE_X55Y65         FDRE                                         r  CDIV/count3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.433    14.780    CDIV/CLK
    SLICE_X55Y65         FDRE                                         r  CDIV/count3_reg[2]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.798    CDIV/count3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 0.828ns (14.964%)  route 4.705ns (85.036%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.858    10.604    CDIV/count30
    SLICE_X55Y65         FDRE                                         r  CDIV/count3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.433    14.780    CDIV/CLK
    SLICE_X55Y65         FDRE                                         r  CDIV/count3_reg[3]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y65         FDRE (Setup_fdre_C_CE)      -0.205    14.798    CDIV/count3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.828ns (15.024%)  route 4.683ns (84.977%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.836    10.582    CDIV/count30
    SLICE_X55Y66         FDRE                                         r  CDIV/count3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.432    14.779    CDIV/CLK
    SLICE_X55Y66         FDRE                                         r  CDIV/count3_reg[4]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.797    CDIV/count3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 CDIV/count0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 0.828ns (15.024%)  route 4.683ns (84.977%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.545     5.071    CDIV/CLK
    SLICE_X57Y69         FDRE                                         r  CDIV/count0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  CDIV/count0_reg[30]/Q
                         net (fo=2, routed)           0.838     6.365    CDIV/count0[30]
    SLICE_X56Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  CDIV/count0[31]_i_7/O
                         net (fo=1, routed)           1.184     7.673    CDIV/count0[31]_i_7_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.797 f  CDIV/count0[31]_i_1/O
                         net (fo=69, routed)          1.825     9.622    CDIV/sel0[34]
    SLICE_X57Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.746 r  CDIV/count3[0]_i_1/O
                         net (fo=32, routed)          0.836    10.582    CDIV/count30
    SLICE_X55Y66         FDRE                                         r  CDIV/count3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.432    14.779    CDIV/CLK
    SLICE_X55Y66         FDRE                                         r  CDIV/count3_reg[5]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.797    CDIV/count3_reg[5]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CDIV2/d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.943%)  route 0.124ns (43.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.468    CDIV2/count3_reg[0]_0
    SLICE_X60Y69         FDRE                                         r  CDIV2/d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CDIV2/d_reg/Q
                         net (fo=2, routed)           0.124     1.756    CDIV2/d_reg_n_0
    SLICE_X63Y69         FDRE                                         r  CDIV2/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.851     1.983    CDIV2/count3_reg[0]_0
    SLICE_X63Y69         FDRE                                         r  CDIV2/cout_reg/C
                         clock pessimism             -0.479     1.504    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.070     1.574    CDIV2/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.558     1.444    CDIV/CLK
    SLICE_X57Y67         FDRE                                         r  CDIV/count0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CDIV/count0_reg[24]/Q
                         net (fo=2, routed)           0.118     1.703    CDIV/count0[24]
    SLICE_X57Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  CDIV/count0_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    CDIV/p_1_in[24]
    SLICE_X57Y67         FDRE                                         r  CDIV/count0_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.824     1.956    CDIV/CLK
    SLICE_X57Y67         FDRE                                         r  CDIV/count0_reg[24]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X57Y67         FDRE (Hold_fdre_C_D)         0.105     1.549    CDIV/count0_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.583     1.469    CDIV2/count3_reg[0]_0
    SLICE_X65Y69         FDRE                                         r  CDIV2/count0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  CDIV2/count0_reg[0]/Q
                         net (fo=3, routed)           0.168     1.779    CDIV2/count0_reg_n_0_[0]
    SLICE_X65Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.824 r  CDIV2/count0[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.824    CDIV2/count0[0]_i_1__1_n_0
    SLICE_X65Y69         FDRE                                         r  CDIV2/count0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.851     1.983    CDIV2/count3_reg[0]_0
    SLICE_X65Y69         FDRE                                         r  CDIV2/count0_reg[0]/C
                         clock pessimism             -0.514     1.469    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.091     1.560    CDIV2/count0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.560     1.446    CDIV/CLK
    SLICE_X57Y64         FDRE                                         r  CDIV/count0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CDIV/count0_reg[12]/Q
                         net (fo=2, routed)           0.120     1.708    CDIV/count0[12]
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  CDIV/count0_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    CDIV/p_1_in[12]
    SLICE_X57Y64         FDRE                                         r  CDIV/count0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.827     1.959    CDIV/CLK
    SLICE_X57Y64         FDRE                                         r  CDIV/count0_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.105     1.551    CDIV/count0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.557     1.443    CDIV/CLK
    SLICE_X57Y68         FDRE                                         r  CDIV/count0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CDIV/count0_reg[28]/Q
                         net (fo=2, routed)           0.120     1.705    CDIV/count0[28]
    SLICE_X57Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  CDIV/count0_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    CDIV/p_1_in[28]
    SLICE_X57Y68         FDRE                                         r  CDIV/count0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.823     1.955    CDIV/CLK
    SLICE_X57Y68         FDRE                                         r  CDIV/count0_reg[28]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.105     1.548    CDIV/count0_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.560     1.446    CDIV/CLK
    SLICE_X57Y63         FDRE                                         r  CDIV/count0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CDIV/count0_reg[8]/Q
                         net (fo=2, routed)           0.120     1.708    CDIV/count0[8]
    SLICE_X57Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  CDIV/count0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    CDIV/p_1_in[8]
    SLICE_X57Y63         FDRE                                         r  CDIV/count0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.827     1.959    CDIV/CLK
    SLICE_X57Y63         FDRE                                         r  CDIV/count0_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.105     1.551    CDIV/count0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.560     1.446    CDIV/CLK
    SLICE_X57Y65         FDRE                                         r  CDIV/count0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CDIV/count0_reg[16]/Q
                         net (fo=2, routed)           0.120     1.708    CDIV/count0[16]
    SLICE_X57Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  CDIV/count0_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    CDIV/p_1_in[16]
    SLICE_X57Y65         FDRE                                         r  CDIV/count0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.826     1.958    CDIV/CLK
    SLICE_X57Y65         FDRE                                         r  CDIV/count0_reg[16]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X57Y65         FDRE (Hold_fdre_C_D)         0.105     1.551    CDIV/count0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.559     1.445    CDIV/CLK
    SLICE_X57Y66         FDRE                                         r  CDIV/count0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CDIV/count0_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    CDIV/count0[20]
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  CDIV/count0_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    CDIV/p_1_in[20]
    SLICE_X57Y66         FDRE                                         r  CDIV/count0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.826     1.957    CDIV/CLK
    SLICE_X57Y66         FDRE                                         r  CDIV/count0_reg[20]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.105     1.550    CDIV/count0_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CDIV/count0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV/count0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.561     1.447    CDIV/CLK
    SLICE_X57Y62         FDRE                                         r  CDIV/count0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CDIV/count0_reg[4]/Q
                         net (fo=2, routed)           0.120     1.709    CDIV/count0[4]
    SLICE_X57Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  CDIV/count0_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    CDIV/p_1_in[4]
    SLICE_X57Y62         FDRE                                         r  CDIV/count0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.828     1.960    CDIV/CLK
    SLICE_X57Y62         FDRE                                         r  CDIV/count0_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.105     1.552    CDIV/count0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CDIV2/count0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CDIV2/count0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.582     1.468    CDIV2/count3_reg[0]_0
    SLICE_X64Y70         FDRE                                         r  CDIV2/count0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  CDIV2/count0_reg[11]/Q
                         net (fo=2, routed)           0.125     1.758    CDIV2/count0_reg_n_0_[11]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  CDIV2/count0_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.868    CDIV2/count0_reg[12]_i_1__1_n_5
    SLICE_X64Y70         FDRE                                         r  CDIV2/count0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.850     1.982    CDIV2/count3_reg[0]_0
    SLICE_X64Y70         FDRE                                         r  CDIV2/count0_reg[11]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.134     1.602    CDIV2/count0_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y62    CDIV/count0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y64    CDIV/count0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y64    CDIV/count0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y64    CDIV/count0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y65    CDIV/count0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y65    CDIV/count0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y65    CDIV/count0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y65    CDIV/count0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y66    CDIV/count0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y62    CDIV/count0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y62    CDIV/count0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65    CDIV/count0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65    CDIV/count0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y62    CDIV/count0_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y62    CDIV/count0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y64    CDIV/count0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65    CDIV/count0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y65    CDIV/count0_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/leftcathode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftcathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.036ns (59.973%)  route 2.694ns (40.027%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE                         0.000     0.000 r  display/leftcathode_reg[5]/C
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/leftcathode_reg[5]/Q
                         net (fo=1, routed)           2.694     3.212    leftcathode_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.518     6.729 r  leftcathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.729    leftcathode[5]
    C5                                                                r  leftcathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/leftcathode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftcathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 3.976ns (59.154%)  route 2.745ns (40.846%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  display/leftcathode_reg[0]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/leftcathode_reg[0]/Q
                         net (fo=1, routed)           2.745     3.201    leftcathode_OBUF[0]
    B5                   OBUF (Prop_obuf_I_O)         3.520     6.721 r  leftcathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.721    leftcathode[0]
    B5                                                                r  leftcathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/leftcathode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftcathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.655ns  (logic 3.982ns (59.826%)  route 2.674ns (40.174%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE                         0.000     0.000 r  display/leftcathode_reg[6]/C
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/leftcathode_reg[6]/Q
                         net (fo=1, routed)           2.674     3.130    leftcathode_OBUF[6]
    D7                   OBUF (Prop_obuf_I_O)         3.526     6.655 r  leftcathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.655    leftcathode[6]
    D7                                                                r  leftcathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            status[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.604ns  (logic 3.983ns (60.315%)  route 2.621ns (39.685%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE                         0.000     0.000 r  game/status_reg[0]/C
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/status_reg[0]/Q
                         net (fo=9, routed)           2.621     3.077    status_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.527     6.604 r  status_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.604    status[0]
    B4                                                                r  status[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/status_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            status[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.548ns  (logic 3.998ns (61.067%)  route 2.549ns (38.933%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE                         0.000     0.000 r  game/status_reg[1]/C
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  game/status_reg[1]/Q
                         net (fo=9, routed)           2.549     3.005    status_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.542     6.548 r  status_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.548    status[1]
    A4                                                                r  status[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/leftcathode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftcathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.525ns  (logic 3.991ns (61.166%)  route 2.534ns (38.834%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  display/leftcathode_reg[2]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/leftcathode_reg[2]/Q
                         net (fo=1, routed)           2.534     2.990    leftcathode_OBUF[2]
    A7                   OBUF (Prop_obuf_I_O)         3.535     6.525 r  leftcathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.525    leftcathode[2]
    A7                                                                r  leftcathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/leftcathode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftcathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 3.996ns (61.578%)  route 2.493ns (38.422%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  display/leftcathode_reg[3]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/leftcathode_reg[3]/Q
                         net (fo=1, routed)           2.493     2.949    leftcathode_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.540     6.489 r  leftcathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.489    leftcathode[3]
    B7                                                                r  leftcathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/leftcathode_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftcathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 3.971ns (61.576%)  route 2.478ns (38.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  display/leftcathode_reg[1]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/leftcathode_reg[1]/Q
                         net (fo=1, routed)           2.478     2.934    leftcathode_OBUF[1]
    D6                   OBUF (Prop_obuf_I_O)         3.515     6.448 r  leftcathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.448    leftcathode[1]
    D6                                                                r  leftcathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/leftcathode_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            leftcathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.347ns  (logic 4.061ns (63.982%)  route 2.286ns (36.018%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE                         0.000     0.000 r  display/leftcathode_reg[4]/C
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/leftcathode_reg[4]/Q
                         net (fo=1, routed)           2.286     2.804    leftcathode_OBUF[4]
    A5                   OBUF (Prop_obuf_I_O)         3.543     6.347 r  leftcathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.347    leftcathode[4]
    A5                                                                r  leftcathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            q[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 3.972ns (63.482%)  route 2.285ns (36.518%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  LFSR/q_reg[7]_lopt_replica/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LFSR/q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.285     2.741    lopt_8
    E5                   OBUF (Prop_obuf_I_O)         3.516     6.256 r  q_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.256    q[7]
    E5                                                                r  q[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LFSR/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.164ns (52.415%)  route 0.149ns (47.585%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE                         0.000     0.000 r  LFSR/q_reg[3]/C
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  LFSR/q_reg[3]/Q
                         net (fo=14, routed)          0.149     0.313    LFSR/q_OBUF[3]
    SLICE_X63Y67         FDRE                                         r  LFSR/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE                         0.000     0.000 r  LFSR/q_reg[1]/C
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[1]/Q
                         net (fo=15, routed)          0.132     0.273    LFSR/q_OBUF[1]
    SLICE_X62Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.318 r  LFSR/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.318    LFSR/q[0]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  LFSR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/status_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.595%)  route 0.137ns (42.405%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE                         0.000     0.000 r  game/status_reg[0]/C
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/status_reg[0]/Q
                         net (fo=9, routed)           0.137     0.278    game/status_OBUF[0]
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  game/status[0]_i_1/O
                         net (fo=1, routed)           0.000     0.323    game/status[0]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  game/status_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/between_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.186ns (56.703%)  route 0.142ns (43.297%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE                         0.000     0.000 r  game/start_reg/C
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/start_reg/Q
                         net (fo=7, routed)           0.142     0.283    LFSR/start
    SLICE_X63Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.328 r  LFSR/between_i_1/O
                         net (fo=1, routed)           0.000     0.328    game/between_reg_1
    SLICE_X63Y65         FDRE                                         r  game/between_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/leftcathode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.273%)  route 0.151ns (44.727%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE                         0.000     0.000 r  LFSR/q_reg[5]/C
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[5]/Q
                         net (fo=14, routed)          0.151     0.292    display/q_OBUF[1]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  display/leftcathode[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    display/leftcathode[3]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  display/leftcathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/rightcathode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.645%)  route 0.161ns (46.355%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE                         0.000     0.000 r  game/status_reg[0]/C
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/status_reg[0]/Q
                         net (fo=9, routed)           0.161     0.302    display/status_OBUF[0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.045     0.347 r  display/rightcathode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    display/rightcathode[1]_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  display/rightcathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/leftcathode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.555%)  route 0.161ns (46.445%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE                         0.000     0.000 r  LFSR/q_reg[4]/C
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[4]/Q
                         net (fo=16, routed)          0.161     0.302    display/q_OBUF[0]
    SLICE_X65Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.347 r  display/leftcathode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    display/leftcathode[1]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  display/leftcathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.141ns (40.253%)  route 0.209ns (59.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE                         0.000     0.000 r  LFSR/q_reg[1]/C
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[1]/Q
                         net (fo=15, routed)          0.209     0.350    LFSR/q_OBUF[1]
    SLICE_X64Y67         FDRE                                         r  LFSR/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/status_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/rightcathode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.190ns (54.174%)  route 0.161ns (45.826%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE                         0.000     0.000 r  game/status_reg[0]/C
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/status_reg[0]/Q
                         net (fo=9, routed)           0.161     0.302    display/status_OBUF[0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I0_O)        0.049     0.351 r  display/rightcathode[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    display/rightcathode[3]_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  display/rightcathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LFSR/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LFSR/q_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.141ns (39.931%)  route 0.212ns (60.069%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE                         0.000     0.000 r  LFSR/q_reg[5]/C
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LFSR/q_reg[5]/Q
                         net (fo=14, routed)          0.212     0.353    LFSR/q_OBUF[5]
    SLICE_X65Y68         FDRE                                         r  LFSR/q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 roll
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/status_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.357ns  (logic 1.691ns (38.805%)  route 2.666ns (61.195%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J5                                                0.000     0.000 r  roll (IN)
                         net (fo=0)                   0.000     0.000    roll
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  roll_IBUF_inst/O
                         net (fo=7, routed)           1.999     3.442    LFSR/roll_IBUF
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.124     3.566 r  LFSR/status[0]_i_2/O
                         net (fo=1, routed)           0.667     4.233    game/status_reg[0]_1
    SLICE_X63Y65         LUT6 (Prop_lut6_I2_O)        0.124     4.357 r  game/status[0]_i_1/O
                         net (fo=1, routed)           0.000     4.357    game/status[0]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  game/status_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roll
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/status_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.346ns  (logic 1.691ns (38.901%)  route 2.655ns (61.099%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J5                                                0.000     0.000 r  roll (IN)
                         net (fo=0)                   0.000     0.000    roll
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  roll_IBUF_inst/O
                         net (fo=7, routed)           1.839     3.282    game/roll_IBUF
    SLICE_X63Y64         LUT6 (Prop_lut6_I1_O)        0.124     3.406 r  game/status[1]_i_2/O
                         net (fo=2, routed)           0.816     4.222    game/status[1]_i_2_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I1_O)        0.124     4.346 r  game/status[1]_i_1/O
                         net (fo=1, routed)           0.000     4.346    game/status[1]_i_1_n_0
    SLICE_X63Y65         FDRE                                         r  game/status_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/between_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.991ns  (logic 1.704ns (42.703%)  route 2.287ns (57.297%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.631     3.088    LFSR/rst_IBUF
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.124     3.212 f  LFSR/between_i_2/O
                         net (fo=1, routed)           0.656     3.867    LFSR/between_i_2_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I4_O)        0.124     3.991 r  LFSR/between_i_1/O
                         net (fo=1, routed)           0.000     3.991    game/between_reg_1
    SLICE_X63Y65         FDRE                                         r  game/between_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[6]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.377ns  (logic 1.456ns (43.128%)  route 1.921ns (56.872%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.921     3.377    LFSR/rst_IBUF
    SLICE_X65Y68         FDRE                                         r  LFSR/q_reg[6]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[7]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.377ns  (logic 1.456ns (43.128%)  route 1.921ns (56.872%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.921     3.377    LFSR/rst_IBUF
    SLICE_X65Y68         FDRE                                         r  LFSR/q_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roll
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/target_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 1.567ns (46.428%)  route 1.808ns (53.572%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J5                                                0.000     0.000 r  roll (IN)
                         net (fo=0)                   0.000     0.000    roll
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  roll_IBUF_inst/O
                         net (fo=7, routed)           1.325     2.768    LFSR/roll_IBUF
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.892 r  LFSR/target[4]_i_1/O
                         net (fo=6, routed)           0.483     3.374    game/E[0]
    SLICE_X63Y66         FDRE                                         r  game/target_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roll
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/target_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 1.567ns (46.428%)  route 1.808ns (53.572%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J5                                                0.000     0.000 r  roll (IN)
                         net (fo=0)                   0.000     0.000    roll
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  roll_IBUF_inst/O
                         net (fo=7, routed)           1.325     2.768    LFSR/roll_IBUF
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.892 r  LFSR/target[4]_i_1/O
                         net (fo=6, routed)           0.483     3.374    game/E[0]
    SLICE_X63Y66         FDRE                                         r  game/target_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roll
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/target_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 1.567ns (46.428%)  route 1.808ns (53.572%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J5                                                0.000     0.000 r  roll (IN)
                         net (fo=0)                   0.000     0.000    roll
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  roll_IBUF_inst/O
                         net (fo=7, routed)           1.325     2.768    LFSR/roll_IBUF
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.892 r  LFSR/target[4]_i_1/O
                         net (fo=6, routed)           0.483     3.374    game/E[0]
    SLICE_X63Y66         FDRE                                         r  game/target_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roll
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/target_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 1.567ns (46.428%)  route 1.808ns (53.572%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J5                                                0.000     0.000 r  roll (IN)
                         net (fo=0)                   0.000     0.000    roll
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  roll_IBUF_inst/O
                         net (fo=7, routed)           1.325     2.768    LFSR/roll_IBUF
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.892 r  LFSR/target[4]_i_1/O
                         net (fo=6, routed)           0.483     3.374    game/E[0]
    SLICE_X63Y66         FDRE                                         r  game/target_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 roll
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/target_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.374ns  (logic 1.567ns (46.428%)  route 1.808ns (53.572%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J5                                                0.000     0.000 r  roll (IN)
                         net (fo=0)                   0.000     0.000    roll
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  roll_IBUF_inst/O
                         net (fo=7, routed)           1.325     2.768    LFSR/roll_IBUF
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.892 r  LFSR/target[4]_i_1/O
                         net (fo=6, routed)           0.483     3.374    game/E[0]
    SLICE_X63Y66         FDRE                                         r  game/target_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[3]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.794ns  (logic 0.225ns (28.282%)  route 0.569ns (71.718%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.569     0.794    LFSR/rst_IBUF
    SLICE_X64Y64         FDRE                                         r  LFSR/q_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.270ns (33.474%)  route 0.536ns (66.526%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.536     0.760    game/rst_IBUF
    SLICE_X62Y65         LUT3 (Prop_lut3_I0_O)        0.045     0.805 r  game/start_i_1/O
                         net (fo=1, routed)           0.000     0.805    game/start_i_1_n_0
    SLICE_X62Y65         FDRE                                         r  game/start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/between_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.270ns (31.180%)  route 0.595ns (68.820%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.595     0.820    LFSR/rst_IBUF
    SLICE_X63Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.865 r  LFSR/between_i_1/O
                         net (fo=1, routed)           0.000     0.865    game/between_reg_1
    SLICE_X63Y65         FDRE                                         r  game/between_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.907ns  (logic 0.225ns (24.749%)  route 0.683ns (75.251%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.683     0.907    LFSR/rst_IBUF
    SLICE_X63Y67         FDRE                                         r  LFSR/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.907ns  (logic 0.225ns (24.749%)  route 0.683ns (75.251%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.683     0.907    LFSR/rst_IBUF
    SLICE_X63Y67         FDRE                                         r  LFSR/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.907ns  (logic 0.225ns (24.749%)  route 0.683ns (75.251%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.683     0.907    LFSR/rst_IBUF
    SLICE_X63Y67         FDRE                                         r  LFSR/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.225ns (24.713%)  route 0.684ns (75.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.684     0.909    LFSR/rst_IBUF
    SLICE_X64Y67         FDRE                                         r  LFSR/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.225ns (24.713%)  route 0.684ns (75.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.684     0.909    LFSR/rst_IBUF
    SLICE_X64Y67         FDRE                                         r  LFSR/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[4]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.225ns (24.713%)  route 0.684ns (75.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.684     0.909    LFSR/rst_IBUF
    SLICE_X64Y67         FDRE                                         r  LFSR/q_reg[4]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LFSR/q_reg[5]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.909ns  (logic 0.225ns (24.713%)  route 0.684ns (75.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
    J2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.684     0.909    LFSR/rst_IBUF
    SLICE_X64Y67         FDRE                                         r  LFSR/q_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------





