digraph "CFG for '_Z29chol_kernel_optimized_div_oldPfii' function" {
	label="CFG for '_Z29chol_kernel_optimized_div_oldPfii' function";

	Node0x61b17a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = sub nsw i32 0, %11\l  %13 = icmp eq i32 %10, %12\l  br i1 %13, label %14, label %53\l|{<s0>T|<s1>F}}"];
	Node0x61b17a0:s0 -> Node0x61b36e0;
	Node0x61b17a0:s1 -> Node0x61b3770;
	Node0x61b36e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%14:\l14:                                               \l  %15 = shl i32 %1, 11\l  %16 = mul i32 %1, 2049\l  %17 = zext i32 %16 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %0, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = fcmp olt float %19, 0x39F0000000000000\l  %21 = select i1 %20, float 0x41F0000000000000, float 1.000000e+00\l  %22 = fmul float %19, %21\l  %23 = tail call float @llvm.sqrt.f32(float %22)\l  %24 = bitcast float %23 to i32\l  %25 = add nsw i32 %24, -1\l  %26 = bitcast i32 %25 to float\l  %27 = add nsw i32 %24, 1\l  %28 = bitcast i32 %27 to float\l  %29 = tail call i1 @llvm.amdgcn.class.f32(float %22, i32 608)\l  %30 = select i1 %20, float 0x3EF0000000000000, float 1.000000e+00\l  %31 = fneg float %28\l  %32 = tail call float @llvm.fma.f32(float %31, float %23, float %22)\l  %33 = fcmp ogt float %32, 0.000000e+00\l  %34 = fneg float %26\l  %35 = tail call float @llvm.fma.f32(float %34, float %23, float %22)\l  %36 = fcmp ole float %35, 0.000000e+00\l  %37 = select i1 %36, float %26, float %23\l  %38 = select i1 %33, float %28, float %37\l  %39 = fmul float %30, %38\l  %40 = select i1 %29, float %22, float %39\l  store float %40, float addrspace(1)* %18, align 4, !tbaa !7\l  %41 = add i32 %1, 1\l  %42 = icmp ult i32 %41, 2048\l  br i1 %42, label %43, label %53\l|{<s0>T|<s1>F}}"];
	Node0x61b36e0:s0 -> Node0x61b6a60;
	Node0x61b36e0:s1 -> Node0x61b3770;
	Node0x61b6a60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  %44 = phi i32 [ %51, %43 ], [ %41, %14 ]\l  %45 = load float, float addrspace(1)* %18, align 4, !tbaa !7\l  %46 = add i32 %44, %15\l  %47 = zext i32 %46 to i64\l  %48 = getelementptr inbounds float, float addrspace(1)* %0, i64 %47\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !7\l  %50 = fdiv contract float %49, %45\l  store float %50, float addrspace(1)* %48, align 4, !tbaa !7\l  %51 = add nuw nsw i32 %44, 1\l  %52 = icmp ult i32 %44, 2047\l  br i1 %52, label %43, label %53, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x61b6a60:s0 -> Node0x61b6a60;
	Node0x61b6a60:s1 -> Node0x61b3770;
	Node0x61b3770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%53:\l53:                                               \l  ret void\l}"];
}
