{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1495203294525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1495203294526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 17:14:54 2017 " "Processing started: Fri May 19 17:14:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1495203294526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203294526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_new -c lab6_new " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_new -c lab6_new" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203294527 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1495203294860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_new " "Found entity 1: lab6_new" {  } { { "lab6_new.bdf" "" { Schematic "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/lab6_new.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495203311260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203311260 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab6_1.v(19) " "Verilog HDL information at lab6_1.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "lab6_1.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/lab6_1.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1495203311262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab6_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_1 " "Found entity 1: lab6_1" {  } { { "lab6_1.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/lab6_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495203311262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203311262 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "out_w.v(9) " "Verilog HDL information at out_w.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "out_w.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/out_w.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1495203311263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_w.v 1 1 " "Found 1 design units, including 1 entities, in source file out_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_W " "Found entity 1: out_W" {  } { { "out_w.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/out_w.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495203311263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203311263 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reset.v(9) " "Verilog HDL information at reset.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "reset.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/reset.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1495203311264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.v 1 1 " "Found 1 design units, including 1 entities, in source file reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495203311264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203311264 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_clk.v(8) " "Verilog HDL information at my_clk.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "my_clk.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/my_clk.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1495203311264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clk " "Found entity 1: my_clk" {  } { { "my_clk.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/my_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495203311265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203311265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/tst_bnch.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/tst_bnch.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_bnch " "Found entity 1: tst_bnch" {  } { { "simulation/modelsim/tst_bnch.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/simulation/modelsim/tst_bnch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1495203311266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203311266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out tst_bnch.v(4) " "Verilog HDL Implicit Net warning at tst_bnch.v(4): created implicit net for \"out\"" {  } { { "simulation/modelsim/tst_bnch.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/simulation/modelsim/tst_bnch.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495203311266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset tst_bnch.v(4) " "Verilog HDL Implicit Net warning at tst_bnch.v(4): created implicit net for \"reset\"" {  } { { "simulation/modelsim/tst_bnch.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/simulation/modelsim/tst_bnch.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495203311266 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "currState tst_bnch.v(4) " "Verilog HDL Implicit Net warning at tst_bnch.v(4): created implicit net for \"currState\"" {  } { { "simulation/modelsim/tst_bnch.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/simulation/modelsim/tst_bnch.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495203311266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_1 " "Elaborating entity \"lab6_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1495203311334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab6_1.v(31) " "Verilog HDL assignment warning at lab6_1.v(31): truncated value with size 32 to match size of target (4)" {  } { { "lab6_1.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/lab6_1.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1495203311336 "|lab6_1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reset GND " "Pin \"reset\" is stuck at GND" {  } { { "lab6_1.v" "" { Text "/home/oleglevin/quartus_labs/lab6_quart_new/lab6_quartus_new/lab6_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1495203311691 "|lab6_1|reset"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1495203311691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1495203311740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1495203312126 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1495203312126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1495203312168 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1495203312168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1495203312168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1495203312168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1221 " "Peak virtual memory: 1221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1495203312179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 17:15:12 2017 " "Processing ended: Fri May 19 17:15:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1495203312179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1495203312179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1495203312179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1495203312179 ""}
