============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 16:55:10 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 13 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 0010111001111000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=154) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=154) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 2193/49 useful/useless nets, 1145/35 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-1032 : 1790/18 useful/useless nets, 1606/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1774/16 useful/useless nets, 1594/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 490 better
SYN-1014 : Optimize round 2
SYN-1032 : 1388/60 useful/useless nets, 1208/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 31 instances.
SYN-2501 : Optimize round 1, 64 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1890/2 useful/useless nets, 1714/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 250 (3.60), #lev = 6 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 248 (3.67), #lev = 5 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 681 instances into 248 LUTs, name keeping = 73%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 454 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.272767s wall, 1.187500s user + 0.093750s system = 1.281250s CPU (100.7%)

RUN-1004 : used memory is 118 MB, reserved memory is 82 MB, peak memory is 123 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U5/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U6/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (320 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4024 : Net "U6/State_n" drives clk pins.
SYN-4024 : Net "U6/rTX_n1" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net U6/State_n as clock net
SYN-4025 : Tag rtl::Net U6/rTX_n1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 175 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U6/State_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U6/rTX_n1 to drive 2 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1121 instances
RUN-0007 : 409 luts, 540 seqs, 81 mslices, 53 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1297 nets
RUN-1001 : 656 nets have 2 pins
RUN-1001 : 544 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     32      
RUN-1001 :   No   |  No   |  Yes  |     168     
RUN-1001 :   No   |  Yes  |  No   |     16      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     316     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |   5   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1119 instances, 409 luts, 540 seqs, 134 slices, 26 macros(134 instances: 81 mslices 53 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 323607
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1119.
PHY-3001 : End clustering;  0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 208541, overlap = 4.5
PHY-3002 : Step(2): len = 146015, overlap = 9
PHY-3002 : Step(3): len = 108362, overlap = 9
PHY-3002 : Step(4): len = 87711.5, overlap = 11.25
PHY-3002 : Step(5): len = 74627.7, overlap = 11.25
PHY-3002 : Step(6): len = 67317.6, overlap = 11.25
PHY-3002 : Step(7): len = 55373.2, overlap = 11.25
PHY-3002 : Step(8): len = 50085.9, overlap = 11.25
PHY-3002 : Step(9): len = 45408.6, overlap = 11.25
PHY-3002 : Step(10): len = 38522.2, overlap = 11.5625
PHY-3002 : Step(11): len = 34369.3, overlap = 11.625
PHY-3002 : Step(12): len = 34407, overlap = 11.25
PHY-3002 : Step(13): len = 32781, overlap = 11.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.53058e-05
PHY-3002 : Step(14): len = 33337.5, overlap = 9.6875
PHY-3002 : Step(15): len = 33082.3, overlap = 7.75
PHY-3002 : Step(16): len = 30853.4, overlap = 1.375
PHY-3002 : Step(17): len = 29670.5, overlap = 5.6875
PHY-3002 : Step(18): len = 28377.3, overlap = 10.1875
PHY-3002 : Step(19): len = 28163.5, overlap = 10.1875
PHY-3002 : Step(20): len = 27763.1, overlap = 10.3125
PHY-3002 : Step(21): len = 27858.5, overlap = 7.9375
PHY-3002 : Step(22): len = 27771.8, overlap = 7.9375
PHY-3002 : Step(23): len = 27757.1, overlap = 7.875
PHY-3002 : Step(24): len = 27740, overlap = 5.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.06117e-05
PHY-3002 : Step(25): len = 27800.7, overlap = 5.625
PHY-3002 : Step(26): len = 27792.3, overlap = 5.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000141223
PHY-3002 : Step(27): len = 27664.5, overlap = 5.8125
PHY-3002 : Step(28): len = 27608.9, overlap = 5.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010833s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(29): len = 26961.6, overlap = 11.5938
PHY-3002 : Step(30): len = 27227.3, overlap = 11.0312
PHY-3002 : Step(31): len = 25446, overlap = 14.75
PHY-3002 : Step(32): len = 26168.6, overlap = 15.6875
PHY-3002 : Step(33): len = 25590.8, overlap = 15.625
PHY-3002 : Step(34): len = 24881.6, overlap = 17.5938
PHY-3002 : Step(35): len = 24316.8, overlap = 16.5312
PHY-3002 : Step(36): len = 23215.3, overlap = 16.3438
PHY-3002 : Step(37): len = 22688.3, overlap = 16.875
PHY-3002 : Step(38): len = 22756.5, overlap = 17.875
PHY-3002 : Step(39): len = 22456.2, overlap = 15.25
PHY-3002 : Step(40): len = 22247.1, overlap = 17.4375
PHY-3002 : Step(41): len = 21711.8, overlap = 20.1562
PHY-3002 : Step(42): len = 21776, overlap = 20.625
PHY-3002 : Step(43): len = 21127.5, overlap = 21.5
PHY-3002 : Step(44): len = 21214.6, overlap = 22.25
PHY-3002 : Step(45): len = 20700.6, overlap = 23.5312
PHY-3002 : Step(46): len = 20710, overlap = 25.1875
PHY-3002 : Step(47): len = 20793.6, overlap = 26.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02732e-05
PHY-3002 : Step(48): len = 20163.7, overlap = 26.625
PHY-3002 : Step(49): len = 20297.9, overlap = 26.3125
PHY-3002 : Step(50): len = 20480.2, overlap = 25.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.05464e-05
PHY-3002 : Step(51): len = 20179.5, overlap = 23.5938
PHY-3002 : Step(52): len = 20371.5, overlap = 23.2188
PHY-3002 : Step(53): len = 21103.6, overlap = 17.8125
PHY-3002 : Step(54): len = 21268.2, overlap = 16.5625
PHY-3002 : Step(55): len = 20245.1, overlap = 15.125
PHY-3002 : Step(56): len = 20352.2, overlap = 14.6562
PHY-3002 : Step(57): len = 20352.2, overlap = 14.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.70499e-06
PHY-3002 : Step(58): len = 20314.8, overlap = 44.75
PHY-3002 : Step(59): len = 20415.6, overlap = 44.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.741e-05
PHY-3002 : Step(60): len = 20879, overlap = 39.9688
PHY-3002 : Step(61): len = 21240.6, overlap = 38.6562
PHY-3002 : Step(62): len = 22000.3, overlap = 36.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.482e-05
PHY-3002 : Step(63): len = 21582.7, overlap = 33.1875
PHY-3002 : Step(64): len = 21770.9, overlap = 32.5938
PHY-3002 : Step(65): len = 22374.5, overlap = 32.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.96399e-05
PHY-3002 : Step(66): len = 22584.4, overlap = 29.625
PHY-3002 : Step(67): len = 22910.4, overlap = 28.0625
PHY-3002 : Step(68): len = 23226.1, overlap = 27.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00013928
PHY-3002 : Step(69): len = 22581.6, overlap = 24.25
PHY-3002 : Step(70): len = 22691.5, overlap = 25.1875
PHY-3002 : Step(71): len = 23011.1, overlap = 25.125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 70.34 peak overflow 3.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1297.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25520, over cnt = 115(0%), over = 428, worst = 16
PHY-1001 : End global iterations;  0.060757s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (154.3%)

PHY-1001 : Congestion index: top1 = 27.69, top5 = 15.05, top10 = 8.86, top15 = 6.06.
PHY-1001 : End incremental global routing;  0.115260s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (122.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5407, tnet num: 1295, tinst num: 1119, tnode num: 7385, tedge num: 8858.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.147542s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.279910s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (106.1%)

OPT-1001 : Current memory(MB): used = 173, reserve = 137, peak = 173.
OPT-1001 : End physical optimization;  0.293853s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (186.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 409 LUT to BLE ...
SYN-4008 : Packed 409 LUT and 128 SEQ to BLE.
SYN-4003 : Packing 412 remaining SEQ's ...
SYN-4005 : Packed 234 SEQ with LUT/SLICE
SYN-4006 : 76 single LUT's are left
SYN-4006 : 178 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 587/771 primitive instances ...
PHY-3001 : End packing;  0.040277s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.4%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 501 instances
RUN-1001 : 231 mslices, 232 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1176 nets
RUN-1001 : 495 nets have 2 pins
RUN-1001 : 579 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 499 instances, 463 slices, 26 macros(134 instances: 81 mslices 53 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 24411, Over = 35.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.41481e-05
PHY-3002 : Step(72): len = 23443.7, overlap = 36.25
PHY-3002 : Step(73): len = 23501.3, overlap = 37
PHY-3002 : Step(74): len = 23580.2, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.82962e-05
PHY-3002 : Step(75): len = 23824.3, overlap = 37
PHY-3002 : Step(76): len = 24130.5, overlap = 34.25
PHY-3002 : Step(77): len = 24665, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.65925e-05
PHY-3002 : Step(78): len = 24974.4, overlap = 34.5
PHY-3002 : Step(79): len = 25253.8, overlap = 34.25
PHY-3002 : Step(80): len = 25683, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.118350s wall, 0.109375s user + 0.296875s system = 0.406250s CPU (343.3%)

PHY-3001 : Trial Legalized: Len = 36769.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000330339
PHY-3002 : Step(81): len = 30999.4, overlap = 8
PHY-3002 : Step(82): len = 29731.3, overlap = 9.75
PHY-3002 : Step(83): len = 28730, overlap = 14
PHY-3002 : Step(84): len = 27980.1, overlap = 15.5
PHY-3002 : Step(85): len = 27726.4, overlap = 15
PHY-3002 : Step(86): len = 27504.1, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000660678
PHY-3002 : Step(87): len = 27568.2, overlap = 15
PHY-3002 : Step(88): len = 27612.2, overlap = 14.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00132136
PHY-3002 : Step(89): len = 27723.5, overlap = 14.25
PHY-3002 : Step(90): len = 27765.1, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004792s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (326.1%)

PHY-3001 : Legalized: Len = 32063.3, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004182s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 19 instances has been re-located, deltaX = 3, deltaY = 16, maxDist = 1.
PHY-3001 : Final: Len = 32703.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/1176.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38080, over cnt = 139(0%), over = 218, worst = 5
PHY-1002 : len = 39240, over cnt = 61(0%), over = 74, worst = 5
PHY-1002 : len = 40256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117119s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (160.1%)

PHY-1001 : Congestion index: top1 = 27.78, top5 = 19.69, top10 = 13.19, top15 = 9.28.
PHY-1001 : End incremental global routing;  0.174442s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (134.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4672, tnet num: 1174, tinst num: 499, tnode num: 6056, tedge num: 7899.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.154188s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.346054s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (117.4%)

OPT-1001 : Current memory(MB): used = 176, reserve = 140, peak = 176.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1000/1176.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004609s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.78, top5 = 19.69, top10 = 13.19, top15 = 9.28.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.413793
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.420452s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (167.2%)

RUN-1003 : finish command "place" in  3.296480s wall, 4.234375s user + 4.406250s system = 8.640625s CPU (262.1%)

RUN-1004 : used memory is 157 MB, reserved memory is 120 MB, peak memory is 178 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 501 instances
RUN-1001 : 231 mslices, 232 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1176 nets
RUN-1001 : 495 nets have 2 pins
RUN-1001 : 579 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4672, tnet num: 1174, tinst num: 499, tnode num: 6056, tedge num: 7899.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 231 mslices, 232 lslices, 25 pads, 5 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1174 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 658 clock pins, and constraint 1384 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37888, over cnt = 136(0%), over = 220, worst = 5
PHY-1002 : len = 38904, over cnt = 66(0%), over = 87, worst = 5
PHY-1002 : len = 39952, over cnt = 3(0%), over = 8, worst = 5
PHY-1002 : len = 40080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132589s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (129.6%)

PHY-1001 : Congestion index: top1 = 27.78, top5 = 19.65, top10 = 13.09, top15 = 9.23.
PHY-1001 : End global routing;  0.188928s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (115.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 203, reserve = 167, peak = 218.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance TX_Pin_Out_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U6/State_n_syn_5 will be merged with clock U6/State_n
PHY-1001 : clock net U6/rTX_n1_syn_5 will be merged with clock U6/rTX_n1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 469, reserve = 437, peak = 469.
PHY-1001 : End build detailed router design. 3.105140s wall, 3.062500s user + 0.046875s system = 3.109375s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 31976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.227673s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 500, reserve = 470, peak = 500.
PHY-1001 : End phase 1; 2.233112s wall, 2.218750s user + 0.015625s system = 2.234375s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 167656, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 501, reserve = 470, peak = 501.
PHY-1001 : End initial routed; 1.518332s wall, 1.828125s user + 0.156250s system = 1.984375s CPU (130.7%)

PHY-1001 : Current memory(MB): used = 501, reserve = 470, peak = 501.
PHY-1001 : End phase 2; 1.518443s wall, 1.828125s user + 0.156250s system = 1.984375s CPU (130.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 167624, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.021935s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 167640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.012817s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.120758s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (103.5%)

PHY-1001 : Current memory(MB): used = 514, reserve = 482, peak = 514.
PHY-1001 : End phase 3; 0.267371s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (99.3%)

PHY-1003 : Routed, final wirelength = 167640
PHY-1001 : Current memory(MB): used = 514, reserve = 483, peak = 514.
PHY-1001 : End export database. 0.008993s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.7%)

PHY-1001 : End detail routing;  7.328618s wall, 7.531250s user + 0.265625s system = 7.796875s CPU (106.4%)

RUN-1003 : finish command "route" in  7.776652s wall, 7.968750s user + 0.296875s system = 8.265625s CPU (106.3%)

RUN-1004 : used memory is 449 MB, reserved memory is 418 MB, peak memory is 514 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      704   out of  19600    3.59%
#reg                      546   out of  19600    2.79%
#le                       882
  #lut only               336   out of    882   38.10%
  #reg only               178   out of    882   20.18%
  #lut&reg                368   out of    882   41.72%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       5   out of     16   31.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck           174
#2        CLK_500K             GCLK               mslice             CLK_500K_reg_syn_5.q1      115
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di               33
#4        U5/SingleNum_n       GCLK               lslice             U5/SingleNum_n_syn_7.f0    7
#5        U6/State_n           GCLK               mslice             U6/rTX_n1_syn_10.f0        3
#6        U6/rTX_n1            GCLK               lslice             U6/State_n_syn_11.f0       2


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |882    |570     |134     |560     |5       |0       |
|  U1                                 |detect_module       |1      |0       |0       |1       |0       |0       |
|  U2                                 |rx_bps_module       |21     |17      |4       |13      |0       |0       |
|  U3                                 |rx_control_module   |36     |31      |5       |18      |0       |0       |
|  U5                                 |Digitron_NumDisplay |143    |123     |18      |47      |0       |0       |
|  U6                                 |tx_control_module   |12     |12      |0       |6       |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |638    |366     |97      |449     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |638    |366     |97      |449     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |308    |145     |0       |304     |0       |0       |
|        reg_inst                     |register            |305    |142     |0       |301     |0       |0       |
|        tap_inst                     |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger             |330    |221     |97      |145     |0       |0       |
|        bus_inst                     |bus_top             |124    |79      |40      |54      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det             |26     |12      |10      |6       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det             |22     |14      |8       |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |14     |8       |6       |6       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |44     |27      |16      |14      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det             |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det             |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det             |3      |3       |0       |3       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |114    |85      |29      |56      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       470   
    #2          2       422   
    #3          3       115   
    #4          4        40   
    #5        5-10       65   
    #6        11-50      27   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.75            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: f36bf39f095aee49badff405f4c2d7b53e9089c2296f0346e8b394d990307294 -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 662
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1176, pip num: 10978
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1318 valid insts, and 29670 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101100010111001111000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.595711s wall, 12.812500s user + 0.234375s system = 13.046875s CPU (817.6%)

RUN-1004 : used memory is 454 MB, reserved memory is 428 MB, peak memory is 648 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_165510.log"
