#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  4 13:11:09 2022
# Process ID: 4680
# Current directory: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15232 C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.xpr
# Log file: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/vivado.log
# Journal file: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.xpr
INFO: [Project 1-313] Project file moved from 'C:/XProjects/miks_lab_4/PitayaFiles/projects' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_c_counter_binary_0_0
system_fir_compiler_1_0
system_pll_0_0
system_clk_wiz_0_0
system_ps_0_axi_periph_0
system_const_0_0
system_xbar_0
system_subset_0_0
system_const_1_0
system_conv_0_0
system_xlslice_0_1
system_xlconstant_0_0
system_xlconstant_1_0
system_xlconstant_0_1
system_auto_pc_0

INFO: [Project 1-230] Project 'bpsk_mod.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.863 ; gain = 0.000
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {system_xlconstant_0_0 system_xlconstant_1_0 system_fir_compiler_1_0 system_subset_0_0 system_ps_0_axi_periph_0 system_clk_wiz_0_0 system_c_counter_binary_0_0 system_pll_0_0 system_const_1_0 system_xlconstant_0_1 system_conv_0_0 system_const_0_0 system_xlslice_0_1}] -log ip_upgrade.log
Reading block design file <C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:2.0 - adc_0
Adding component instance block -- pavel-demin:user:axi_cfg_register:1.0 - cfg_0
Adding component instance block -- pavel-demin:user:axis_ram_writer:1.0 - writer_0
Adding component instance block -- pavel-demin:user:axi_sts_register:1.0 - sts_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - conv_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - pll_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - subset_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:module_ref:aresetn_gen:1.0 - aresetn_gen_0
Adding component instance block -- xilinx.com:module_ref:status_reg_conc:1.0 - status_reg_conc_0
Adding component instance block -- xilinx.com:module_ref:fir_filt_reg:1.0 - fir_filt_reg_0
Adding component instance block -- xilinx.com:module_ref:dac_reg:1.0 - dac_reg_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:clocker2:1.0 - clocker2_0
Successfully read diagram <system> from block design file <C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/system.bd>
Upgrading 'C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3422] Upgraded system_c_counter_binary_0_0 (Binary Counter 12.0) from revision 12 to revision 14
INFO: [IP_Flow 19-3422] Upgraded system_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 2 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_const_0_0 (Constant 1.1) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded system_const_1_0 (Constant 1.1) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded system_conv_0_0 (AXI4-Stream Data Width Converter 1.1) from revision 17 to revision 21
INFO: [IP_Flow 19-3422] Upgraded system_fir_compiler_1_0 (FIR Compiler 7.2) from revision 11 to revision 15
INFO: [IP_Flow 19-3422] Upgraded system_pll_0_0 (Clocking Wizard 6.0) from revision 2 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_ps_0_axi_periph_0 (AXI Interconnect 2.1) from revision 19 to revision 23
INFO: [IP_Flow 19-3422] Upgraded system_subset_0_0 (AXI4-Stream Subset Converter 1.1) from revision 18 to revision 22
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_0_0 (Constant 1.1) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_0_1 (Constant 1.1) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_1_0 (Constant 1.1) from revision 5 to revision 7
INFO: [IP_Flow 19-3422] Upgraded system_xlslice_0_1 (Slice 1.0) from revision 1 to revision 2
Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1134.402 ; gain = 126.539
export_ip_user_files -of_objects [get_ips {system_xlconstant_0_0 system_xlconstant_1_0 system_fir_compiler_1_0 system_subset_0_0 system_ps_0_axi_periph_0 system_clk_wiz_0_0 system_c_counter_binary_0_0 system_pll_0_0 system_const_1_0 system_xlconstant_0_1 system_conv_0_0 system_const_0_0 system_xlslice_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/system.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /fir_filt_reg_0/s_axis_data have been updated from connected ip, but BD cell '/fir_filt_reg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 1} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </fir_filt_reg_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_0/aclk have been updated from connected ip, but BD cell '/adc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </adc_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cfg_0/aclk have been updated from connected ip, but BD cell '/cfg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </cfg_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /writer_0/aclk have been updated from connected ip, but BD cell '/writer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </writer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /sts_0/aclk have been updated from connected ip, but BD cell '/sts_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </sts_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dac_reg_0/dac_ch0
/dac_reg_0/dac_ch1

Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pll_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cfg_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/ip/system_subset_0_0/system_subset_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block subset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block writer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sts_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_red_pitaya_dac_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_compiler_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clocker2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_filt_reg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aresetn_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block status_reg_conc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac_reg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1368.363 ; gain = 233.961
export_ip_user_files -of_objects [get_files C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/system.bd] -directory C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.ip_user_files -ipstatic_source_dir C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.cache/compile_simlib/modelsim} {questa=C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.cache/compile_simlib/questa} {riviera=C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.cache/compile_simlib/riviera} {activehdl=C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler:6.0 dds_compiler_0
endgroup
set_property -dict [list CONFIG.DDS_Clock_Rate {125} CONFIG.Spurious_Free_Dynamic_Range {96} CONFIG.Frequency_Resolution {0.1} CONFIG.Has_Phase_Out {false} CONFIG.Output_Frequency1 {10} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {31} CONFIG.Output_Width {16} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {8} CONFIG.PINC1 {1010001111010111000010100011}] [get_bd_cells dds_compiler_0]
set_property location {6 1668 433} [get_bd_cells dds_compiler_0]
set_property location {7 2015 166} [get_bd_cells dds_compiler_0]
connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins pll_0/clk_out1]
startgroup
set_property -dict [list CONFIG.Output_Selection {Sine}] [get_bd_cells dds_compiler_0]
endgroup
set_property location {6 2053 173} [get_bd_cells dds_compiler_0]
startgroup
connect_bd_net [get_bd_pins dds_compiler_0/m_axis_data_tdata] [get_bd_pins dac_reg_0/dac_ch0]
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/m_axis_data_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
endgroup
set_property location {7 2414 183} [get_bd_cells dds_compiler_0]
save_bd_design
Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /fir_filt_reg_0/s_axis_data have been updated from connected ip, but BD cell '/fir_filt_reg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 1} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </fir_filt_reg_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_0/aclk have been updated from connected ip, but BD cell '/adc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </adc_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cfg_0/aclk have been updated from connected ip, but BD cell '/cfg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </cfg_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /writer_0/aclk have been updated from connected ip, but BD cell '/writer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </writer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /sts_0/aclk have been updated from connected ip, but BD cell '/sts_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </sts_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dac_reg_0/dac_ch1

Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/synth/system.hwdef
[Wed May  4 13:28:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.runs/synth_1/runme.log
[Wed May  4 13:28:06 2022] Launched impl_1...
Run output will be captured here: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1473.398 ; gain = 0.000
connect_bd_net [get_bd_pins dac_reg_0/dac_ch1] [get_bd_pins dds_compiler_0/m_axis_data_tdata]
delete_bd_objs [get_bd_nets dds_compiler_0_m_axis_data_tdata]
connect_bd_net [get_bd_pins dac_reg_0/dac_ch0] [get_bd_pins pll_0/clk_out1]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins dac_reg_0/dac_ch0] [get_bd_pins pll_0/clk_out1]'
connect_bd_net [get_bd_pins dac_reg_0/dac_ch0] [get_bd_pins dds_compiler_0/m_axis_data_tdata]
WARNING: [BD 41-1306] The connection to interface pin </dds_compiler_0/m_axis_data_tdata> is being overridden by the user with net <dds_compiler_0_m_axis_data_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_DATA>.
connect_bd_net [get_bd_pins dac_reg_0/dac_ch1] [get_bd_pins dds_compiler_0/m_axis_data_tdata]
save_bd_design
Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /fir_filt_reg_0/s_axis_data have been updated from connected ip, but BD cell '/fir_filt_reg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 1} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </fir_filt_reg_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_0/aclk have been updated from connected ip, but BD cell '/adc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </adc_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cfg_0/aclk have been updated from connected ip, but BD cell '/cfg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </cfg_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /writer_0/aclk have been updated from connected ip, but BD cell '/writer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </writer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /sts_0/aclk have been updated from connected ip, but BD cell '/sts_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </sts_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/synth/system.hwdef
[Wed May  4 13:55:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.runs/synth_1/runme.log
[Wed May  4 13:55:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.895 ; gain = 13.695
expected number but got ""
ERROR: [IP_Flow 19-3317] Tcl Error found in 'validate_PARAM_VALUE.CONST_VAL' method. expected number but got ""
startgroup
set_property -dict [list CONFIG.CONST_VAL {1}] [get_bd_cells xlconstant_1]
endgroup
save_bd_design
Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:fir_compiler:7.2-913] /fir_compiler_1 Data_Fractional_Bits has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /pll_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /fir_filt_reg_0/s_axis_data have been updated from connected ip, but BD cell '/fir_filt_reg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 16} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 1} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 16 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </fir_filt_reg_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /adc_0/aclk have been updated from connected ip, but BD cell '/adc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </adc_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /cfg_0/aclk have been updated from connected ip, but BD cell '/cfg_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </cfg_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /writer_0/aclk have been updated from connected ip, but BD cell '/writer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </writer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /sts_0/aclk have been updated from connected ip, but BD cell '/sts_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </sts_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/synth/system.hwdef
[Wed May  4 14:03:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.runs/synth_1/runme.log
[Wed May  4 14:03:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1509.684 ; gain = 1.035
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {1} CONFIG.PCW_SPI1_SPI1_IO {MIO 10 .. 15} CONFIG.PCW_SPI1_GRP_SS1_ENABLE {1}] [get_bd_cells ps_0]
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : <C:\Users\gkaretka\Documents\GitHub\b-thesis-code\fpga\PitayaFiles\projects\bpsk_mod.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/gkaretka/Documents/GitHub/b-thesis-code/fpga/PitayaFiles/projects/bpsk_mod.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  4 14:44:22 2022...
