# Exercise 2 - 1 bit ALU

### 1 BIT ALU - Behavioral model implementation based on Gate level model and Truth table:
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%202%20-%20ALU/pics/GateLevelModel.png)
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%202%20-%20ALU/pics/TruthTable.png)

#### <ins>RTL</ins>:
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%202%20-%20ALU/pics/RTL.png)
#### <ins>Modelsim Simulation simulation:</ins>
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%202%20-%20ALU/pics/TB_Waveform.png)
