// Seed: 201421669
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype id_1
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    inout id_5
);
  logic id_6;
endmodule
