//
// Generated by Bluespec Compiler, version 2025.01.1 (build 65e3a87a)
//
// On Mon Aug 11 17:01:27 PDT 2025
//
//
// Ports:
// Name                         I/O  size props
// RDY_enq                        O     1
// deq                            O    32 reg
// RDY_deq                        O     1 reg
// isReady                        O     1 reg
// RDY_isReady                    O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// enq_x                          I    32 reg
// enq_func                       I     3 reg
// EN_enq                         I     1
// EN_deq                         I     1
//
// Combinational paths from inputs to outputs:
//   EN_deq -> RDY_enq
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkTranscendentalUnit(CLK,
			    RST_N,

			    enq_x,
			    enq_func,
			    EN_enq,
			    RDY_enq,

			    EN_deq,
			    deq,
			    RDY_deq,

			    isReady,
			    RDY_isReady);
  input  CLK;
  input  RST_N;

  // action method enq
  input  [31 : 0] enq_x;
  input  [2 : 0] enq_func;
  input  EN_enq;
  output RDY_enq;

  // actionvalue method deq
  input  EN_deq;
  output [31 : 0] deq;
  output RDY_deq;

  // value method isReady
  output isReady;
  output RDY_isReady;

  // signals for module outputs
  wire [31 : 0] deq;
  wire RDY_deq, RDY_enq, RDY_isReady, isReady;

  // register two_over_pi_reg
  reg [199 : 0] two_over_pi_reg;
  wire [199 : 0] two_over_pi_reg$D_IN;
  wire two_over_pi_reg$EN;

  // ports of submodule output_fifo
  reg [31 : 0] output_fifo$D_IN;
  wire [31 : 0] output_fifo$D_OUT;
  wire output_fifo$CLR,
       output_fifo$DEQ,
       output_fifo$EMPTY_N,
       output_fifo$ENQ,
       output_fifo$FULL_N;

  // ports of submodule stage1_fifo
  wire [34 : 0] stage1_fifo$D_IN, stage1_fifo$D_OUT;
  wire stage1_fifo$CLR,
       stage1_fifo$DEQ,
       stage1_fifo$EMPTY_N,
       stage1_fifo$ENQ,
       stage1_fifo$FULL_N;

  // ports of submodule stage2_fifo
  wire [38 : 0] stage2_fifo$D_IN, stage2_fifo$D_OUT;
  wire stage2_fifo$CLR,
       stage2_fifo$DEQ,
       stage2_fifo$EMPTY_N,
       stage2_fifo$ENQ,
       stage2_fifo$FULL_N;

  // ports of submodule stage3_fifo
  wire [80 : 0] stage3_fifo$D_IN, stage3_fifo$D_OUT;
  wire stage3_fifo$CLR,
       stage3_fifo$DEQ,
       stage3_fifo$EMPTY_N,
       stage3_fifo$ENQ,
       stage3_fifo$FULL_N;

  // ports of submodule stage4_fifo
  wire [82 : 0] stage4_fifo$D_IN, stage4_fifo$D_OUT;
  wire stage4_fifo$CLR,
       stage4_fifo$DEQ,
       stage4_fifo$EMPTY_N,
       stage4_fifo$ENQ,
       stage4_fifo$FULL_N;

  // ports of submodule stage5_fifo
  wire [90 : 0] stage5_fifo$D_IN, stage5_fifo$D_OUT;
  wire stage5_fifo$CLR,
       stage5_fifo$DEQ,
       stage5_fifo$EMPTY_N,
       stage5_fifo$ENQ,
       stage5_fifo$FULL_N;

  // ports of submodule stage6_fifo
  wire [242 : 0] stage6_fifo$D_IN, stage6_fifo$D_OUT;
  wire stage6_fifo$CLR,
       stage6_fifo$DEQ,
       stage6_fifo$EMPTY_N,
       stage6_fifo$ENQ,
       stage6_fifo$FULL_N;

  // ports of submodule stage7_fifo
  wire [114 : 0] stage7_fifo$D_IN, stage7_fifo$D_OUT;
  wire stage7_fifo$CLR,
       stage7_fifo$DEQ,
       stage7_fifo$EMPTY_N,
       stage7_fifo$ENQ,
       stage7_fifo$FULL_N;

  // ports of submodule stage8_fifo
  wire [73 : 0] stage8_fifo$D_IN, stage8_fifo$D_OUT;
  wire stage8_fifo$CLR,
       stage8_fifo$DEQ,
       stage8_fifo$EMPTY_N,
       stage8_fifo$ENQ,
       stage8_fifo$FULL_N;

  // remaining internal signals
  reg [63 : 0] big_mantissa__h19983,
	       big_mantissa__h20017,
	       v__h64952,
	       y_avValue_snd_fst__h43309,
	       y_avValue_snd_snd_fst__h62770,
	       y_avValue_snd_snd_snd__h62771;
  reg [33 : 0] y_avValue_fst__h66032, y_avValue_snd_fst__h20158;
  reg [32 : 0] CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_1_CONCAT__ETC__q29;
  reg [31 : 0] v__h98656,
	       y_avValue_snd_fst__h66071,
	       y_avValue_snd_snd_snd__h20164,
	       y_avValue_snd_snd_snd_snd__h1602;
  reg [27 : 0] CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1,
	       CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17,
	       CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9,
	       IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892,
	       coeffs_c0__h50923,
	       coeffs_c0__h51325,
	       coeffs_c0__h52111,
	       coeffs_c0__h59765,
	       coeffs_c0__h61612,
	       poly_var___1__h42288,
	       x__h43377,
	       y_avValue_snd_fst__h42162;
  reg [19 : 0] CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3,
	       CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4,
	       CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11,
	       IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251,
	       coeffs_c1__h50924,
	       coeffs_c1__h51326,
	       coeffs_c1__h52112,
	       coeffs_c1__h59766,
	       coeffs_c1__h61613,
	       coeffs_c1__h61679;
  reg [13 : 0] CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5,
	       CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15,
	       CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14,
	       IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119,
	       coeffs_c2__h50925,
	       coeffs_c2__h51327,
	       coeffs_c2__h52113,
	       coeffs_c2__h59767,
	       coeffs_c2__h61614,
	       x__h63846;
  reg [11 : 0] y_avValue_fst__h42120;
  reg [8 : 0] CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_0_CONCA_ETC__q30,
	      CASE_stage5_fifoD_OUT_BITS_41_TO_39_0_IF_stag_ETC__q32,
	      IF_stage2_fifo_first__3_BITS_5_TO_3_6_EQ_0_7_O_ETC___d310;
  reg [2 : 0] CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_1_0x7F80_ETC__q22,
	      CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q20,
	      CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q21,
	      CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_stage2_fi_ETC__q28,
	      CASE_stage7_fifoD_OUT_BITS_50_TO_48_0_IF_stag_ETC__q27,
	      IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68;
  reg CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_IF_stag_ETC__q23,
      CASE_stage4_fifoD_OUT_BITS_41_TO_39_0_NOT_sta_ETC__q31,
      IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_0_ETC___d676,
      IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_1_ETC___d652;
  wire [209 : 0] _1_CONCAT_stage2_fifo_first__3_BITS_29_TO_7_0_1_ETC___d221;
  wire [199 : 0] two_over_pi_reg_AND_INV_0xFFFFFFFFFFFFFFFFFFFF_ETC__q16;
  wire [149 : 0] _0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239;
  wire [139 : 0] _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3927;
  wire [114 : 0] IF_stage5_fifo_first__02_BITS_38_TO_36_03_EQ_0_ETC___d3951;
  wire [111 : 0] _0_CONCAT_stage5_fifo_first__02_BITS_69_TO_42_0_ETC___d3924;
  wire [103 : 0] _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540,
		 _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594;
  wire [95 : 0] _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057,
		_11_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO__ETC___d3069;
  wire [85 : 0] _25735_MUL_0_CONCAT_stage5_fifo_first__02_BITS__ETC___d3085;
  wire [80 : 0] med__h1431,
		two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93;
  wire [69 : 0] IF_stage4_fifo_first__12_BITS_38_TO_36_14_EQ_0_ETC___d797;
  wire [63 : 0] IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439,
		IF_stage7_fifo_first__995_BITS_47_TO_39_153_MI_ETC___d4199,
		IF_stage7_fifo_first__995_BITS_47_TO_39_153_PL_ETC___d4164,
		IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227,
		_theResult___fst__h62639,
		_theResult___fst__h62703,
		_theResult___fst__h62724,
		_theResult___snd__h76782,
		_theResult___snd_fst__h63696,
		_theResult___snd_fst__h63777,
		_theResult___snd_snd__h63697,
		big_mantissa__h19980,
		big_mantissa__h20865,
		c0_term___1__h43369,
		c0_term___1__h62643,
		c0_term___1__h62749,
		c0_term___2__h62652,
		c0_term___2__h62685,
		c0_term___2__h62708,
		c1_term___1__h43370,
		c1_term___1__h62644,
		c1_term___1__h62653,
		c1_term___1__h62709,
		c1_term___1__h62722,
		c2_term___1__h43371,
		c2_term___1__h62645,
		c2_term___1__h62654,
		poly___1__h77130,
		poly_result___1__h64985,
		poly_result___1__h65017,
		poly_result___1__h65041,
		poly_result___1__h65079,
		shifted_sum__h19985,
		shifted_sum__h20019,
		shifted_sum__h77169,
		shifted_sum__h77174,
		stage7_fifo_first__995_BITS_112_TO_51_130_CONC_ETC___d4133,
		sum___1__h66090,
		temp_mantissa___1__h65368,
		temp_mantissa___1__h76783,
		temp_mantissa__h76750,
		temp_mantissa__h77167,
		temp_mantissa__h77172,
		v__h64907,
		x__h43302,
		x__h62769,
		x__h63827,
		x__h65007,
		x__h65034,
		x__h65058,
		y_avValue_snd_fst__h43316,
		y_avValue_snd_fst__h43318,
		y_avValue_snd_fst__h43322,
		y_avValue_snd_snd_fst__h62777,
		y_avValue_snd_snd_fst__h62779,
		y_avValue_snd_snd_fst__h62781,
		y_avValue_snd_snd_fst__h62783,
		y_avValue_snd_snd_fst__h62785,
		y_avValue_snd_snd_snd__h62778,
		y_avValue_snd_snd_snd__h62780,
		y_avValue_snd_snd_snd__h62784,
		y_avValue_snd_snd_snd__h62786;
  wire [51 : 0] x__h98854, x__h99660;
  wire [42 : 0] _0_CONCAT_stage4_fifo_first__12_BITS_73_TO_42_2_ETC___d726,
		x__h11854,
		x__h11921,
		x_fixed__h11865,
		x_fixed__h11908;
  wire [39 : 0] stage2_fifo_first__3_BITS_5_TO_3_6_CONCAT_IF_s_ETC___d339;
  wire [38 : 0] IF_stage7_fifo_first__995_BITS_38_TO_36_996_EQ_ETC___d4519;
  wire [33 : 0] aux_data___1__h77119,
		aux_data__h19897,
		aux_data__h20130,
		next_data_aux_data__h66068,
		y_avValue_snd_fst__h20172,
		y_avValue_snd_fst__h20174;
  wire [31 : 0] _theResult___snd__h1653,
		_theResult___snd__h1708,
		_theResult___snd_fst__h98971,
		_theResult___snd_fst__h99777,
		final_result__h98689,
		final_result__h99502,
		m___1__h20208,
		m___1__h5514,
		m___1__h5517,
		m__h20133,
		result___1__h66095,
		result___1__h76757,
		result___1__h77118,
		result__h66042,
		ret__h98791,
		ret__h98977,
		ret__h99597,
		ret__h99783,
		v__h65313,
		v__h65683,
		x__h19489,
		y_avValue_snd_snd_snd__h20183,
		y_avValue_snd_snd_snd__h20185,
		y_avValue_snd_snd_snd__h20187;
  wire [27 : 0] _theResult___snd__h42221,
		poly_var__h42131,
		y_avValue_snd_fst__h42169,
		y_avValue_snd_fst__h42172,
		y_avValue_snd_fst__h42173,
		y_avValue_snd_fst__h42174;
  wire [25 : 0] _0_CONCAT_IF_IF_stage7_fifo_first__995_BIT_47_2_ETC___d4509,
		_0_CONCAT_IF_stage3_fifo_first__44_BITS_80_TO_7_ETC___d668,
		_0_CONCAT_IF_stage3_fifo_first__44_BITS_80_TO_7_ETC___d692;
  wire [24 : 0] IF_mantissa5688_BIT_24_THEN_mantissa___15948_E_ETC__q19,
		mantissa___1__h65948,
		mantissa__h65688;
  wire [23 : 0] IF_1_CONCAT_stage8_fifo_first__524_BITS_26_TO__ETC___d4580,
		IF_1_CONCAT_stage8_fifo_first__524_BITS_26_TO__ETC___d4634,
		_0_CONCAT_IF_IF_stage7_fifo_first__995_BIT_47_2_ETC___d4452,
		_0_CONCAT_IF_stage7_fifo_first__995_BITS_47_TO__ETC___d4177,
		_0_CONCAT_IF_stage7_fifo_first__995_BITS_47_TO__ETC___d4212,
		_0_CONCAT_stage7_fifo_first__995_BITS_112_TO_51_ETC___d4146,
		mantissa__h100077,
		mantissa__h99045,
		mantissa__h99271,
		mantissa__h99851;
  wire [22 : 0] mantissa___1__h1743, mantissa__h1704;
  wire [11 : 0] table_index__h42129,
		y_avValue_fst__h42073,
		y_avValue_fst__h42079,
		y_avValue_fst__h42084,
		y_avValue_fst__h42089;
  wire [9 : 0] _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4535,
	       _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4592,
	       x__h98953,
	       x__h98981,
	       x__h99759,
	       x__h99787;
  wire [8 : 0] IF_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_ETC___d91,
	       IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC___d295,
	       IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q24,
	       IF_stage3_fifo_first__44_BITS_36_TO_34_45_EQ_0_ETC___d633,
	       IF_stage5_fifo_first__02_BITS_81_TO_74_09_EQ_0_ETC___d3947,
	       IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224,
	       _0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85,
	       _0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d86,
	       stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_1___d4184,
	       stage7_fifo_first__995_BITS_47_TO_39_153_PLUS_127___d4154,
	       x__h11811,
	       x__h11901,
	       x__h11958,
	       x__h42279,
	       x__h65355,
	       x__h65468,
	       x__h65722,
	       x__h76763,
	       x__h76893;
  wire [7 : 0] IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4430,
	       IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q25,
	       IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q26,
	       exp__h98976,
	       exp__h99782,
	       finalexp__h65336,
	       finalexp__h76756;
  wire [6 : 0] IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d490,
	       IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d624,
	       IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_I_ETC___d4351,
	       IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4426,
	       IF_stage7_fifo_first__995_BIT_112_003_THEN_0_E_ETC___d4126,
	       x__h41175,
	       x__h41209,
	       x__h76549,
	       x__h97968,
	       x__h97998;
  wire [4 : 0] IF_stage2_fifo_first__3_BIT_29_47_THEN_0_ELSE__ETC___d292,
	       x__h19663;
  wire [3 : 0] round__h100104,
	       round__h41310,
	       round__h41599,
	       round__h65482,
	       round__h65768,
	       round__h76555,
	       round__h76907,
	       round__h98004,
	       round__h98306,
	       round__h99099,
	       round__h99298,
	       round__h99905;
  wire [2 : 0] IF_stage1_fifo_first_BITS_33_TO_3_0_EQ_0_1_THE_ETC___d49,
	       IF_stage7_fifo_first__995_BITS_114_TO_113_485__ETC___d4487;
  wire [1 : 0] stage3_fifo_first__44_BIT_33_02_CONCAT_IF_stag_ETC___d706;
  wire stage1_fifo_first_BITS_33_TO_26_2_ULT_0b1110011___d14,
       stage4_fifo_first__12_BITS_82_TO_74_13_SLE_11___d720,
       stage5_fifo_first__02_BITS_81_TO_70_205_ULE_0xF___d2207,
       stage5_fifo_first__02_BITS_81_TO_70_205_ULT_0xFF0___d2206,
       stage5_fifo_first__02_BITS_81_TO_74_09_ULT_9___d2198,
       stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4185,
       stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4186,
       stage7_fifo_first__995_BITS_47_TO_39_153_PLUS__ETC___d4155,
       x__h100103,
       x__h41309,
       x__h41598,
       x__h65481,
       x__h65767,
       x__h76554,
       x__h76906,
       x__h98003,
       x__h98305,
       x__h99098,
       x__h99297,
       x__h99904;

  // action method enq
  assign RDY_enq = stage1_fifo$FULL_N ;

  // actionvalue method deq
  assign deq = output_fifo$D_OUT ;
  assign RDY_deq = output_fifo$EMPTY_N ;

  // value method isReady
  assign isReady = output_fifo$EMPTY_N ;
  assign RDY_isReady = 1'd1 ;

  // submodule output_fifo
  FIFOL1 #(.width(32'd32)) output_fifo(.RST(RST_N),
				       .CLK(CLK),
				       .D_IN(output_fifo$D_IN),
				       .ENQ(output_fifo$ENQ),
				       .DEQ(output_fifo$DEQ),
				       .CLR(output_fifo$CLR),
				       .D_OUT(output_fifo$D_OUT),
				       .FULL_N(output_fifo$FULL_N),
				       .EMPTY_N(output_fifo$EMPTY_N));

  // submodule stage1_fifo
  FIFOL1 #(.width(32'd35)) stage1_fifo(.RST(RST_N),
				       .CLK(CLK),
				       .D_IN(stage1_fifo$D_IN),
				       .ENQ(stage1_fifo$ENQ),
				       .DEQ(stage1_fifo$DEQ),
				       .CLR(stage1_fifo$CLR),
				       .D_OUT(stage1_fifo$D_OUT),
				       .FULL_N(stage1_fifo$FULL_N),
				       .EMPTY_N(stage1_fifo$EMPTY_N));

  // submodule stage2_fifo
  FIFOL1 #(.width(32'd39)) stage2_fifo(.RST(RST_N),
				       .CLK(CLK),
				       .D_IN(stage2_fifo$D_IN),
				       .ENQ(stage2_fifo$ENQ),
				       .DEQ(stage2_fifo$DEQ),
				       .CLR(stage2_fifo$CLR),
				       .D_OUT(stage2_fifo$D_OUT),
				       .FULL_N(stage2_fifo$FULL_N),
				       .EMPTY_N(stage2_fifo$EMPTY_N));

  // submodule stage3_fifo
  FIFOL1 #(.width(32'd81)) stage3_fifo(.RST(RST_N),
				       .CLK(CLK),
				       .D_IN(stage3_fifo$D_IN),
				       .ENQ(stage3_fifo$ENQ),
				       .DEQ(stage3_fifo$DEQ),
				       .CLR(stage3_fifo$CLR),
				       .D_OUT(stage3_fifo$D_OUT),
				       .FULL_N(stage3_fifo$FULL_N),
				       .EMPTY_N(stage3_fifo$EMPTY_N));

  // submodule stage4_fifo
  FIFOL1 #(.width(32'd83)) stage4_fifo(.RST(RST_N),
				       .CLK(CLK),
				       .D_IN(stage4_fifo$D_IN),
				       .ENQ(stage4_fifo$ENQ),
				       .DEQ(stage4_fifo$DEQ),
				       .CLR(stage4_fifo$CLR),
				       .D_OUT(stage4_fifo$D_OUT),
				       .FULL_N(stage4_fifo$FULL_N),
				       .EMPTY_N(stage4_fifo$EMPTY_N));

  // submodule stage5_fifo
  FIFOL1 #(.width(32'd91)) stage5_fifo(.RST(RST_N),
				       .CLK(CLK),
				       .D_IN(stage5_fifo$D_IN),
				       .ENQ(stage5_fifo$ENQ),
				       .DEQ(stage5_fifo$DEQ),
				       .CLR(stage5_fifo$CLR),
				       .D_OUT(stage5_fifo$D_OUT),
				       .FULL_N(stage5_fifo$FULL_N),
				       .EMPTY_N(stage5_fifo$EMPTY_N));

  // submodule stage6_fifo
  FIFOL1 #(.width(32'd243)) stage6_fifo(.RST(RST_N),
					.CLK(CLK),
					.D_IN(stage6_fifo$D_IN),
					.ENQ(stage6_fifo$ENQ),
					.DEQ(stage6_fifo$DEQ),
					.CLR(stage6_fifo$CLR),
					.D_OUT(stage6_fifo$D_OUT),
					.FULL_N(stage6_fifo$FULL_N),
					.EMPTY_N(stage6_fifo$EMPTY_N));

  // submodule stage7_fifo
  FIFOL1 #(.width(32'd115)) stage7_fifo(.RST(RST_N),
					.CLK(CLK),
					.D_IN(stage7_fifo$D_IN),
					.ENQ(stage7_fifo$ENQ),
					.DEQ(stage7_fifo$DEQ),
					.CLR(stage7_fifo$CLR),
					.D_OUT(stage7_fifo$D_OUT),
					.FULL_N(stage7_fifo$FULL_N),
					.EMPTY_N(stage7_fifo$EMPTY_N));

  // submodule stage8_fifo
  FIFOL1 #(.width(32'd74)) stage8_fifo(.RST(RST_N),
				       .CLK(CLK),
				       .D_IN(stage8_fifo$D_IN),
				       .ENQ(stage8_fifo$ENQ),
				       .DEQ(stage8_fifo$DEQ),
				       .CLR(stage8_fifo$CLR),
				       .D_OUT(stage8_fifo$D_OUT),
				       .FULL_N(stage8_fifo$FULL_N),
				       .EMPTY_N(stage8_fifo$EMPTY_N));

  // register two_over_pi_reg
  assign two_over_pi_reg$D_IN = 200'h0 ;
  assign two_over_pi_reg$EN = 1'b0 ;

  // submodule output_fifo
  always@(stage8_fifo$D_OUT or v__h98656)
  begin
    case (stage8_fifo$D_OUT[38:36])
      3'd0: output_fifo$D_IN = v__h98656;
      3'd1: output_fifo$D_IN = 32'h7F800000;
      3'd2: output_fifo$D_IN = 32'hFF800000;
      3'd3: output_fifo$D_IN = 32'h0;
      3'd4: output_fifo$D_IN = 32'h80000000;
      3'd5: output_fifo$D_IN = 32'h7FC00000;
      3'd6: output_fifo$D_IN = 32'h3F800000;
      3'd7: output_fifo$D_IN = stage8_fifo$D_OUT[33:2];
    endcase
  end
  assign output_fifo$ENQ = stage8_fifo$EMPTY_N && output_fifo$FULL_N ;
  assign output_fifo$DEQ = EN_deq ;
  assign output_fifo$CLR = 1'b0 ;

  // submodule stage1_fifo
  assign stage1_fifo$D_IN = { enq_x, enq_func } ;
  assign stage1_fifo$ENQ = EN_enq ;
  assign stage1_fifo$DEQ = stage1_fifo$EMPTY_N && stage2_fifo$FULL_N ;
  assign stage1_fifo$CLR = 1'b0 ;

  // submodule stage2_fifo
  assign stage2_fifo$D_IN =
	     { stage1_fifo$D_OUT[34:3],
	       stage1_fifo$D_OUT[34],
	       stage1_fifo$D_OUT[2:0],
	       IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68 } ;
  assign stage2_fifo$ENQ = stage1_fifo$EMPTY_N && stage2_fifo$FULL_N ;
  assign stage2_fifo$DEQ = stage2_fifo$EMPTY_N && stage3_fifo$FULL_N ;
  assign stage2_fifo$CLR = 1'b0 ;

  // submodule stage3_fifo
  assign stage3_fifo$D_IN =
	     { (stage2_fifo$D_OUT[2:0] == 3'd0) ?
		 IF_stage2_fifo_first__3_BITS_5_TO_3_6_EQ_0_7_O_ETC___d310 :
		 9'd0,
	       x__h19489,
	       stage2_fifo_first__3_BITS_5_TO_3_6_CONCAT_IF_s_ETC___d339 } ;
  assign stage3_fifo$ENQ = stage2_fifo$EMPTY_N && stage3_fifo$FULL_N ;
  assign stage3_fifo$DEQ = stage3_fifo$EMPTY_N && stage4_fifo$FULL_N ;
  assign stage3_fifo$CLR = 1'b0 ;

  // submodule stage4_fifo
  assign stage4_fifo$D_IN =
	     { IF_stage3_fifo_first__44_BITS_36_TO_34_45_EQ_0_ETC___d633,
	       m__h20133,
	       stage3_fifo$D_OUT[39:34],
	       aux_data__h20130,
	       stage3_fifo_first__44_BIT_33_02_CONCAT_IF_stag_ETC___d706 } ;
  assign stage4_fifo$ENQ = stage3_fifo$EMPTY_N && stage4_fifo$FULL_N ;
  assign stage4_fifo$DEQ = stage4_fifo$EMPTY_N && stage5_fifo$FULL_N ;
  assign stage4_fifo$CLR = 1'b0 ;

  // submodule stage5_fifo
  assign stage5_fifo$D_IN =
	     { stage4_fifo$D_OUT[82:74],
	       table_index__h42129,
	       IF_stage4_fifo_first__12_BITS_38_TO_36_14_EQ_0_ETC___d797 } ;
  assign stage5_fifo$ENQ = stage4_fifo$EMPTY_N && stage5_fifo$FULL_N ;
  assign stage5_fifo$DEQ = stage5_fifo$EMPTY_N && stage6_fifo$FULL_N ;
  assign stage5_fifo$CLR = 1'b0 ;

  // submodule stage6_fifo
  assign stage6_fifo$D_IN =
	     { x__h43302,
	       x__h62769,
	       IF_stage5_fifo_first__02_BITS_38_TO_36_03_EQ_0_ETC___d3951 } ;
  assign stage6_fifo$ENQ = stage5_fifo$EMPTY_N && stage6_fifo$FULL_N ;
  assign stage6_fifo$DEQ = stage6_fifo$EMPTY_N && stage7_fifo$FULL_N ;
  assign stage6_fifo$CLR = 1'b0 ;

  // submodule stage7_fifo
  assign stage7_fifo$D_IN =
	     { v__h64907,
	       stage6_fifo$D_OUT[41:39],
	       stage6_fifo$D_OUT[50:42],
	       stage6_fifo$D_OUT[38:0] } ;
  assign stage7_fifo$ENQ = stage6_fifo$EMPTY_N && stage7_fifo$FULL_N ;
  assign stage7_fifo$DEQ = stage7_fifo$EMPTY_N && stage8_fifo$FULL_N ;
  assign stage7_fifo$CLR = 1'b0 ;

  // submodule stage8_fifo
  assign stage8_fifo$D_IN =
	     { result__h66042,
	       stage7_fifo$D_OUT[50:48],
	       IF_stage7_fifo_first__995_BITS_38_TO_36_996_EQ_ETC___d4519 } ;
  assign stage8_fifo$ENQ = stage7_fifo$EMPTY_N && stage8_fifo$FULL_N ;
  assign stage8_fifo$DEQ = stage8_fifo$EMPTY_N && output_fifo$FULL_N ;
  assign stage8_fifo$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_ETC___d91 =
	     ((_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85 ^
	       9'h100) <
	      9'd281) ?
	       9'd0 :
	       (_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85 -
		9'd24) -
	       9'd1 ;
  assign IF_1_CONCAT_stage8_fifo_first__524_BITS_26_TO__ETC___d4580 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[51] ?
	       mantissa__h99045 :
	       mantissa__h99271 ;
  assign IF_1_CONCAT_stage8_fifo_first__524_BITS_26_TO__ETC___d4634 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[51] ?
	       mantissa__h99851 :
	       mantissa__h100077 ;
  assign IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d490 =
	     big_mantissa__h19983[63] ?
	       7'd0 :
	       (big_mantissa__h19983[62] ?
		  7'd1 :
		  (big_mantissa__h19983[61] ?
		     7'd2 :
		     (big_mantissa__h19983[60] ?
			7'd3 :
			(big_mantissa__h19983[59] ?
			   7'd4 :
			   (big_mantissa__h19983[58] ?
			      7'd5 :
			      (big_mantissa__h19983[57] ?
				 7'd6 :
				 (big_mantissa__h19983[56] ?
				    7'd7 :
				    (big_mantissa__h19983[55] ?
				       7'd8 :
				       (big_mantissa__h19983[54] ?
					  7'd9 :
					  (big_mantissa__h19983[53] ?
					     7'd10 :
					     (big_mantissa__h19983[52] ?
						7'd11 :
						(big_mantissa__h19983[51] ?
						   7'd12 :
						   (big_mantissa__h19983[50] ?
						      7'd13 :
						      (big_mantissa__h19983[49] ?
							 7'd14 :
							 (big_mantissa__h19983[48] ?
							    7'd15 :
							    (big_mantissa__h19983[47] ?
							       7'd16 :
							       (big_mantissa__h19983[46] ?
								  7'd17 :
								  (big_mantissa__h19983[45] ?
								     7'd18 :
								     (big_mantissa__h19983[44] ?
									7'd19 :
									(big_mantissa__h19983[43] ?
									   7'd20 :
									   (big_mantissa__h19983[42] ?
									      7'd21 :
									      (big_mantissa__h19983[41] ?
										 7'd22 :
										 (big_mantissa__h19983[40] ?
										    7'd23 :
										    (big_mantissa__h19983[39] ?
										       7'd24 :
										       (big_mantissa__h19983[38] ?
											  7'd25 :
											  (big_mantissa__h19983[37] ?
											     7'd26 :
											     (big_mantissa__h19983[36] ?
												7'd27 :
												(big_mantissa__h19983[35] ?
												   7'd28 :
												   (big_mantissa__h19983[34] ?
												      7'd29 :
												      (big_mantissa__h19983[33] ?
													 7'd30 :
													 (big_mantissa__h19983[32] ?
													    7'd31 :
													    (big_mantissa__h19983[31] ?
													       7'd32 :
													       (big_mantissa__h19983[30] ?
														  7'd33 :
														  (big_mantissa__h19983[29] ?
														     7'd34 :
														     (big_mantissa__h19983[28] ?
															7'd35 :
															(big_mantissa__h19983[27] ?
															   7'd36 :
															   (big_mantissa__h19983[26] ?
															      7'd37 :
															      (big_mantissa__h19983[25] ?
																 7'd38 :
																 (big_mantissa__h19983[24] ?
																    7'd39 :
																    (big_mantissa__h19983[23] ?
																       7'd40 :
																       (big_mantissa__h19983[22] ?
																	  7'd41 :
																	  (big_mantissa__h19983[21] ?
																	     7'd42 :
																	     (big_mantissa__h19983[20] ?
																		7'd43 :
																		(big_mantissa__h19983[19] ?
																		   7'd44 :
																		   (big_mantissa__h19983[18] ?
																		      7'd45 :
																		      (big_mantissa__h19983[17] ?
																			 7'd46 :
																			 (big_mantissa__h19983[16] ?
																			    7'd47 :
																			    (big_mantissa__h19983[15] ?
																			       7'd48 :
																			       (big_mantissa__h19983[14] ?
																				  7'd49 :
																				  (big_mantissa__h19983[13] ?
																				     7'd50 :
																				     (big_mantissa__h19983[12] ?
																					7'd51 :
																					(big_mantissa__h19983[11] ?
																					   7'd52 :
																					   (big_mantissa__h19983[10] ?
																					      7'd53 :
																					      (big_mantissa__h19983[9] ?
																						 7'd54 :
																						 (big_mantissa__h19983[8] ?
																						    7'd55 :
																						    (big_mantissa__h19983[7] ?
																						       7'd56 :
																						       (big_mantissa__h19983[6] ?
																							  7'd57 :
																							  (big_mantissa__h19983[5] ?
																							     7'd58 :
																							     (big_mantissa__h19983[4] ?
																								7'd59 :
																								(big_mantissa__h19983[3] ?
																								   7'd60 :
																								   (big_mantissa__h19983[2] ?
																								      7'd61 :
																								      (big_mantissa__h19983[1] ?
																									 7'd62 :
																									 (big_mantissa__h19983[0] ?
																									    7'd63 :
																									    7'd64))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d624 =
	     big_mantissa__h20017[63] ?
	       7'd0 :
	       (big_mantissa__h20017[62] ?
		  7'd1 :
		  (big_mantissa__h20017[61] ?
		     7'd2 :
		     (big_mantissa__h20017[60] ?
			7'd3 :
			(big_mantissa__h20017[59] ?
			   7'd4 :
			   (big_mantissa__h20017[58] ?
			      7'd5 :
			      (big_mantissa__h20017[57] ?
				 7'd6 :
				 (big_mantissa__h20017[56] ?
				    7'd7 :
				    (big_mantissa__h20017[55] ?
				       7'd8 :
				       (big_mantissa__h20017[54] ?
					  7'd9 :
					  (big_mantissa__h20017[53] ?
					     7'd10 :
					     (big_mantissa__h20017[52] ?
						7'd11 :
						(big_mantissa__h20017[51] ?
						   7'd12 :
						   (big_mantissa__h20017[50] ?
						      7'd13 :
						      (big_mantissa__h20017[49] ?
							 7'd14 :
							 (big_mantissa__h20017[48] ?
							    7'd15 :
							    (big_mantissa__h20017[47] ?
							       7'd16 :
							       (big_mantissa__h20017[46] ?
								  7'd17 :
								  (big_mantissa__h20017[45] ?
								     7'd18 :
								     (big_mantissa__h20017[44] ?
									7'd19 :
									(big_mantissa__h20017[43] ?
									   7'd20 :
									   (big_mantissa__h20017[42] ?
									      7'd21 :
									      (big_mantissa__h20017[41] ?
										 7'd22 :
										 (big_mantissa__h20017[40] ?
										    7'd23 :
										    (big_mantissa__h20017[39] ?
										       7'd24 :
										       (big_mantissa__h20017[38] ?
											  7'd25 :
											  (big_mantissa__h20017[37] ?
											     7'd26 :
											     (big_mantissa__h20017[36] ?
												7'd27 :
												(big_mantissa__h20017[35] ?
												   7'd28 :
												   (big_mantissa__h20017[34] ?
												      7'd29 :
												      (big_mantissa__h20017[33] ?
													 7'd30 :
													 (big_mantissa__h20017[32] ?
													    7'd31 :
													    (big_mantissa__h20017[31] ?
													       7'd32 :
													       (big_mantissa__h20017[30] ?
														  7'd33 :
														  (big_mantissa__h20017[29] ?
														     7'd34 :
														     (big_mantissa__h20017[28] ?
															7'd35 :
															(big_mantissa__h20017[27] ?
															   7'd36 :
															   (big_mantissa__h20017[26] ?
															      7'd37 :
															      (big_mantissa__h20017[25] ?
																 7'd38 :
																 (big_mantissa__h20017[24] ?
																    7'd39 :
																    (big_mantissa__h20017[23] ?
																       7'd40 :
																       (big_mantissa__h20017[22] ?
																	  7'd41 :
																	  (big_mantissa__h20017[21] ?
																	     7'd42 :
																	     (big_mantissa__h20017[20] ?
																		7'd43 :
																		(big_mantissa__h20017[19] ?
																		   7'd44 :
																		   (big_mantissa__h20017[18] ?
																		      7'd45 :
																		      (big_mantissa__h20017[17] ?
																			 7'd46 :
																			 (big_mantissa__h20017[16] ?
																			    7'd47 :
																			    (big_mantissa__h20017[15] ?
																			       7'd48 :
																			       (big_mantissa__h20017[14] ?
																				  7'd49 :
																				  (big_mantissa__h20017[13] ?
																				     7'd50 :
																				     (big_mantissa__h20017[12] ?
																					7'd51 :
																					(big_mantissa__h20017[11] ?
																					   7'd52 :
																					   (big_mantissa__h20017[10] ?
																					      7'd53 :
																					      (big_mantissa__h20017[9] ?
																						 7'd54 :
																						 (big_mantissa__h20017[8] ?
																						    7'd55 :
																						    (big_mantissa__h20017[7] ?
																						       7'd56 :
																						       (big_mantissa__h20017[6] ?
																							  7'd57 :
																							  (big_mantissa__h20017[5] ?
																							     7'd58 :
																							     (big_mantissa__h20017[4] ?
																								7'd59 :
																								(big_mantissa__h20017[3] ?
																								   7'd60 :
																								   (big_mantissa__h20017[2] ?
																								      7'd61 :
																								      (big_mantissa__h20017[1] ?
																									 7'd62 :
																									 (big_mantissa__h20017[0] ?
																									    7'd63 :
																									    7'd64))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_I_ETC___d4351 =
	     IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[61] ?
	       7'd0 :
	       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[60] ?
		  7'd1 :
		  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[59] ?
		     7'd2 :
		     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[58] ?
			7'd3 :
			(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[57] ?
			   7'd4 :
			   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[56] ?
			      7'd5 :
			      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[55] ?
				 7'd6 :
				 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[54] ?
				    7'd7 :
				    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[53] ?
				       7'd8 :
				       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[52] ?
					  7'd9 :
					  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[51] ?
					     7'd10 :
					     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[50] ?
						7'd11 :
						(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[49] ?
						   7'd12 :
						   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[48] ?
						      7'd13 :
						      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[47] ?
							 7'd14 :
							 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[46] ?
							    7'd15 :
							    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[45] ?
							       7'd16 :
							       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[44] ?
								  7'd17 :
								  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[43] ?
								     7'd18 :
								     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[42] ?
									7'd19 :
									(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[41] ?
									   7'd20 :
									   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[40] ?
									      7'd21 :
									      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[39] ?
										 7'd22 :
										 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[38] ?
										    7'd23 :
										    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[37] ?
										       7'd24 :
										       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[36] ?
											  7'd25 :
											  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[35] ?
											     7'd26 :
											     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[34] ?
												7'd27 :
												(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[33] ?
												   7'd28 :
												   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[32] ?
												      7'd29 :
												      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[31] ?
													 7'd30 :
													 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[30] ?
													    7'd31 :
													    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[29] ?
													       7'd32 :
													       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[28] ?
														  7'd33 :
														  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[27] ?
														     7'd34 :
														     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[26] ?
															7'd35 :
															(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[25] ?
															   7'd36 :
															   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[24] ?
															      7'd37 :
															      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[23] ?
																 7'd38 :
																 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[22] ?
																    7'd39 :
																    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[21] ?
																       7'd40 :
																       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[20] ?
																	  7'd41 :
																	  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[19] ?
																	     7'd42 :
																	     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[18] ?
																		7'd43 :
																		(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[17] ?
																		   7'd44 :
																		   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[16] ?
																		      7'd45 :
																		      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[15] ?
																			 7'd46 :
																			 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[14] ?
																			    7'd47 :
																			    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[13] ?
																			       7'd48 :
																			       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[12] ?
																				  7'd49 :
																				  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[11] ?
																				     7'd50 :
																				     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[10] ?
																					7'd51 :
																					(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[9] ?
																					   7'd52 :
																					   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[8] ?
																					      7'd53 :
																					      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[7] ?
																						 7'd54 :
																						 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[6] ?
																						    7'd55 :
																						    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[5] ?
																						       7'd56 :
																						       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[4] ?
																							  7'd57 :
																							  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[3] ?
																							     7'd58 :
																							     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[2] ?
																								7'd59 :
																								(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[1] ?
																								   7'd60 :
																								   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[0] ?
																								      7'd61 :
																								      7'd64))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4426 =
	     IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[8] ?
	       7'd0 :
	       (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[7] ?
		  7'd1 :
		  (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[6] ?
		     7'd2 :
		     (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[5] ?
			7'd3 :
			(IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[4] ?
			   7'd4 :
			   (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[3] ?
			      7'd5 :
			      (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[2] ?
				 7'd6 :
				 (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[1] ?
				    7'd7 :
				    (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224[0] ?
				       7'd8 :
				       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[61] ?
					  7'd9 :
					  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[60] ?
					     7'd10 :
					     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[59] ?
						7'd11 :
						(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[58] ?
						   7'd12 :
						   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[57] ?
						      7'd13 :
						      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[56] ?
							 7'd14 :
							 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[55] ?
							    7'd15 :
							    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[54] ?
							       7'd16 :
							       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[53] ?
								  7'd17 :
								  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[52] ?
								     7'd18 :
								     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[51] ?
									7'd19 :
									(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[50] ?
									   7'd20 :
									   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[49] ?
									      7'd21 :
									      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[48] ?
										 7'd22 :
										 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[47] ?
										    7'd23 :
										    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[46] ?
										       7'd24 :
										       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[45] ?
											  7'd25 :
											  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[44] ?
											     7'd26 :
											     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[43] ?
												7'd27 :
												(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[42] ?
												   7'd28 :
												   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[41] ?
												      7'd29 :
												      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[40] ?
													 7'd30 :
													 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[39] ?
													    7'd31 :
													    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[38] ?
													       7'd32 :
													       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[37] ?
														  7'd33 :
														  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[36] ?
														     7'd34 :
														     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[35] ?
															7'd35 :
															(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[34] ?
															   7'd36 :
															   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[33] ?
															      7'd37 :
															      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[32] ?
																 7'd38 :
																 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[31] ?
																    7'd39 :
																    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[30] ?
																       7'd40 :
																       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[29] ?
																	  7'd41 :
																	  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[28] ?
																	     7'd42 :
																	     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[27] ?
																		7'd43 :
																		(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[26] ?
																		   7'd44 :
																		   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[25] ?
																		      7'd45 :
																		      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[24] ?
																			 7'd46 :
																			 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[23] ?
																			    7'd47 :
																			    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[22] ?
																			       7'd48 :
																			       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[21] ?
																				  7'd49 :
																				  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[20] ?
																				     7'd50 :
																				     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[19] ?
																					7'd51 :
																					(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[18] ?
																					   7'd52 :
																					   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[17] ?
																					      7'd53 :
																					      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[16] ?
																						 7'd54 :
																						 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[15] ?
																						    7'd55 :
																						    (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[14] ?
																						       7'd56 :
																						       (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[13] ?
																							  7'd57 :
																							  (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[12] ?
																							     7'd58 :
																							     (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[11] ?
																								7'd59 :
																								(IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[10] ?
																								   7'd60 :
																								   (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[9] ?
																								      7'd61 :
																								      (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[8] ?
																									 7'd62 :
																									 (IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[7] ?
																									    7'd63 :
																									    7'd64))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4430 =
	     (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224 ==
	      9'd0) ?
	       8'd126 -
	       { 1'd0,
		 IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_I_ETC___d4351 } :
	       (8'd127 -
		{ 1'd0,
		  IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4426 }) +
	       8'd8 ;
  assign IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439 =
	     (IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224 ==
	      9'd0) ?
	       shifted_sum__h77169 :
	       shifted_sum__h77174 ;
  assign IF_mantissa5688_BIT_24_THEN_mantissa___15948_E_ETC__q19 =
	     mantissa__h65688[24] ? mantissa___1__h65948 : mantissa__h65688 ;
  assign IF_stage1_fifo_first_BITS_33_TO_3_0_EQ_0_1_THE_ETC___d49 =
	     (stage1_fifo$D_OUT[33:3] == 31'd0) ?
	       3'd2 :
	       ((stage1_fifo$D_OUT[33:26] == 8'b11111111 &&
		 stage1_fifo$D_OUT[25:3] != 23'b0) ?
		  3'd5 :
		  ((stage1_fifo$D_OUT[34:3] == 32'h7F800000) ?
		     3'd1 :
		     (stage1_fifo$D_OUT[34] ?
			3'd5 :
			((stage1_fifo$D_OUT[34:3] == 32'h3F800000) ?
			   3'd3 :
			   3'd0)))) ;
  assign IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC___d295 =
	     (stage2_fifo$D_OUT[37:30] == 8'd0) ?
	       9'd385 -
	       { 4'd0,
		 IF_stage2_fifo_first__3_BIT_29_47_THEN_0_ELSE__ETC___d292 } :
	       _0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85 ;
  assign IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q24 =
	     IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC___d295 -
	     9'd1 ;
  assign IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q25 =
	     IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q24[8:1] ;
  assign IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q26 =
	     IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC___d295[8:1] ;
  assign IF_stage2_fifo_first__3_BIT_29_47_THEN_0_ELSE__ETC___d292 =
	     stage2_fifo$D_OUT[29] ?
	       5'd0 :
	       (stage2_fifo$D_OUT[28] ?
		  5'd1 :
		  (stage2_fifo$D_OUT[27] ?
		     5'd2 :
		     (stage2_fifo$D_OUT[26] ?
			5'd3 :
			(stage2_fifo$D_OUT[25] ?
			   5'd4 :
			   (stage2_fifo$D_OUT[24] ?
			      5'd5 :
			      (stage2_fifo$D_OUT[23] ?
				 5'd6 :
				 (stage2_fifo$D_OUT[22] ?
				    5'd7 :
				    (stage2_fifo$D_OUT[21] ?
				       5'd8 :
				       (stage2_fifo$D_OUT[20] ?
					  5'd9 :
					  (stage2_fifo$D_OUT[19] ?
					     5'd10 :
					     (stage2_fifo$D_OUT[18] ?
						5'd11 :
						(stage2_fifo$D_OUT[17] ?
						   5'd12 :
						   (stage2_fifo$D_OUT[16] ?
						      5'd13 :
						      (stage2_fifo$D_OUT[15] ?
							 5'd14 :
							 (stage2_fifo$D_OUT[14] ?
							    5'd15 :
							    (stage2_fifo$D_OUT[13] ?
							       5'd16 :
							       (stage2_fifo$D_OUT[12] ?
								  5'd17 :
								  (stage2_fifo$D_OUT[11] ?
								     5'd18 :
								     (stage2_fifo$D_OUT[10] ?
									5'd19 :
									(stage2_fifo$D_OUT[9] ?
									   5'd20 :
									   (stage2_fifo$D_OUT[8] ?
									      5'd21 :
									      (stage2_fifo$D_OUT[7] ?
										 5'd22 :
										 5'd23)))))))))))))))))))))) ;
  assign IF_stage3_fifo_first__44_BITS_36_TO_34_45_EQ_0_ETC___d633 =
	     (stage3_fifo$D_OUT[36:34] == 3'd0) ?
	       CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_0_CONCA_ETC__q30 :
	       9'd0 ;
  assign IF_stage4_fifo_first__12_BITS_38_TO_36_14_EQ_0_ETC___d797 =
	     { poly_var__h42131,
	       stage4_fifo$D_OUT[41:2],
	       (stage4_fifo$D_OUT[38:36] == 3'd0) ?
		 CASE_stage4_fifoD_OUT_BITS_41_TO_39_0_NOT_sta_ETC__q31 :
		 stage4_fifo$D_OUT[1],
	       stage4_fifo$D_OUT[0] } ;
  assign IF_stage5_fifo_first__02_BITS_38_TO_36_03_EQ_0_ETC___d3951 =
	     { x__h63827,
	       (stage5_fifo$D_OUT[38:36] == 3'd0) ?
		 CASE_stage5_fifoD_OUT_BITS_41_TO_39_0_IF_stag_ETC__q32 :
		 stage5_fifo$D_OUT[90:82],
	       stage5_fifo$D_OUT[41:0] } ;
  assign IF_stage5_fifo_first__02_BITS_81_TO_74_09_EQ_0_ETC___d3947 =
	     (stage5_fifo$D_OUT[81:74] == 8'd0) ?
	       9'd511 :
	       stage5_fifo$D_OUT[90:82] ;
  assign IF_stage7_fifo_first__995_BITS_114_TO_113_485__ETC___d4487 =
	     (stage7_fifo$D_OUT[114:113] == 2'b0) ?
	       stage7_fifo$D_OUT[38:36] :
	       3'd1 ;
  assign IF_stage7_fifo_first__995_BITS_38_TO_36_996_EQ_ETC___d4519 =
	     { (stage7_fifo$D_OUT[38:36] == 3'd0) ?
		 CASE_stage7_fifoD_OUT_BITS_50_TO_48_0_IF_stag_ETC__q27 :
		 stage7_fifo$D_OUT[38:36],
	       next_data_aux_data__h66068,
	       stage7_fifo$D_OUT[1:0] } ;
  assign IF_stage7_fifo_first__995_BITS_47_TO_39_153_MI_ETC___d4199 =
	     stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4185 ?
	       _theResult___snd__h76782 :
	       temp_mantissa__h76750 ;
  assign IF_stage7_fifo_first__995_BITS_47_TO_39_153_PL_ETC___d4164 =
	     stage7_fifo_first__995_BITS_47_TO_39_153_PLUS__ETC___d4155 ?
	       temp_mantissa___1__h65368 :
	       stage7_fifo$D_OUT[114:51] ;
  assign IF_stage7_fifo_first__995_BIT_112_003_THEN_0_E_ETC___d4126 =
	     stage7_fifo$D_OUT[112] ?
	       7'd0 :
	       (stage7_fifo$D_OUT[111] ?
		  7'd1 :
		  (stage7_fifo$D_OUT[110] ?
		     7'd2 :
		     (stage7_fifo$D_OUT[109] ?
			7'd3 :
			(stage7_fifo$D_OUT[108] ?
			   7'd4 :
			   (stage7_fifo$D_OUT[107] ?
			      7'd5 :
			      (stage7_fifo$D_OUT[106] ?
				 7'd6 :
				 (stage7_fifo$D_OUT[105] ?
				    7'd7 :
				    (stage7_fifo$D_OUT[104] ?
				       7'd8 :
				       (stage7_fifo$D_OUT[103] ?
					  7'd9 :
					  (stage7_fifo$D_OUT[102] ?
					     7'd10 :
					     (stage7_fifo$D_OUT[101] ?
						7'd11 :
						(stage7_fifo$D_OUT[100] ?
						   7'd12 :
						   (stage7_fifo$D_OUT[99] ?
						      7'd13 :
						      (stage7_fifo$D_OUT[98] ?
							 7'd14 :
							 (stage7_fifo$D_OUT[97] ?
							    7'd15 :
							    (stage7_fifo$D_OUT[96] ?
							       7'd16 :
							       (stage7_fifo$D_OUT[95] ?
								  7'd17 :
								  (stage7_fifo$D_OUT[94] ?
								     7'd18 :
								     (stage7_fifo$D_OUT[93] ?
									7'd19 :
									(stage7_fifo$D_OUT[92] ?
									   7'd20 :
									   (stage7_fifo$D_OUT[91] ?
									      7'd21 :
									      (stage7_fifo$D_OUT[90] ?
										 7'd22 :
										 (stage7_fifo$D_OUT[89] ?
										    7'd23 :
										    (stage7_fifo$D_OUT[88] ?
										       7'd24 :
										       (stage7_fifo$D_OUT[87] ?
											  7'd25 :
											  (stage7_fifo$D_OUT[86] ?
											     7'd26 :
											     (stage7_fifo$D_OUT[85] ?
												7'd27 :
												(stage7_fifo$D_OUT[84] ?
												   7'd28 :
												   (stage7_fifo$D_OUT[83] ?
												      7'd29 :
												      (stage7_fifo$D_OUT[82] ?
													 7'd30 :
													 (stage7_fifo$D_OUT[81] ?
													    7'd31 :
													    (stage7_fifo$D_OUT[80] ?
													       7'd32 :
													       (stage7_fifo$D_OUT[79] ?
														  7'd33 :
														  (stage7_fifo$D_OUT[78] ?
														     7'd34 :
														     (stage7_fifo$D_OUT[77] ?
															7'd35 :
															(stage7_fifo$D_OUT[76] ?
															   7'd36 :
															   (stage7_fifo$D_OUT[75] ?
															      7'd37 :
															      (stage7_fifo$D_OUT[74] ?
																 7'd38 :
																 (stage7_fifo$D_OUT[73] ?
																    7'd39 :
																    (stage7_fifo$D_OUT[72] ?
																       7'd40 :
																       (stage7_fifo$D_OUT[71] ?
																	  7'd41 :
																	  (stage7_fifo$D_OUT[70] ?
																	     7'd42 :
																	     (stage7_fifo$D_OUT[69] ?
																		7'd43 :
																		(stage7_fifo$D_OUT[68] ?
																		   7'd44 :
																		   (stage7_fifo$D_OUT[67] ?
																		      7'd45 :
																		      (stage7_fifo$D_OUT[66] ?
																			 7'd46 :
																			 (stage7_fifo$D_OUT[65] ?
																			    7'd47 :
																			    (stage7_fifo$D_OUT[64] ?
																			       7'd48 :
																			       (stage7_fifo$D_OUT[63] ?
																				  7'd49 :
																				  (stage7_fifo$D_OUT[62] ?
																				     7'd50 :
																				     (stage7_fifo$D_OUT[61] ?
																					7'd51 :
																					(stage7_fifo$D_OUT[60] ?
																					   7'd52 :
																					   (stage7_fifo$D_OUT[59] ?
																					      7'd53 :
																					      (stage7_fifo$D_OUT[58] ?
																						 7'd54 :
																						 (stage7_fifo$D_OUT[57] ?
																						    7'd55 :
																						    (stage7_fifo$D_OUT[56] ?
																						       7'd56 :
																						       (stage7_fifo$D_OUT[55] ?
																							  7'd57 :
																							  (stage7_fifo$D_OUT[54] ?
																							     7'd58 :
																							     (stage7_fifo$D_OUT[53] ?
																								7'd59 :
																								(stage7_fifo$D_OUT[52] ?
																								   7'd60 :
																								   (stage7_fifo$D_OUT[51] ?
																								      7'd61 :
																								      7'd64))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))) ;
  assign IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227 =
	     stage7_fifo$D_OUT[47] ?
	       poly___1__h77130 :
	       stage7_fifo$D_OUT[114:51] ;
  assign IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224 =
	     stage7_fifo$D_OUT[47] ?
	       -stage7_fifo$D_OUT[47:39] - 9'd1 :
	       stage7_fifo$D_OUT[47:39] ;
  assign _0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239 =
	     { 32'd0, x__h11854 } * 75'h00000000000B8AA3B29 ;
  assign _0_CONCAT_IF_IF_stage7_fifo_first__995_BIT_47_2_ETC___d4452 =
	     { 1'd0,
	       IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439[63:41] } +
	     { 23'd0, x__h98003 } ;
  assign _0_CONCAT_IF_IF_stage7_fifo_first__995_BIT_47_2_ETC___d4509 =
	     { 1'd0,
	       IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439[63:39] } +
	     { 25'd0, x__h98305 } ;
  assign _0_CONCAT_IF_stage3_fifo_first__44_BITS_80_TO_7_ETC___d668 =
	     { 1'd0, shifted_sum__h19985[63:39] } + { 25'd0, x__h41309 } ;
  assign _0_CONCAT_IF_stage3_fifo_first__44_BITS_80_TO_7_ETC___d692 =
	     { 1'd0, shifted_sum__h20019[63:39] } + { 25'd0, x__h41598 } ;
  assign _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057 =
	     { 28'd0, coeffs_c1__h61679 } *
	     { 20'd0, stage5_fifo$D_OUT[69:42] } ;
  assign _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3927 =
	     { 56'd0, x__h63846 } *
	     { 14'd0,
	       _0_CONCAT_stage5_fifo_first__02_BITS_69_TO_42_0_ETC___d3924[55:0] } ;
  assign _0_CONCAT_IF_stage7_fifo_first__995_BITS_47_TO__ETC___d4177 =
	     { 1'd0,
	       IF_stage7_fifo_first__995_BITS_47_TO_39_153_PL_ETC___d4164[61:39] } +
	     { 23'd0, x__h65481 } ;
  assign _0_CONCAT_IF_stage7_fifo_first__995_BITS_47_TO__ETC___d4212 =
	     { 1'd0,
	       IF_stage7_fifo_first__995_BITS_47_TO_39_153_MI_ETC___d4199[61:39] } +
	     { 23'd0, x__h76906 } ;
  assign _0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85 =
	     { 1'd0, stage2_fifo$D_OUT[37:30] } - 9'd127 ;
  assign _0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d86 =
	     _0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85 +
	     9'd55 ;
  assign _0_CONCAT_stage4_fifo_first__12_BITS_73_TO_42_2_ETC___d726 =
	     { 11'd0, stage4_fifo$D_OUT[73:42] } << x__h42279 ;
  assign _0_CONCAT_stage5_fifo_first__02_BITS_69_TO_42_0_ETC___d3924 =
	     { 28'd0, stage5_fifo$D_OUT[69:42] } *
	     { 28'd0, stage5_fifo$D_OUT[69:42] } ;
  assign _0_CONCAT_stage7_fifo_first__995_BITS_112_TO_51_ETC___d4146 =
	     { 1'd0,
	       stage7_fifo_first__995_BITS_112_TO_51_130_CONC_ETC___d4133[63:41] } +
	     { 23'd0, x__h76554 } ;
  assign _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4535 =
	     { 2'd0, stage8_fifo$D_OUT[34:27] } + 10'd127 - 10'd127 ;
  assign _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4592 =
	     { 2'd0, stage8_fifo$D_OUT[34:27] } + 10'd126 - 10'd127 ;
  assign _11_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO__ETC___d3069 =
	     { 28'd11, coeffs_c1__h61679 } *
	     { 20'd0, stage5_fifo$D_OUT[69:42] } ;
  assign _1_CONCAT_stage2_fifo_first__3_BITS_29_TO_7_0_1_ETC___d221 =
	     { 82'd1, stage2_fifo$D_OUT[29:7] } * { 24'd0, med__h1431 } ;
  assign _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540 =
	     { 27'd1, stage8_fifo$D_OUT[26:2] } * 52'd52707178 ;
  assign _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594 =
	     { 27'd1, stage8_fifo$D_OUT[26:2] } * 52'd46516319 ;
  assign _25735_MUL_0_CONCAT_stage5_fifo_first__02_BITS__ETC___d3085 =
	     43'd25735 * { 15'd0, stage5_fifo$D_OUT[69:42] } ;
  assign _theResult___fst__h62639 =
	     stage5_fifo_first__02_BITS_81_TO_74_09_ULT_9___d2198 ?
	       c0_term___1__h62643 :
	       c0_term___2__h62652 ;
  assign _theResult___fst__h62703 =
	     stage5_fifo_first__02_BITS_81_TO_70_205_ULE_0xF___d2207 ?
	       c0_term___2__h62708 :
	       _theResult___fst__h62724 ;
  assign _theResult___fst__h62724 =
	     (stage5_fifo$D_OUT[81:74] == 8'd1) ?
	       c0_term___1__h43369 :
	       c0_term___1__h62749 ;
  assign _theResult___snd__h1653 = { 9'd0, mantissa__h1704 } ;
  assign _theResult___snd__h1708 =
	     IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC___d295[0] ?
	       m___1__h5517 :
	       m___1__h5514 ;
  assign _theResult___snd__h42221 =
	     (_0_CONCAT_stage4_fifo_first__12_BITS_73_TO_42_2_ETC___d726[42:35] ==
	      8'd0) ?
	       _0_CONCAT_stage4_fifo_first__12_BITS_73_TO_42_2_ETC___d726[30:3] :
	       ((_0_CONCAT_stage4_fifo_first__12_BITS_73_TO_42_2_ETC___d726[42:35] <
		 8'd9) ?
		  _0_CONCAT_stage4_fifo_first__12_BITS_73_TO_42_2_ETC___d726[33:6] :
		  _0_CONCAT_stage4_fifo_first__12_BITS_73_TO_42_2_ETC___d726[34:7]) ;
  assign _theResult___snd__h76782 =
	     stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4186 ?
	       temp_mantissa___1__h76783 :
	       temp_mantissa__h76750 ;
  assign _theResult___snd_fst__h63696 =
	     stage5_fifo_first__02_BITS_81_TO_74_09_ULT_9___d2198 ?
	       c1_term___1__h62644 :
	       c1_term___1__h62653 ;
  assign _theResult___snd_fst__h63777 =
	     stage5_fifo_first__02_BITS_81_TO_70_205_ULE_0xF___d2207 ?
	       c1_term___1__h62709 :
	       c1_term___1__h62722 ;
  assign _theResult___snd_fst__h98971 =
	     ((_0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4535 ^
	       10'h200) <
	      10'd767) ?
	       ret__h98977 :
	       32'h7F800000 ;
  assign _theResult___snd_fst__h99777 =
	     ((_0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4592 ^
	       10'h200) <
	      10'd767) ?
	       ret__h99783 :
	       32'h7F800000 ;
  assign _theResult___snd_snd__h63697 =
	     stage5_fifo_first__02_BITS_81_TO_74_09_ULT_9___d2198 ?
	       c2_term___1__h62645 :
	       c2_term___1__h62654 ;
  assign aux_data___1__h77119 =
	     { stage7_fifo$D_OUT[47],
	       IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4430 +
	       { 7'd0,
		 _0_CONCAT_IF_IF_stage7_fifo_first__995_BIT_47_2_ETC___d4509[25] },
	       _0_CONCAT_IF_IF_stage7_fifo_first__995_BIT_47_2_ETC___d4509[24:0] } ;
  assign aux_data__h19897 = { 2'd0, stage3_fifo$D_OUT[32:1] } ;
  assign aux_data__h20130 =
	     (stage3_fifo$D_OUT[36:34] == 3'd0) ?
	       y_avValue_snd_fst__h20158 :
	       aux_data__h19897 ;
  assign big_mantissa__h19980 =
	     { stage3_fifo$D_OUT[71:40], stage3_fifo$D_OUT[32:1] } ;
  assign big_mantissa__h20865 =
	     { ~stage3_fifo$D_OUT[71:40], ~stage3_fifo$D_OUT[32:1] } + 64'd1 ;
  assign c0_term___1__h43369 = { 8'd0, x__h43377, 28'd0 } ;
  assign c0_term___1__h62643 = { 6'd0, x__h43377, 30'd0 } ;
  assign c0_term___1__h62749 = c0_term___2__h62652 ;
  assign c0_term___2__h62652 = { 2'd0, x__h43377, 34'd0 } ;
  assign c0_term___2__h62685 = { 10'd255, x__h43377, 26'd0 } ;
  assign c0_term___2__h62708 = { 9'd0, x__h43377, 27'd0 } ;
  assign c1_term___1__h43370 =
	     { 28'd0,
	       _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057[47:12] } ;
  assign c1_term___1__h62644 =
	     { 10'd0,
	       _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057[47:0],
	       6'd0 } ;
  assign c1_term___1__h62653 =
	     { 9'd0,
	       _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057[47:0],
	       7'd0 } ;
  assign c1_term___1__h62709 =
	     { _11_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO__ETC___d3069[47:0],
	       16'd0 } ;
  assign c1_term___1__h62722 =
	     { _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057[43:0],
	       20'd0 } ;
  assign c2_term___1__h43371 =
	     { 13'd0,
	       _25735_MUL_0_CONCAT_stage5_fifo_first__02_BITS__ETC___d3085[42:0],
	       8'd0 } ;
  assign c2_term___1__h62645 =
	     { 22'd0,
	       _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3927[69:28] } ;
  assign c2_term___1__h62654 =
	     { 17'd0,
	       _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3927[69:23] } ;
  assign exp__h98976 =
	     x__h98981[7:0] +
	     { 7'd0,
	       IF_1_CONCAT_stage8_fifo_first__524_BITS_26_TO__ETC___d4580[23] } ;
  assign exp__h99782 =
	     x__h99787[7:0] +
	     { 7'd0,
	       IF_1_CONCAT_stage8_fifo_first__524_BITS_26_TO__ETC___d4634[23] } ;
  assign final_result__h98689 =
	     stage8_fifo$D_OUT[1] ?
	       (_0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4535[9] ?
		  ret__h98791 :
		  _theResult___snd_fst__h98971) :
	       stage8_fifo$D_OUT[73:42] ;
  assign final_result__h99502 =
	     _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4592[9] ?
	       ret__h99597 :
	       _theResult___snd_fst__h99777 ;
  assign finalexp__h65336 =
	     x__h65355[7:0] +
	     { 7'd0,
	       _0_CONCAT_IF_stage7_fifo_first__995_BITS_47_TO__ETC___d4177[23] } ;
  assign finalexp__h76756 =
	     x__h76763[7:0] +
	     { 7'd0,
	       _0_CONCAT_IF_stage7_fifo_first__995_BITS_47_TO__ETC___d4212[23] } ;
  assign m___1__h20208 = ~stage3_fifo$D_OUT[71:40] + 32'd1 ;
  assign m___1__h5514 = { 9'd1, mantissa__h1704 } ;
  assign m___1__h5517 = { 8'd1, mantissa__h1704, 1'd0 } ;
  assign m__h20133 =
	     (stage3_fifo$D_OUT[36:34] == 3'd0) ?
	       y_avValue_snd_snd_snd__h20164 :
	       32'd0 ;
  assign mantissa___1__h1743 = stage2_fifo$D_OUT[29:7] << x__h19663 ;
  assign mantissa___1__h65948 = { 1'd0, mantissa__h65688[24:1] } ;
  assign mantissa__h100077 =
	     { 1'd0,
	       _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[49:27] } +
	     { 23'd0, x__h100103 } ;
  assign mantissa__h1704 =
	     (stage2_fifo$D_OUT[37:30] == 8'd0) ?
	       mantissa___1__h1743 :
	       stage2_fifo$D_OUT[29:7] ;
  assign mantissa__h65688 = stage7_fifo$D_OUT[114:90] + { 24'd0, x__h65767 } ;
  assign mantissa__h99045 =
	     { 1'd0,
	       _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[50:28] } +
	     { 23'd0, x__h99098 } ;
  assign mantissa__h99271 =
	     { 1'd0,
	       _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[49:27] } +
	     { 23'd0, x__h99297 } ;
  assign mantissa__h99851 =
	     { 1'd0,
	       _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[50:28] } +
	     { 23'd0, x__h99904 } ;
  assign med__h1431 =
	     { two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[0],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[1],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[2],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[3],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[4],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[5],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[6],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[7],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[8],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[9],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[10],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[11],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[12],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[13],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[14],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[15],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[16],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[17],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[18],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[19],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[20],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[21],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[22],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[23],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[24],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[25],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[26],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[27],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[28],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[29],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[30],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[31],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[32],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[33],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[34],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[35],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[36],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[37],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[38],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[39],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[40],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[41],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[42],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[43],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[44],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[45],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[46],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[47],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[48],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[49],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[50],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[51],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[52],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[53],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[54],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[55],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[56],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[57],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[58],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[59],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[60],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[61],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[62],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[63],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[64],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[65],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[66],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[67],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[68],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[69],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[70],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[71],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[72],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[73],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[74],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[75],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[76],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[77],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[78],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[79],
	       two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93[80] } >>
	     x__h11811 ;
  assign next_data_aux_data__h66068 =
	     (stage7_fifo$D_OUT[38:36] == 3'd0) ?
	       y_avValue_fst__h66032 :
	       stage7_fifo$D_OUT[35:2] ;
  assign poly___1__h77130 = ~stage7_fifo$D_OUT[114:51] ;
  assign poly_result___1__h64985 =
	     (stage6_fifo$D_OUT[50:42] == 9'd511) ?
	       x__h65007 + stage6_fifo$D_OUT[114:51] :
	       x__h65007 - stage6_fifo$D_OUT[114:51] ;
  assign poly_result___1__h65017 = x__h65034 + stage6_fifo$D_OUT[114:51] ;
  assign poly_result___1__h65041 = x__h65058 + stage6_fifo$D_OUT[114:51] ;
  assign poly_result___1__h65079 = x__h65034 - stage6_fifo$D_OUT[114:51] ;
  assign poly_var__h42131 =
	     (stage4_fifo$D_OUT[38:36] == 3'd0) ?
	       y_avValue_snd_fst__h42162 :
	       28'd0 ;
  assign result___1__h66095 =
	     { stage7_fifo$D_OUT[0],
	       ((8'd127 -
		 { 1'd0,
		   IF_stage7_fifo_first__995_BIT_112_003_THEN_0_E_ETC___d4126 }) -
		8'd1) +
	       { 7'd0,
		 _0_CONCAT_stage7_fifo_first__995_BITS_112_TO_51_ETC___d4146[23] },
	       _0_CONCAT_stage7_fifo_first__995_BITS_112_TO_51_ETC___d4146[22:0] } ;
  assign result___1__h76757 =
	     { stage7_fifo$D_OUT[0],
	       finalexp__h76756,
	       _0_CONCAT_IF_stage7_fifo_first__995_BITS_47_TO__ETC___d4212[22:0] } ;
  assign result___1__h77118 =
	     { stage7_fifo$D_OUT[47],
	       IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4430 +
	       { 7'd0,
		 _0_CONCAT_IF_IF_stage7_fifo_first__995_BIT_47_2_ETC___d4452[23] },
	       _0_CONCAT_IF_IF_stage7_fifo_first__995_BIT_47_2_ETC___d4452[22:0] } ;
  assign result__h66042 =
	     (stage7_fifo$D_OUT[38:36] == 3'd0) ?
	       y_avValue_snd_fst__h66071 :
	       32'd0 ;
  assign ret__h98791 = { stage8_fifo$D_OUT[35], 8'd0, x__h98854[51:29] } ;
  assign ret__h98977 =
	     { stage8_fifo$D_OUT[35],
	       exp__h98976,
	       IF_1_CONCAT_stage8_fifo_first__524_BITS_26_TO__ETC___d4580[22:0] } ;
  assign ret__h99597 = { stage8_fifo$D_OUT[35], 8'd0, x__h99660[51:29] } ;
  assign ret__h99783 =
	     { stage8_fifo$D_OUT[35],
	       exp__h99782,
	       IF_1_CONCAT_stage8_fifo_first__524_BITS_26_TO__ETC___d4634[22:0] } ;
  assign round__h100104 =
	     { _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[26:24],
	       _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[23:0] !=
	       24'd0 } ;
  assign round__h41310 =
	     { shifted_sum__h19985[38:36],
	       shifted_sum__h19985[35:0] != 36'd0 } ;
  assign round__h41599 =
	     { shifted_sum__h20019[38:36],
	       shifted_sum__h20019[35:0] != 36'd0 } ;
  assign round__h65482 =
	     { IF_stage7_fifo_first__995_BITS_47_TO_39_153_PL_ETC___d4164[39:37],
	       IF_stage7_fifo_first__995_BITS_47_TO_39_153_PL_ETC___d4164[36:0] !=
	       37'd0 } ;
  assign round__h65768 =
	     { stage7_fifo$D_OUT[90:88], stage7_fifo$D_OUT[87:51] != 37'd0 } ;
  assign round__h76555 =
	     { stage7_fifo_first__995_BITS_112_TO_51_130_CONC_ETC___d4133[41:39],
	       stage7_fifo_first__995_BITS_112_TO_51_130_CONC_ETC___d4133[38:0] !=
	       39'd0 } ;
  assign round__h76907 =
	     { IF_stage7_fifo_first__995_BITS_47_TO_39_153_MI_ETC___d4199[39:37],
	       IF_stage7_fifo_first__995_BITS_47_TO_39_153_MI_ETC___d4199[36:0] !=
	       37'd0 } ;
  assign round__h98004 =
	     { IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439[41:39],
	       IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439[38:0] !=
	       39'd0 } ;
  assign round__h98306 =
	     { IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439[39:37],
	       IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439[36:0] !=
	       37'd0 } ;
  assign round__h99099 =
	     { _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[27:25],
	       _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[24:0] !=
	       25'd0 } ;
  assign round__h99298 =
	     { _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[26:24],
	       _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[23:0] !=
	       24'd0 } ;
  assign round__h99905 =
	     { _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[27:25],
	       _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[24:0] !=
	       25'd0 } ;
  assign shifted_sum__h19985 = big_mantissa__h19983 << x__h41175 ;
  assign shifted_sum__h20019 = big_mantissa__h20017 << x__h41209 ;
  assign shifted_sum__h77169 = temp_mantissa__h77167 << x__h97968 ;
  assign shifted_sum__h77174 = temp_mantissa__h77172 << x__h97998 ;
  assign stage1_fifo_first_BITS_33_TO_26_2_ULT_0b1110011___d14 =
	     stage1_fifo$D_OUT[33:26] < 8'b01110011 ;
  assign stage2_fifo_first__3_BITS_5_TO_3_6_CONCAT_IF_s_ETC___d339 =
	     { stage2_fifo$D_OUT[5:3],
	       (stage2_fifo$D_OUT[2:0] == 3'd0) ?
		 CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_stage2_fi_ETC__q28 :
		 stage2_fifo$D_OUT[2:0],
	       1'd0,
	       (stage2_fifo$D_OUT[2:0] == 3'd0) ?
		 CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_1_CONCAT__ETC__q29 :
		 stage2_fifo$D_OUT[38:6] } ;
  assign stage3_fifo_first__44_BIT_33_02_CONCAT_IF_stag_ETC___d706 =
	     { stage3_fifo$D_OUT[33],
	       (stage3_fifo$D_OUT[36:34] == 3'd0) ?
		 CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_IF_stag_ETC__q23 :
		 stage3_fifo$D_OUT[0] } ;
  assign stage4_fifo_first__12_BITS_82_TO_74_13_SLE_11___d720 =
	     (stage4_fifo$D_OUT[82:74] ^ 9'h100) <= 9'd267 ;
  assign stage5_fifo_first__02_BITS_81_TO_70_205_ULE_0xF___d2207 =
	     stage5_fifo$D_OUT[81:70] <= 12'h00F ;
  assign stage5_fifo_first__02_BITS_81_TO_70_205_ULT_0xFF0___d2206 =
	     stage5_fifo$D_OUT[81:70] < 12'hFF0 ;
  assign stage5_fifo_first__02_BITS_81_TO_74_09_ULT_9___d2198 =
	     stage5_fifo$D_OUT[81:74] < 8'd9 ;
  assign stage7_fifo_first__995_BITS_112_TO_51_130_CONC_ETC___d4133 =
	     sum___1__h66090 << x__h76549 ;
  assign stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_1___d4184 =
	     stage7_fifo$D_OUT[47:39] - 9'd1 ;
  assign stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4185 =
	     (stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_1___d4184 ^
	      9'h100) <=
	     9'd383 ;
  assign stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4186 =
	     (stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_1___d4184 ^
	      9'h100) <
	     9'd130 ;
  assign stage7_fifo_first__995_BITS_47_TO_39_153_PLUS_127___d4154 =
	     stage7_fifo$D_OUT[47:39] + 9'd127 ;
  assign stage7_fifo_first__995_BITS_47_TO_39_153_PLUS__ETC___d4155 =
	     (stage7_fifo_first__995_BITS_47_TO_39_153_PLUS_127___d4154 ^
	      9'h100) <=
	     9'd256 ;
  assign sum___1__h66090 = { stage7_fifo$D_OUT[112:51], 2'd0 } ;
  assign table_index__h42129 =
	     (stage4_fifo$D_OUT[38:36] == 3'd0) ?
	       y_avValue_fst__h42120 :
	       12'd0 ;
  assign temp_mantissa___1__h65368 = stage7_fifo$D_OUT[114:51] >> x__h65468 ;
  assign temp_mantissa___1__h76783 = temp_mantissa__h76750 >> x__h76893 ;
  assign temp_mantissa__h76750 = { stage7_fifo$D_OUT[113:51], 1'd0 } ;
  assign temp_mantissa__h77167 =
	     { IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[61:0],
	       2'd0 } ;
  assign temp_mantissa__h77172 =
	     { IF_stage7_fifo_first__995_BIT_47_221_THEN_NEG__ETC___d4224,
	       IF_stage7_fifo_first__995_BIT_47_221_THEN_INV__ETC___d4227[61:7] } ;
  assign two_over_pi_reg_2_BITS_0_CONCAT_stage2_fifo_fi_ETC___d93 =
	     two_over_pi_reg_AND_INV_0xFFFFFFFFFFFFFFFFFFFF_ETC__q16[80:0] ;
  assign two_over_pi_reg_AND_INV_0xFFFFFFFFFFFFFFFFFFFF_ETC__q16 =
	     (two_over_pi_reg &
	      ~(200'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE <<
		_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d86[7:0])) >>
	     IF_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_ETC___d91[7:0] ;
  assign v__h64907 = (stage6_fifo$D_OUT[38:36] == 3'd0) ? v__h64952 : 64'd0 ;
  assign v__h65313 =
	     { 1'b0,
	       finalexp__h65336,
	       _0_CONCAT_IF_stage7_fifo_first__995_BITS_47_TO__ETC___d4177[22:0] } ;
  assign v__h65683 =
	     { 1'b0,
	       x__h65722[7:0],
	       IF_mantissa5688_BIT_24_THEN_mantissa___15948_E_ETC__q19[22:0] } ;
  assign x__h100103 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[25] &&
	     round__h100104 != 4'b0100 ;
  assign x__h11811 =
	     9'd80 -
	     (_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d86 -
	      IF_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_ETC___d91) ;
  assign x__h11854 =
	     _0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85[8] ?
	       x_fixed__h11908 :
	       x_fixed__h11865 ;
  assign x__h11901 =
	     9'd12 +
	     _0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85 ;
  assign x__h11921 = { 8'd1, stage2_fifo$D_OUT[29:7], 12'd0 } ;
  assign x__h11958 =
	     -_0_CONCAT_stage2_fifo_first__3_BITS_37_TO_30_3__ETC___d85 ;
  assign x__h19489 =
	     (stage2_fifo$D_OUT[2:0] == 3'd0) ?
	       y_avValue_snd_snd_snd_snd__h1602 :
	       32'd0 ;
  assign x__h19663 =
	     IF_stage2_fifo_first__3_BIT_29_47_THEN_0_ELSE__ETC___d292 +
	     5'd1 ;
  assign x__h41175 =
	     IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d490 +
	     7'd1 ;
  assign x__h41209 =
	     IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d624 +
	     7'd1 ;
  assign x__h41309 = shifted_sum__h19985[37] && round__h41310 != 4'b0100 ;
  assign x__h41598 = shifted_sum__h20019[37] && round__h41599 != 4'b0100 ;
  assign x__h42279 = 9'd11 - stage4_fifo$D_OUT[82:74] ;
  assign x__h43302 =
	     (stage5_fifo$D_OUT[38:36] == 3'd0) ?
	       y_avValue_snd_fst__h43309 :
	       64'd0 ;
  assign x__h62769 =
	     (stage5_fifo$D_OUT[38:36] == 3'd0) ?
	       y_avValue_snd_snd_fst__h62770 :
	       64'd0 ;
  assign x__h63827 =
	     (stage5_fifo$D_OUT[38:36] == 3'd0) ?
	       y_avValue_snd_snd_snd__h62771 :
	       64'd0 ;
  assign x__h65007 = stage6_fifo$D_OUT[178:115] + stage6_fifo$D_OUT[242:179] ;
  assign x__h65034 = stage6_fifo$D_OUT[242:179] + stage6_fifo$D_OUT[178:115] ;
  assign x__h65058 = stage6_fifo$D_OUT[242:179] - stage6_fifo$D_OUT[178:115] ;
  assign x__h65355 =
	     stage7_fifo_first__995_BITS_47_TO_39_153_PLUS__ETC___d4155 ?
	       9'd0 :
	       stage7_fifo_first__995_BITS_47_TO_39_153_PLUS_127___d4154 ;
  assign x__h65468 =
	     -(stage7_fifo_first__995_BITS_47_TO_39_153_PLUS_127___d4154 -
	       9'd1) ;
  assign x__h65481 =
	     IF_stage7_fifo_first__995_BITS_47_TO_39_153_PL_ETC___d4164[38] &&
	     round__h65482 != 4'b0100 ;
  assign x__h65722 =
	     mantissa__h65688[24] ?
	       stage7_fifo$D_OUT[47:39] + 9'd128 :
	       stage7_fifo_first__995_BITS_47_TO_39_153_PLUS_127___d4154 ;
  assign x__h65767 = stage7_fifo$D_OUT[89] && round__h65768 != 4'b0100 ;
  assign x__h76549 =
	     IF_stage7_fifo_first__995_BIT_112_003_THEN_0_E_ETC___d4126 +
	     7'd1 ;
  assign x__h76554 =
	     stage7_fifo_first__995_BITS_112_TO_51_130_CONC_ETC___d4133[40] &&
	     round__h76555 != 4'b0100 ;
  assign x__h76763 =
	     stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4185 ?
	       (stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4186 ?
		  9'd0 :
		  stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_1___d4184 +
		  9'd127) :
	       stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_1___d4184 ;
  assign x__h76893 =
	     -(stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_1___d4184 +
	       9'd126) ;
  assign x__h76906 =
	     IF_stage7_fifo_first__995_BITS_47_TO_39_153_MI_ETC___d4199[38] &&
	     round__h76907 != 4'b0100 ;
  assign x__h97968 =
	     IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_I_ETC___d4351 +
	     7'd1 ;
  assign x__h97998 =
	     IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4426 +
	     7'd1 ;
  assign x__h98003 =
	     IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439[40] &&
	     round__h98004 != 4'b0100 ;
  assign x__h98305 =
	     IF_IF_stage7_fifo_first__995_BIT_47_221_THEN_N_ETC___d4439[38] &&
	     round__h98306 != 4'b0100 ;
  assign x__h98854 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[51:0] >>
	     x__h98953 ;
  assign x__h98953 =
	     -(10'd1 +
	       _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4535) ;
  assign x__h98981 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[51] ?
	       _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4535 +
	       10'd1 :
	       _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4535 ;
  assign x__h99098 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[26] &&
	     round__h99099 != 4'b0100 ;
  assign x__h99297 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4540[25] &&
	     round__h99298 != 4'b0100 ;
  assign x__h99660 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[51:0] >>
	     x__h99759 ;
  assign x__h99759 =
	     -(10'd1 +
	       _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4592) ;
  assign x__h99787 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[51] ?
	       _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4592 +
	       10'd1 :
	       _0_CONCAT_stage8_fifo_first__524_BITS_34_TO_27__ETC___d4592 ;
  assign x__h99904 =
	     _1_CONCAT_stage8_fifo_first__524_BITS_26_TO_2_5_ETC___d4594[26] &&
	     round__h99905 != 4'b0100 ;
  assign x_fixed__h11865 = { 20'd1, stage2_fifo$D_OUT[29:7] } << x__h11901 ;
  assign x_fixed__h11908 = x__h11921 >> x__h11958 ;
  assign y_avValue_fst__h42073 =
	     stage4_fifo_first__12_BITS_82_TO_74_13_SLE_11___d720 ?
	       _0_CONCAT_stage4_fifo_first__12_BITS_73_TO_42_2_ETC___d726[42:31] :
	       12'd0 ;
  assign y_avValue_fst__h42079 = { 6'd0, stage4_fifo$D_OUT[73:68] } ;
  assign y_avValue_fst__h42084 = { 5'd0, stage4_fifo$D_OUT[64:58] } ;
  assign y_avValue_fst__h42089 = { 5'd0, stage4_fifo$D_OUT[66:60] } ;
  assign y_avValue_snd_fst__h20172 =
	     { IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_1_ETC___d652,
	       ((8'd127 -
		 { 1'd0,
		   IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d490 }) -
		8'd1) +
	       { 7'd0,
		 _0_CONCAT_IF_stage3_fifo_first__44_BITS_80_TO_7_ETC___d668[25] },
	       _0_CONCAT_IF_stage3_fifo_first__44_BITS_80_TO_7_ETC___d668[24:0] } ;
  assign y_avValue_snd_fst__h20174 =
	     { IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_0_ETC___d676,
	       ((8'd127 -
		 { 1'd0,
		   IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d624 }) -
		8'd1) +
	       { 7'd0,
		 _0_CONCAT_IF_stage3_fifo_first__44_BITS_80_TO_7_ETC___d692[25] },
	       _0_CONCAT_IF_stage3_fifo_first__44_BITS_80_TO_7_ETC___d692[24:0] } ;
  assign y_avValue_snd_fst__h42169 =
	     stage4_fifo_first__12_BITS_82_TO_74_13_SLE_11___d720 ?
	       _theResult___snd__h42221 :
	       28'd0 ;
  assign y_avValue_snd_fst__h42172 = { 2'd0, stage4_fifo$D_OUT[67:42] } ;
  assign y_avValue_snd_fst__h42173 = { 12'd0, stage4_fifo$D_OUT[57:42] } ;
  assign y_avValue_snd_fst__h42174 =
	     (stage4_fifo$D_OUT[66:65] == 2'b01) ?
	       { 10'd0, stage4_fifo$D_OUT[59:42] } :
	       { 9'd0, stage4_fifo$D_OUT[60:42] } ;
  assign y_avValue_snd_fst__h43316 =
	     (stage5_fifo$D_OUT[81:74] == 8'd0) ?
	       c0_term___1__h43369 :
	       _theResult___fst__h62639 ;
  assign y_avValue_snd_fst__h43318 = { 1'd0, x__h43377, 35'd0 } ;
  assign y_avValue_snd_fst__h43322 =
	     stage5_fifo_first__02_BITS_81_TO_70_205_ULT_0xFF0___d2206 ?
	       _theResult___fst__h62703 :
	       c0_term___2__h62685 ;
  assign y_avValue_snd_snd_fst__h62777 =
	     (stage5_fifo$D_OUT[81:74] == 8'd0) ?
	       c1_term___1__h43370 :
	       _theResult___snd_fst__h63696 ;
  assign y_avValue_snd_snd_fst__h62779 =
	     { 5'd0,
	       _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057[47:0],
	       11'd0 } ;
  assign y_avValue_snd_snd_fst__h62781 =
	     { _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057[44:0],
	       19'd0 } ;
  assign y_avValue_snd_snd_fst__h62783 =
	     stage5_fifo_first__02_BITS_81_TO_70_205_ULT_0xFF0___d2206 ?
	       _theResult___snd_fst__h63777 :
	       y_avValue_snd_snd_fst__h62781 ;
  assign y_avValue_snd_snd_fst__h62785 =
	     { _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3057[45:0],
	       18'd0 } ;
  assign y_avValue_snd_snd_snd__h20183 =
	     { 1'b1, shifted_sum__h19985[63:33] } ;
  assign y_avValue_snd_snd_snd__h20185 =
	     { 1'b1, shifted_sum__h20019[63:33] } ;
  assign y_avValue_snd_snd_snd__h20187 =
	     stage3_fifo$D_OUT[0] ? m___1__h20208 : stage3_fifo$D_OUT[71:40] ;
  assign y_avValue_snd_snd_snd__h62778 =
	     (stage5_fifo$D_OUT[81:74] == 8'd0) ?
	       c2_term___1__h43371 :
	       _theResult___snd_snd__h63697 ;
  assign y_avValue_snd_snd_snd__h62780 =
	     { 10'd0,
	       _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3927[69:16] } ;
  assign y_avValue_snd_snd_snd__h62784 =
	     { _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3927[61:0],
	       2'd0 } ;
  assign y_avValue_snd_snd_snd__h62786 =
	     { _0_CONCAT_IF_stage5_fifo_first__02_BITS_41_TO_3_ETC___d3927[62:0],
	       1'd0 } ;
  always@(stage4_fifo$D_OUT)
  begin
    case (stage4_fifo$D_OUT[64:57])
      8'h0, 8'hFF: poly_var___1__h42288 = { 17'd0, stage4_fifo$D_OUT[52:42] };
      8'h01: poly_var___1__h42288 = { 14'd0, stage4_fifo$D_OUT[55:42] };
      default: poly_var___1__h42288 = { 13'd0, stage4_fifo$D_OUT[56:42] };
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[75:70])
      6'd0: coeffs_c0__h51325 = 28'h8000001;
      6'd1: coeffs_c0__h51325 = 28'h8164D20;
      6'd2: coeffs_c0__h51325 = 28'h82CD86A;
      6'd3: coeffs_c0__h51325 = 28'h843A28D;
      6'd4: coeffs_c0__h51325 = 28'h85AAC37;
      6'd5: coeffs_c0__h51325 = 28'h871F61A;
      6'd6: coeffs_c0__h51325 = 28'h88980E9;
      6'd7: coeffs_c0__h51325 = 28'h8A14D58;
      6'd8: coeffs_c0__h51325 = 28'h8B95C1F;
      6'd9: coeffs_c0__h51325 = 28'h8D1ADF7;
      6'd10: coeffs_c0__h51325 = 28'h8EA439A;
      6'd11: coeffs_c0__h51325 = 28'h9031DC5;
      6'd12: coeffs_c0__h51325 = 28'h91C3D38;
      6'd13: coeffs_c0__h51325 = 28'h935A2B4;
      6'd14: coeffs_c0__h51325 = 28'h94F4EFC;
      6'd15: coeffs_c0__h51325 = 28'h96942D4;
      6'd16: coeffs_c0__h51325 = 28'h9837F06;
      6'd17: coeffs_c0__h51325 = 28'h99E045A;
      6'd18: coeffs_c0__h51325 = 28'h9B8D39D;
      6'd19: coeffs_c0__h51325 = 28'h9D3ED9C;
      6'd20: coeffs_c0__h51325 = 28'h9EF5327;
      6'd21: coeffs_c0__h51325 = 28'hA0B0512;
      6'd22: coeffs_c0__h51325 = 28'hA270431;
      6'd23: coeffs_c0__h51325 = 28'hA43515C;
      6'd24: coeffs_c0__h51325 = 28'hA5FED6C;
      6'd25: coeffs_c0__h51325 = 28'hA7CD93C;
      6'd26: coeffs_c0__h51325 = 28'hA9A15AC;
      6'd27: coeffs_c0__h51325 = 28'hAB7A39D;
      6'd28: coeffs_c0__h51325 = 28'hAD583F0;
      6'd29: coeffs_c0__h51325 = 28'hAF3B78C;
      6'd30: coeffs_c0__h51325 = 28'hB123F59;
      6'd31: coeffs_c0__h51325 = 28'hB311C42;
      6'd32: coeffs_c0__h51325 = 28'hB504F35;
      6'd33: coeffs_c0__h51325 = 28'hB6FD91F;
      6'd34: coeffs_c0__h51325 = 28'hB8FBAF6;
      6'd35: coeffs_c0__h51325 = 28'hBAFF5AC;
      6'd36: coeffs_c0__h51325 = 28'hBD08A3B;
      6'd37: coeffs_c0__h51325 = 28'hBF1799D;
      6'd38: coeffs_c0__h51325 = 28'hC12C4CE;
      6'd39: coeffs_c0__h51325 = 28'hC346CCF;
      6'd40: coeffs_c0__h51325 = 28'hC5672A2;
      6'd41: coeffs_c0__h51325 = 28'hC78D74E;
      6'd42: coeffs_c0__h51325 = 28'hC9B9BDA;
      6'd43: coeffs_c0__h51325 = 28'hCBEC151;
      6'd44: coeffs_c0__h51325 = 28'hCE248C3;
      6'd45: coeffs_c0__h51325 = 28'hD06333F;
      6'd46: coeffs_c0__h51325 = 28'hD2A81DB;
      6'd47: coeffs_c0__h51325 = 28'hD4F35AC;
      6'd48: coeffs_c0__h51325 = 28'hD744FCE;
      6'd49: coeffs_c0__h51325 = 28'hD99D15E;
      6'd50: coeffs_c0__h51325 = 28'hDBFBB7B;
      6'd51: coeffs_c0__h51325 = 28'hDE60F4A;
      6'd52: coeffs_c0__h51325 = 28'hE0CCDF0;
      6'd53: coeffs_c0__h51325 = 28'hE33F899;
      6'd54: coeffs_c0__h51325 = 28'hE5B9070;
      6'd55: coeffs_c0__h51325 = 28'hE8396A7;
      6'd56: coeffs_c0__h51325 = 28'hEAC0C70;
      6'd57: coeffs_c0__h51325 = 28'hED4F304;
      6'd58: coeffs_c0__h51325 = 28'hEFE4B9B;
      6'd59: coeffs_c0__h51325 = 28'hF281775;
      6'd60: coeffs_c0__h51325 = 28'hF5257D3;
      6'd61: coeffs_c0__h51325 = 28'hF7D0DF9;
      6'd62: coeffs_c0__h51325 = 28'hFA83B2F;
      6'd63: coeffs_c0__h51325 = 28'hFD3E0C3;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[75:70])
      6'd0: coeffs_c1__h51326 = 20'h58B8D;
      6'd1: coeffs_c1__h51326 = 20'h59B02;
      6'd2: coeffs_c1__h51326 = 20'h5AAA2;
      6'd3: coeffs_c1__h51326 = 20'h5BA6E;
      6'd4: coeffs_c1__h51326 = 20'h5CA66;
      6'd5: coeffs_c1__h51326 = 20'h5DA8A;
      6'd6: coeffs_c1__h51326 = 20'h5EADC;
      6'd7: coeffs_c1__h51326 = 20'h5FB5B;
      6'd8: coeffs_c1__h51326 = 20'h60C08;
      6'd9: coeffs_c1__h51326 = 20'h61CE3;
      6'd10: coeffs_c1__h51326 = 20'h62DED;
      6'd11: coeffs_c1__h51326 = 20'h63F27;
      6'd12: coeffs_c1__h51326 = 20'h65091;
      6'd13: coeffs_c1__h51326 = 20'h6622C;
      6'd14: coeffs_c1__h51326 = 20'h673F7;
      6'd15: coeffs_c1__h51326 = 20'h685F4;
      6'd16: coeffs_c1__h51326 = 20'h69824;
      6'd17: coeffs_c1__h51326 = 20'h6AA85;
      6'd18: coeffs_c1__h51326 = 20'h6BD1B;
      6'd19: coeffs_c1__h51326 = 20'h6CFE4;
      6'd20: coeffs_c1__h51326 = 20'h6E2E1;
      6'd21: coeffs_c1__h51326 = 20'h6F613;
      6'd22: coeffs_c1__h51326 = 20'h7097B;
      6'd23: coeffs_c1__h51326 = 20'h71D19;
      6'd24: coeffs_c1__h51326 = 20'h730EE;
      6'd25: coeffs_c1__h51326 = 20'h744FA;
      6'd26: coeffs_c1__h51326 = 20'h7593D;
      6'd27: coeffs_c1__h51326 = 20'h76DBA;
      6'd28: coeffs_c1__h51326 = 20'h7826F;
      6'd29: coeffs_c1__h51326 = 20'h7975E;
      6'd30: coeffs_c1__h51326 = 20'h7AC87;
      6'd31: coeffs_c1__h51326 = 20'h7C1EC;
      6'd32: coeffs_c1__h51326 = 20'h7D78C;
      6'd33: coeffs_c1__h51326 = 20'h7ED68;
      6'd34: coeffs_c1__h51326 = 20'h80382;
      6'd35: coeffs_c1__h51326 = 20'h819D8;
      6'd36: coeffs_c1__h51326 = 20'h8306E;
      6'd37: coeffs_c1__h51326 = 20'h84742;
      6'd38: coeffs_c1__h51326 = 20'h85E56;
      6'd39: coeffs_c1__h51326 = 20'h875AA;
      6'd40: coeffs_c1__h51326 = 20'h88D3F;
      6'd41: coeffs_c1__h51326 = 20'h8A516;
      6'd42: coeffs_c1__h51326 = 20'h8BD2F;
      6'd43: coeffs_c1__h51326 = 20'h8D58B;
      6'd44: coeffs_c1__h51326 = 20'h8EE2C;
      6'd45: coeffs_c1__h51326 = 20'h90711;
      6'd46: coeffs_c1__h51326 = 20'h9203B;
      6'd47: coeffs_c1__h51326 = 20'h939AC;
      6'd48: coeffs_c1__h51326 = 20'h95363;
      6'd49: coeffs_c1__h51326 = 20'h96D63;
      6'd50: coeffs_c1__h51326 = 20'h987AA;
      6'd51: coeffs_c1__h51326 = 20'h9A23B;
      6'd52: coeffs_c1__h51326 = 20'h9BD16;
      6'd53: coeffs_c1__h51326 = 20'h9D83C;
      6'd54: coeffs_c1__h51326 = 20'h9F3AE;
      6'd55: coeffs_c1__h51326 = 20'hA0F6C;
      6'd56: coeffs_c1__h51326 = 20'hA2B77;
      6'd57: coeffs_c1__h51326 = 20'hA47D1;
      6'd58: coeffs_c1__h51326 = 20'hA6479;
      6'd59: coeffs_c1__h51326 = 20'hA8172;
      6'd60: coeffs_c1__h51326 = 20'hA9EBB;
      6'd61: coeffs_c1__h51326 = 20'hABC56;
      6'd62: coeffs_c1__h51326 = 20'hADA43;
      6'd63: coeffs_c1__h51326 = 20'hAF884;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[75:70])
      6'd0: coeffs_c2__h51327 = 14'h0F75;
      6'd1: coeffs_c2__h51327 = 14'h0FA0;
      6'd2: coeffs_c2__h51327 = 14'h0FCC;
      6'd3: coeffs_c2__h51327 = 14'h0FF8;
      6'd4: coeffs_c2__h51327 = 14'h1025;
      6'd5: coeffs_c2__h51327 = 14'h1052;
      6'd6: coeffs_c2__h51327 = 14'h107F;
      6'd7: coeffs_c2__h51327 = 14'h10AC;
      6'd8: coeffs_c2__h51327 = 14'h10DB;
      6'd9: coeffs_c2__h51327 = 14'h110B;
      6'd10: coeffs_c2__h51327 = 14'h113B;
      6'd11: coeffs_c2__h51327 = 14'h116B;
      6'd12: coeffs_c2__h51327 = 14'h119B;
      6'd13: coeffs_c2__h51327 = 14'h11CB;
      6'd14: coeffs_c2__h51327 = 14'h11FD;
      6'd15: coeffs_c2__h51327 = 14'h1230;
      6'd16: coeffs_c2__h51327 = 14'h1261;
      6'd17: coeffs_c2__h51327 = 14'h1296;
      6'd18: coeffs_c2__h51327 = 14'h12C8;
      6'd19: coeffs_c2__h51327 = 14'h12FD;
      6'd20: coeffs_c2__h51327 = 14'h1332;
      6'd21: coeffs_c2__h51327 = 14'h1368;
      6'd22: coeffs_c2__h51327 = 14'h139E;
      6'd23: coeffs_c2__h51327 = 14'h13D5;
      6'd24: coeffs_c2__h51327 = 14'h140B;
      6'd25: coeffs_c2__h51327 = 14'h1443;
      6'd26: coeffs_c2__h51327 = 14'h147D;
      6'd27: coeffs_c2__h51327 = 14'h14B4;
      6'd28: coeffs_c2__h51327 = 14'h14EF;
      6'd29: coeffs_c2__h51327 = 14'h1529;
      6'd30: coeffs_c2__h51327 = 14'h1565;
      6'd31: coeffs_c2__h51327 = 14'h15A0;
      6'd32: coeffs_c2__h51327 = 14'h15DC;
      6'd33: coeffs_c2__h51327 = 14'h161A;
      6'd34: coeffs_c2__h51327 = 14'h1656;
      6'd35: coeffs_c2__h51327 = 14'h1696;
      6'd36: coeffs_c2__h51327 = 14'h16D3;
      6'd37: coeffs_c2__h51327 = 14'h1713;
      6'd38: coeffs_c2__h51327 = 14'h1753;
      6'd39: coeffs_c2__h51327 = 14'h1794;
      6'd40: coeffs_c2__h51327 = 14'h17D6;
      6'd41: coeffs_c2__h51327 = 14'h1819;
      6'd42: coeffs_c2__h51327 = 14'h185C;
      6'd43: coeffs_c2__h51327 = 14'h18A1;
      6'd44: coeffs_c2__h51327 = 14'h18E5;
      6'd45: coeffs_c2__h51327 = 14'h192A;
      6'd46: coeffs_c2__h51327 = 14'h1971;
      6'd47: coeffs_c2__h51327 = 14'h19B7;
      6'd48: coeffs_c2__h51327 = 14'h1A00;
      6'd49: coeffs_c2__h51327 = 14'h1A47;
      6'd50: coeffs_c2__h51327 = 14'h1A92;
      6'd51: coeffs_c2__h51327 = 14'h1ADC;
      6'd52: coeffs_c2__h51327 = 14'h1B27;
      6'd53: coeffs_c2__h51327 = 14'h1B72;
      6'd54: coeffs_c2__h51327 = 14'h1BBE;
      6'd55: coeffs_c2__h51327 = 14'h1C0B;
      6'd56: coeffs_c2__h51327 = 14'h1C5A;
      6'd57: coeffs_c2__h51327 = 14'h1CA8;
      6'd58: coeffs_c2__h51327 = 14'h1CF9;
      6'd59: coeffs_c2__h51327 = 14'h1D49;
      6'd60: coeffs_c2__h51327 = 14'h1D9B;
      6'd61: coeffs_c2__h51327 = 14'h1DEE;
      6'd62: coeffs_c2__h51327 = 14'h1E42;
      6'd63: coeffs_c2__h51327 = 14'h1E96;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[76:70])
      7'd0: coeffs_c0__h52111 = 28'hFFFFFFC;
      7'd1: coeffs_c0__h52111 = 28'hFE03F7D;
      7'd2: coeffs_c0__h52111 = 28'hFC0FC0C;
      7'd3: coeffs_c0__h52111 = 28'hFA232CC;
      7'd4: coeffs_c0__h52111 = 28'hF83E0F5;
      7'd5: coeffs_c0__h52111 = 28'hF6603D6;
      7'd6: coeffs_c0__h52111 = 28'hF4898D3;
      7'd7: coeffs_c0__h52111 = 28'hF2B9D61;
      7'd8: coeffs_c0__h52111 = 28'hF0F0F0C;
      7'd9: coeffs_c0__h52111 = 28'hEF2EB6F;
      7'd10: coeffs_c0__h52111 = 28'hED73038;
      7'd11: coeffs_c0__h52111 = 28'hEBBDB28;
      7'd12: coeffs_c0__h52111 = 28'hEA0EA0C;
      7'd13: coeffs_c0__h52111 = 28'hE865AC5;
      7'd14: coeffs_c0__h52111 = 28'hE6C2B42;
      7'd15: coeffs_c0__h52111 = 28'hE525980;
      7'd16: coeffs_c0__h52111 = 28'hE38E38C;
      7'd17: coeffs_c0__h52111 = 28'hE1FC77E;
      7'd18: coeffs_c0__h52111 = 28'hE07037F;
      7'd19: coeffs_c0__h52111 = 28'hDEE95C3;
      7'd20: coeffs_c0__h52111 = 28'hDD67C88;
      7'd21: coeffs_c0__h52111 = 28'hDBEB61D;
      7'd22: coeffs_c0__h52111 = 28'hDA740D8;
      7'd23: coeffs_c0__h52111 = 28'hD901B1E;
      7'd24: coeffs_c0__h52111 = 28'hD79435C;
      7'd25: coeffs_c0__h52111 = 28'hD62B80B;
      7'd26: coeffs_c0__h52111 = 28'hD4C77AE;
      7'd27: coeffs_c0__h52111 = 28'hD3680D2;
      7'd28: coeffs_c0__h52111 = 28'hD20D20B;
      7'd29: coeffs_c0__h52111 = 28'hD0B69FB;
      7'd30: coeffs_c0__h52111 = 28'hCF64749;
      7'd31: coeffs_c0__h52111 = 28'hCE168A6;
      7'd32: coeffs_c0__h52111 = 28'hCCCCCCB;
      7'd33: coeffs_c0__h52111 = 28'hCB8727A;
      7'd34: coeffs_c0__h52111 = 28'hCA4587D;
      7'd35: coeffs_c0__h52111 = 28'hC907DA3;
      7'd36: coeffs_c0__h52111 = 28'hC7CE0C6;
      7'd37: coeffs_c0__h52111 = 28'hC6980C5;
      7'd38: coeffs_c0__h52111 = 28'hC565C86;
      7'd39: coeffs_c0__h52111 = 28'hC4372F7;
      7'd40: coeffs_c0__h52111 = 28'hC30C30B;
      7'd41: coeffs_c0__h52111 = 28'hC1E4BBC;
      7'd42: coeffs_c0__h52111 = 28'hC0C0C0B;
      7'd43: coeffs_c0__h52111 = 28'hBFA02FE;
      7'd44: coeffs_c0__h52111 = 28'hBE82FA0;
      7'd45: coeffs_c0__h52111 = 28'hBD69103;
      7'd46: coeffs_c0__h52111 = 28'hBC52640;
      7'd47: coeffs_c0__h52111 = 28'hBB3EE71;
      7'd48: coeffs_c0__h52111 = 28'hBA2E8B9;
      7'd49: coeffs_c0__h52111 = 28'hB92143F;
      7'd50: coeffs_c0__h52111 = 28'hB81702D;
      7'd51: coeffs_c0__h52111 = 28'hB70FBB5;
      7'd52: coeffs_c0__h52111 = 28'hB60B60A;
      7'd53: coeffs_c0__h52111 = 28'hB509E68;
      7'd54: coeffs_c0__h52111 = 28'hB40B40A;
      7'd55: coeffs_c0__h52111 = 28'hB30F634;
      7'd56: coeffs_c0__h52111 = 28'hB21642C;
      7'd57: coeffs_c0__h52111 = 28'hB11FD3B;
      7'd58: coeffs_c0__h52111 = 28'hB02C0AF;
      7'd59: coeffs_c0__h52111 = 28'hAF3ADDC;
      7'd60: coeffs_c0__h52111 = 28'hAE4C415;
      7'd61: coeffs_c0__h52111 = 28'hAD602B5;
      7'd62: coeffs_c0__h52111 = 28'hAC76917;
      7'd63: coeffs_c0__h52111 = 28'hAB8F69D;
      7'd64: coeffs_c0__h52111 = 28'hAAAAAAA;
      7'd65: coeffs_c0__h52111 = 28'hA9C84A4;
      7'd66: coeffs_c0__h52111 = 28'hA8E83F5;
      7'd67: coeffs_c0__h52111 = 28'hA80A80A;
      7'd68: coeffs_c0__h52111 = 28'hA72F053;
      7'd69: coeffs_c0__h52111 = 28'hA655C43;
      7'd70: coeffs_c0__h52111 = 28'hA57EB4F;
      7'd71: coeffs_c0__h52111 = 28'hA4A9CF1;
      7'd72: coeffs_c0__h52111 = 28'hA3D70A3;
      7'd73: coeffs_c0__h52111 = 28'hA3065E3;
      7'd74: coeffs_c0__h52111 = 28'hA237C32;
      7'd75: coeffs_c0__h52111 = 28'hA16B312;
      7'd76: coeffs_c0__h52111 = 28'hA0A0A09;
      7'd77: coeffs_c0__h52111 = 28'h9FD809F;
      7'd78: coeffs_c0__h52111 = 28'h9F1165E;
      7'd79: coeffs_c0__h52111 = 28'h9E4CAD2;
      7'd80: coeffs_c0__h52111 = 28'h9D89D89;
      7'd81: coeffs_c0__h52111 = 28'h9CC8E15;
      7'd82: coeffs_c0__h52111 = 28'h9C09C09;
      7'd83: coeffs_c0__h52111 = 28'h9B4C6F9;
      7'd84: coeffs_c0__h52111 = 28'h9A90E7D;
      7'd85: coeffs_c0__h52111 = 28'h99D722D;
      7'd86: coeffs_c0__h52111 = 28'h991F1A5;
      7'd87: coeffs_c0__h52111 = 28'h9868C80;
      7'd88: coeffs_c0__h52111 = 28'h97B425E;
      7'd89: coeffs_c0__h52111 = 28'h97012E0;
      7'd90: coeffs_c0__h52111 = 28'h964FDA6;
      7'd91: coeffs_c0__h52111 = 28'h95A0256;
      7'd92: coeffs_c0__h52111 = 28'h94F2094;
      7'd93: coeffs_c0__h52111 = 28'h9445809;
      7'd94: coeffs_c0__h52111 = 28'h939A85C;
      7'd95: coeffs_c0__h52111 = 28'h92F1138;
      7'd96: coeffs_c0__h52111 = 28'h9249249;
      7'd97: coeffs_c0__h52111 = 28'h91A2B3C;
      7'd98: coeffs_c0__h52111 = 28'h90FDBC0;
      7'd99: coeffs_c0__h52111 = 28'h905A386;
      7'd100: coeffs_c0__h52111 = 28'h8FB823E;
      7'd101: coeffs_c0__h52111 = 28'h8F1779D;
      7'd102: coeffs_c0__h52111 = 28'h8E78356;
      7'd103: coeffs_c0__h52111 = 28'h8DDA520;
      7'd104: coeffs_c0__h52111 = 28'h8D3DCB0;
      7'd105: coeffs_c0__h52111 = 28'h8CA29C0;
      7'd106: coeffs_c0__h52111 = 28'h8C08C08;
      7'd107: coeffs_c0__h52111 = 28'h8B70344;
      7'd108: coeffs_c0__h52111 = 28'h8AD8F2F;
      7'd109: coeffs_c0__h52111 = 28'h8A42F87;
      7'd110: coeffs_c0__h52111 = 28'h89AE408;
      7'd111: coeffs_c0__h52111 = 28'h891AC73;
      7'd112: coeffs_c0__h52111 = 28'h8888888;
      7'd113: coeffs_c0__h52111 = 28'h87F7808;
      7'd114: coeffs_c0__h52111 = 28'h8767AB6;
      7'd115: coeffs_c0__h52111 = 28'h86D9054;
      7'd116: coeffs_c0__h52111 = 28'h864B8A8;
      7'd117: coeffs_c0__h52111 = 28'h85BF376;
      7'd118: coeffs_c0__h52111 = 28'h8534085;
      7'd119: coeffs_c0__h52111 = 28'h84A9F9C;
      7'd120: coeffs_c0__h52111 = 28'h8421084;
      7'd121: coeffs_c0__h52111 = 28'h8399305;
      7'd122: coeffs_c0__h52111 = 28'h83126E9;
      7'd123: coeffs_c0__h52111 = 28'h828CBFC;
      7'd124: coeffs_c0__h52111 = 28'h8208208;
      7'd125: coeffs_c0__h52111 = 28'h81848DA;
      7'd126: coeffs_c0__h52111 = 28'h8102040;
      7'd127: coeffs_c0__h52111 = 28'h8080808;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[76:70])
      7'd0: coeffs_c1__h52112 = 20'hFFFDC;
      7'd1: coeffs_c1__h52112 = 20'hFC09C;
      7'd2: coeffs_c1__h52112 = 20'hF82CF;
      7'd3: coeffs_c1__h52112 = 20'hF466B;
      7'd4: coeffs_c1__h52112 = 20'hF0B65;
      7'd5: coeffs_c1__h52112 = 20'hED1B3;
      7'd6: coeffs_c1__h52112 = 20'hE994A;
      7'd7: coeffs_c1__h52112 = 20'hE6221;
      7'd8: coeffs_c1__h52112 = 20'hE2C2E;
      7'd9: coeffs_c1__h52112 = 20'hDF769;
      7'd10: coeffs_c1__h52112 = 20'hDC3C8;
      7'd11: coeffs_c1__h52112 = 20'hD9144;
      7'd12: coeffs_c1__h52112 = 20'hD5FD3;
      7'd13: coeffs_c1__h52112 = 20'hD2F6F;
      7'd14: coeffs_c1__h52112 = 20'hD000F;
      7'd15: coeffs_c1__h52112 = 20'hCD1AE;
      7'd16: coeffs_c1__h52112 = 20'hCA442;
      7'd17: coeffs_c1__h52112 = 20'hC77C7;
      7'd18: coeffs_c1__h52112 = 20'hC4C34;
      7'd19: coeffs_c1__h52112 = 20'hC2185;
      7'd20: coeffs_c1__h52112 = 20'hBF7B2;
      7'd21: coeffs_c1__h52112 = 20'hBCEB6;
      7'd22: coeffs_c1__h52112 = 20'hBA68B;
      7'd23: coeffs_c1__h52112 = 20'hB7F2C;
      7'd24: coeffs_c1__h52112 = 20'hB5893;
      7'd25: coeffs_c1__h52112 = 20'hB32BB;
      7'd26: coeffs_c1__h52112 = 20'hB0D9F;
      7'd27: coeffs_c1__h52112 = 20'hAE93A;
      7'd28: coeffs_c1__h52112 = 20'hAC588;
      7'd29: coeffs_c1__h52112 = 20'hAA285;
      7'd30: coeffs_c1__h52112 = 20'hA802A;
      7'd31: coeffs_c1__h52112 = 20'hA5E76;
      7'd32: coeffs_c1__h52112 = 20'hA3D62;
      7'd33: coeffs_c1__h52112 = 20'hA1CEC;
      7'd34: coeffs_c1__h52112 = 20'h9FD0F;
      7'd35: coeffs_c1__h52112 = 20'h9DDC8;
      7'd36: coeffs_c1__h52112 = 20'h9BF13;
      7'd37: coeffs_c1__h52112 = 20'h9A0EC;
      7'd38: coeffs_c1__h52112 = 20'h98350;
      7'd39: coeffs_c1__h52112 = 20'h9663C;
      7'd40: coeffs_c1__h52112 = 20'h949AD;
      7'd41: coeffs_c1__h52112 = 20'h92D9F;
      7'd42: coeffs_c1__h52112 = 20'h91210;
      7'd43: coeffs_c1__h52112 = 20'h8F6FC;
      7'd44: coeffs_c1__h52112 = 20'h8DC60;
      7'd45: coeffs_c1__h52112 = 20'h8C23A;
      7'd46: coeffs_c1__h52112 = 20'h8A887;
      7'd47: coeffs_c1__h52112 = 20'h88F45;
      7'd48: coeffs_c1__h52112 = 20'h87671;
      7'd49: coeffs_c1__h52112 = 20'h85E08;
      7'd50: coeffs_c1__h52112 = 20'h84608;
      7'd51: coeffs_c1__h52112 = 20'h82E6F;
      7'd52: coeffs_c1__h52112 = 20'h8173A;
      7'd53: coeffs_c1__h52112 = 20'h80067;
      7'd54: coeffs_c1__h52112 = 20'h7E9F4;
      7'd55: coeffs_c1__h52112 = 20'h7D3E0;
      7'd56: coeffs_c1__h52112 = 20'h7BE27;
      7'd57: coeffs_c1__h52112 = 20'h7A8C8;
      7'd58: coeffs_c1__h52112 = 20'h793C1;
      7'd59: coeffs_c1__h52112 = 20'h77F11;
      7'd60: coeffs_c1__h52112 = 20'h76AB4;
      7'd61: coeffs_c1__h52112 = 20'h756AA;
      7'd62: coeffs_c1__h52112 = 20'h742F1;
      7'd63: coeffs_c1__h52112 = 20'h72F87;
      7'd64: coeffs_c1__h52112 = 20'h71C6B;
      7'd65: coeffs_c1__h52112 = 20'h7099A;
      7'd66: coeffs_c1__h52112 = 20'h6F714;
      7'd67: coeffs_c1__h52112 = 20'h6E4D6;
      7'd68: coeffs_c1__h52112 = 20'h6D2E0;
      7'd69: coeffs_c1__h52112 = 20'h6C12F;
      7'd70: coeffs_c1__h52112 = 20'h6AFC3;
      7'd71: coeffs_c1__h52112 = 20'h69E9A;
      7'd72: coeffs_c1__h52112 = 20'h68DB3;
      7'd73: coeffs_c1__h52112 = 20'h67D0C;
      7'd74: coeffs_c1__h52112 = 20'h66CA4;
      7'd75: coeffs_c1__h52112 = 20'h65C7A;
      7'd76: coeffs_c1__h52112 = 20'h64C8D;
      7'd77: coeffs_c1__h52112 = 20'h63CDC;
      7'd78: coeffs_c1__h52112 = 20'h62D65;
      7'd79: coeffs_c1__h52112 = 20'h61E27;
      7'd80: coeffs_c1__h52112 = 20'h60F21;
      7'd81: coeffs_c1__h52112 = 20'h60052;
      7'd82: coeffs_c1__h52112 = 20'h5F1B9;
      7'd83: coeffs_c1__h52112 = 20'h5E356;
      7'd84: coeffs_c1__h52112 = 20'h5D526;
      7'd85: coeffs_c1__h52112 = 20'h5C729;
      7'd86: coeffs_c1__h52112 = 20'h5B95F;
      7'd87: coeffs_c1__h52112 = 20'h5ABC5;
      7'd88: coeffs_c1__h52112 = 20'h59E5C;
      7'd89: coeffs_c1__h52112 = 20'h59122;
      7'd90: coeffs_c1__h52112 = 20'h58417;
      7'd91: coeffs_c1__h52112 = 20'h57739;
      7'd92: coeffs_c1__h52112 = 20'h56A88;
      7'd93: coeffs_c1__h52112 = 20'h55E03;
      7'd94: coeffs_c1__h52112 = 20'h551A9;
      7'd95: coeffs_c1__h52112 = 20'h5457A;
      7'd96: coeffs_c1__h52112 = 20'h53974;
      7'd97: coeffs_c1__h52112 = 20'h52D98;
      7'd98: coeffs_c1__h52112 = 20'h521E3;
      7'd99: coeffs_c1__h52112 = 20'h51656;
      7'd100: coeffs_c1__h52112 = 20'h50AF0;
      7'd101: coeffs_c1__h52112 = 20'h4FFB0;
      7'd102: coeffs_c1__h52112 = 20'h4F496;
      7'd103: coeffs_c1__h52112 = 20'h4E9A0;
      7'd104: coeffs_c1__h52112 = 20'h4DECF;
      7'd105: coeffs_c1__h52112 = 20'h4D421;
      7'd106: coeffs_c1__h52112 = 20'h4C996;
      7'd107: coeffs_c1__h52112 = 20'h4BF2D;
      7'd108: coeffs_c1__h52112 = 20'h4B4E7;
      7'd109: coeffs_c1__h52112 = 20'h4AAC1;
      7'd110: coeffs_c1__h52112 = 20'h4A0BC;
      7'd111: coeffs_c1__h52112 = 20'h496D8;
      7'd112: coeffs_c1__h52112 = 20'h48D13;
      7'd113: coeffs_c1__h52112 = 20'h4836D;
      7'd114: coeffs_c1__h52112 = 20'h479E5;
      7'd115: coeffs_c1__h52112 = 20'h4707C;
      7'd116: coeffs_c1__h52112 = 20'h46730;
      7'd117: coeffs_c1__h52112 = 20'h45E01;
      7'd118: coeffs_c1__h52112 = 20'h454EF;
      7'd119: coeffs_c1__h52112 = 20'h44BF9;
      7'd120: coeffs_c1__h52112 = 20'h4431F;
      7'd121: coeffs_c1__h52112 = 20'h43A60;
      7'd122: coeffs_c1__h52112 = 20'h431BB;
      7'd123: coeffs_c1__h52112 = 20'h42932;
      7'd124: coeffs_c1__h52112 = 20'h420C2;
      7'd125: coeffs_c1__h52112 = 20'h4186B;
      7'd126: coeffs_c1__h52112 = 20'h4102E;
      7'd127: coeffs_c1__h52112 = 20'h4080A;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[76:70])
      7'd0: coeffs_c2__h52113 = 14'h3F41;
      7'd1: coeffs_c2__h52113 = 14'h3DCE;
      7'd2: coeffs_c2__h52113 = 14'h3C65;
      7'd3: coeffs_c2__h52113 = 14'h3B06;
      7'd4: coeffs_c2__h52113 = 14'h39B2;
      7'd5: coeffs_c2__h52113 = 14'h3869;
      7'd6: coeffs_c2__h52113 = 14'h3729;
      7'd7: coeffs_c2__h52113 = 14'h35F3;
      7'd8: coeffs_c2__h52113 = 14'h34C5;
      7'd9: coeffs_c2__h52113 = 14'h33A1;
      7'd10: coeffs_c2__h52113 = 14'h3285;
      7'd11: coeffs_c2__h52113 = 14'h3172;
      7'd12: coeffs_c2__h52113 = 14'h3065;
      7'd13: coeffs_c2__h52113 = 14'h2F60;
      7'd14: coeffs_c2__h52113 = 14'h2E61;
      7'd15: coeffs_c2__h52113 = 14'h2D6D;
      7'd16: coeffs_c2__h52113 = 14'h2C7C;
      7'd17: coeffs_c2__h52113 = 14'h2B94;
      7'd18: coeffs_c2__h52113 = 14'h2AB0;
      7'd19: coeffs_c2__h52113 = 14'h29D4;
      7'd20: coeffs_c2__h52113 = 14'h28FD;
      7'd21: coeffs_c2__h52113 = 14'h282C;
      7'd22: coeffs_c2__h52113 = 14'h2760;
      7'd23: coeffs_c2__h52113 = 14'h269A;
      7'd24: coeffs_c2__h52113 = 14'h25D9;
      7'd25: coeffs_c2__h52113 = 14'h251D;
      7'd26: coeffs_c2__h52113 = 14'h2465;
      7'd27: coeffs_c2__h52113 = 14'h23B1;
      7'd28: coeffs_c2__h52113 = 14'h2303;
      7'd29: coeffs_c2__h52113 = 14'h225B;
      7'd30: coeffs_c2__h52113 = 14'h21B4;
      7'd31: coeffs_c2__h52113 = 14'h2115;
      7'd32: coeffs_c2__h52113 = 14'h2076;
      7'd33: coeffs_c2__h52113 = 14'h1FDE;
      7'd34: coeffs_c2__h52113 = 14'h1F48;
      7'd35: coeffs_c2__h52113 = 14'h1EB6;
      7'd36: coeffs_c2__h52113 = 14'h1E28;
      7'd37: coeffs_c2__h52113 = 14'h1D9C;
      7'd38: coeffs_c2__h52113 = 14'h1D13;
      7'd39: coeffs_c2__h52113 = 14'h1C8F;
      7'd40: coeffs_c2__h52113 = 14'h1C0E;
      7'd41: coeffs_c2__h52113 = 14'h1B8F;
      7'd42: coeffs_c2__h52113 = 14'h1B15;
      7'd43: coeffs_c2__h52113 = 14'h1A9D;
      7'd44: coeffs_c2__h52113 = 14'h1A26;
      7'd45: coeffs_c2__h52113 = 14'h19B3;
      7'd46: coeffs_c2__h52113 = 14'h1942;
      7'd47: coeffs_c2__h52113 = 14'h18D4;
      7'd48: coeffs_c2__h52113 = 14'h186A;
      7'd49: coeffs_c2__h52113 = 14'h1801;
      7'd50: coeffs_c2__h52113 = 14'h179A;
      7'd51: coeffs_c2__h52113 = 14'h1736;
      7'd52: coeffs_c2__h52113 = 14'h16D3;
      7'd53: coeffs_c2__h52113 = 14'h1673;
      7'd54: coeffs_c2__h52113 = 14'h1614;
      7'd55: coeffs_c2__h52113 = 14'h15B9;
      7'd56: coeffs_c2__h52113 = 14'h155F;
      7'd57: coeffs_c2__h52113 = 14'h1506;
      7'd58: coeffs_c2__h52113 = 14'h14B0;
      7'd59: coeffs_c2__h52113 = 14'h145D;
      7'd60: coeffs_c2__h52113 = 14'h1409;
      7'd61: coeffs_c2__h52113 = 14'h13B8;
      7'd62: coeffs_c2__h52113 = 14'h136A;
      7'd63: coeffs_c2__h52113 = 14'h131C;
      7'd64: coeffs_c2__h52113 = 14'h12D1;
      7'd65: coeffs_c2__h52113 = 14'h1286;
      7'd66: coeffs_c2__h52113 = 14'h123F;
      7'd67: coeffs_c2__h52113 = 14'h11F7;
      7'd68: coeffs_c2__h52113 = 14'h11B1;
      7'd69: coeffs_c2__h52113 = 14'h116C;
      7'd70: coeffs_c2__h52113 = 14'h1129;
      7'd71: coeffs_c2__h52113 = 14'h10E7;
      7'd72: coeffs_c2__h52113 = 14'h10A7;
      7'd73: coeffs_c2__h52113 = 14'h1068;
      7'd74: coeffs_c2__h52113 = 14'h102A;
      7'd75: coeffs_c2__h52113 = 14'h0FEC;
      7'd76: coeffs_c2__h52113 = 14'h0FB1;
      7'd77: coeffs_c2__h52113 = 14'h0F78;
      7'd78: coeffs_c2__h52113 = 14'h0F3F;
      7'd79: coeffs_c2__h52113 = 14'h0F07;
      7'd80: coeffs_c2__h52113 = 14'h0ECF;
      7'd81: coeffs_c2__h52113 = 14'h0E99;
      7'd82: coeffs_c2__h52113 = 14'h0E63;
      7'd83: coeffs_c2__h52113 = 14'h0E31;
      7'd84: coeffs_c2__h52113 = 14'h0DFD;
      7'd85: coeffs_c2__h52113 = 14'h0DCA;
      7'd86: coeffs_c2__h52113 = 14'h0D9B;
      7'd87: coeffs_c2__h52113 = 14'h0D69;
      7'd88: coeffs_c2__h52113 = 14'h0D3A;
      7'd89: coeffs_c2__h52113 = 14'h0D0C;
      7'd90: coeffs_c2__h52113 = 14'h0CDF;
      7'd91: coeffs_c2__h52113 = 14'h0CB1;
      7'd92: coeffs_c2__h52113 = 14'h0C85;
      7'd93: coeffs_c2__h52113 = 14'h0C5A;
      7'd94: coeffs_c2__h52113 = 14'h0C2F;
      7'd95: coeffs_c2__h52113 = 14'h0C06;
      7'd96: coeffs_c2__h52113 = 14'h0BDC;
      7'd97: coeffs_c2__h52113 = 14'h0BB5;
      7'd98: coeffs_c2__h52113 = 14'h0B8C;
      7'd99: coeffs_c2__h52113 = 14'h0B65;
      7'd100: coeffs_c2__h52113 = 14'h0B40;
      7'd101: coeffs_c2__h52113 = 14'h0B1A;
      7'd102: coeffs_c2__h52113 = 14'h0AF6;
      7'd103: coeffs_c2__h52113 = 14'h0AD1;
      7'd104: coeffs_c2__h52113 = 14'h0AAE;
      7'd105: coeffs_c2__h52113 = 14'h0A8B;
      7'd106: coeffs_c2__h52113 = 14'h0A69;
      7'd107: coeffs_c2__h52113 = 14'h0A46;
      7'd108: coeffs_c2__h52113 = 14'h0A26;
      7'd109: coeffs_c2__h52113 = 14'h0A04;
      7'd110: coeffs_c2__h52113 = 14'h09E4;
      7'd111: coeffs_c2__h52113 = 14'h09C6;
      7'd112: coeffs_c2__h52113 = 14'h09A7;
      7'd113: coeffs_c2__h52113 = 14'h0988;
      7'd114: coeffs_c2__h52113 = 14'h0969;
      7'd115: coeffs_c2__h52113 = 14'h094C;
      7'd116: coeffs_c2__h52113 = 14'h092F;
      7'd117: coeffs_c2__h52113 = 14'h0912;
      7'd118: coeffs_c2__h52113 = 14'h08F6;
      7'd119: coeffs_c2__h52113 = 14'h08DA;
      7'd120: coeffs_c2__h52113 = 14'h08C0;
      7'd121: coeffs_c2__h52113 = 14'h08A5;
      7'd122: coeffs_c2__h52113 = 14'h0889;
      7'd123: coeffs_c2__h52113 = 14'h0871;
      7'd124: coeffs_c2__h52113 = 14'h0857;
      7'd125: coeffs_c2__h52113 = 14'h083C;
      7'd126: coeffs_c2__h52113 = 14'h0824;
      7'd127: coeffs_c2__h52113 = 14'h080C;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[73:70])
      4'd0: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h0;
      4'd1:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h0B8A476;
      4'd2:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h1713D63;
      4'd3:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h229CAC8;
      4'd4:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h2E24CA7;
      4'd5:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h39AC301;
      4'd6:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h4532DD7;
      4'd7:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h50B8D2C;
      4'd8:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h5C3E100;
      4'd9:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h67C2955;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h734662C;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h7EC9786;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h8A4BD66;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'h95CD7CD;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'hA14E6BC;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 = 28'hACCEA34;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[73:70])
      4'd0:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'h47278AE;
      4'd1:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'h52B7C87;
      4'd2:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'h5E47A95;
      4'd3:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'h69D72D9;
      4'd4:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'h7566553;
      4'd5:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'h80F5203;
      4'd6:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'h8C838EA;
      4'd7:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'h9811A08;
      4'd8:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'hA39F55E;
      4'd9:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'hAF2CAEB;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'hBAB9AB0;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'hC6464AE;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'hD1D28E5;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'hDD5E755;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'hE8E9FFF;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2 = 28'hF4752E2;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1 or
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2)
  begin
    case (stage5_fifo$D_OUT[81:74])
      8'd0:
	  coeffs_c0__h59765 =
	      CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q1;
      8'd1:
	  coeffs_c0__h59765 =
	      stage5_fifo$D_OUT[73] ? 28'h8A18342 : 28'h5C2711D;
      8'd2: coeffs_c0__h59765 = 28'h02DFCA1;
      8'd3: coeffs_c0__h59765 = 28'h044D8C4;
      8'd4: coeffs_c0__h59765 = 28'h05B9E5A;
      8'd5: coeffs_c0__h59765 = 28'h0724D8F;
      8'd6: coeffs_c0__h59765 = 28'h088E68F;
      8'd7: coeffs_c0__h59765 = 28'h09F6985;
      8'd8: coeffs_c0__h59765 = 28'h0B5D69C;
      8'd9: coeffs_c0__h59765 = 28'h0CC2DFE;
      8'd10: coeffs_c0__h59765 = 28'h0E26FD6;
      8'd11: coeffs_c0__h59765 = 28'h0F89C4C;
      8'd12: coeffs_c0__h59765 = 28'h10EB38A;
      8'd13: coeffs_c0__h59765 = 28'h124B5B8;
      8'd14: coeffs_c0__h59765 = 28'h13AA2FE;
      8'd15: coeffs_c0__h59765 = 28'h1507B84;
      8'd16: coeffs_c0__h59765 = 28'h1663F70;
      8'd17: coeffs_c0__h59765 = 28'h17BEEEA;
      8'd18: coeffs_c0__h59765 = 28'h1918A17;
      8'd19: coeffs_c0__h59765 = 28'h1A7111E;
      8'd20: coeffs_c0__h59765 = 28'h1BC8424;
      8'd21: coeffs_c0__h59765 = 28'h1D1E34E;
      8'd22: coeffs_c0__h59765 = 28'h1E72EC1;
      8'd23: coeffs_c0__h59765 = 28'h1FC66A1;
      8'd24: coeffs_c0__h59765 = 28'h2118B12;
      8'd25: coeffs_c0__h59765 = 28'h2269C37;
      8'd26: coeffs_c0__h59765 = 28'h23B9A33;
      8'd27: coeffs_c0__h59765 = 28'h250852A;
      8'd28: coeffs_c0__h59765 = 28'h2655D3C;
      8'd29: coeffs_c0__h59765 = 28'h27A228E;
      8'd30: coeffs_c0__h59765 = 28'h28ED53F;
      8'd31: coeffs_c0__h59765 = 28'h2A37572;
      8'd32: coeffs_c0__h59765 = 28'h2B80347;
      8'd33: coeffs_c0__h59765 = 28'h2CC7EE0;
      8'd34: coeffs_c0__h59765 = 28'h2E0E85B;
      8'd35: coeffs_c0__h59765 = 28'h2F53FD9;
      8'd36: coeffs_c0__h59765 = 28'h309857A;
      8'd37: coeffs_c0__h59765 = 28'h31DB95D;
      8'd38: coeffs_c0__h59765 = 28'h331DBA1;
      8'd39: coeffs_c0__h59765 = 28'h345EC65;
      8'd40: coeffs_c0__h59765 = 28'h359EBC6;
      8'd41: coeffs_c0__h59765 = 28'h36DD9E3;
      8'd42: coeffs_c0__h59765 = 28'h381B6DA;
      8'd43: coeffs_c0__h59765 = 28'h39582C8;
      8'd44: coeffs_c0__h59765 = 28'h3A93DCA;
      8'd45: coeffs_c0__h59765 = 28'h3BCE7FD;
      8'd46: coeffs_c0__h59765 = 28'h3D0817D;
      8'd47: coeffs_c0__h59765 = 28'h3E40A67;
      8'd48: coeffs_c0__h59765 = 28'h3F782D7;
      8'd49: coeffs_c0__h59765 = 28'h40AEAE9;
      8'd50: coeffs_c0__h59765 = 28'h41E42B7;
      8'd51: coeffs_c0__h59765 = 28'h4318A5D;
      8'd52: coeffs_c0__h59765 = 28'h444C1F7;
      8'd53: coeffs_c0__h59765 = 28'h457E99E;
      8'd54: coeffs_c0__h59765 = 28'h46B016D;
      8'd55: coeffs_c0__h59765 = 28'h47E097E;
      8'd56: coeffs_c0__h59765 = 28'h49101EB;
      8'd57: coeffs_c0__h59765 = 28'h4A3EACE;
      8'd58: coeffs_c0__h59765 = 28'h4B6C43F;
      8'd59: coeffs_c0__h59765 = 28'h4C98E59;
      8'd60: coeffs_c0__h59765 = 28'h4DC4934;
      8'd61: coeffs_c0__h59765 = 28'h4EEF4E8;
      8'd62: coeffs_c0__h59765 = 28'h501918F;
      8'd63: coeffs_c0__h59765 = 28'h5141F40;
      8'd64: coeffs_c0__h59765 = 28'h5269E13;
      8'd65: coeffs_c0__h59765 = 28'h5390E20;
      8'd66: coeffs_c0__h59765 = 28'h54B6F7F;
      8'd67: coeffs_c0__h59765 = 28'h55DC247;
      8'd68: coeffs_c0__h59765 = 28'h570068F;
      8'd69: coeffs_c0__h59765 = 28'h5823C6D;
      8'd70: coeffs_c0__h59765 = 28'h59463F9;
      8'd71: coeffs_c0__h59765 = 28'h5A67D49;
      8'd72: coeffs_c0__h59765 = 28'h5B88874;
      8'd73: coeffs_c0__h59765 = 28'h5CA858E;
      8'd74: coeffs_c0__h59765 = 28'h5DC74AF;
      8'd75: coeffs_c0__h59765 = 28'h5EE55EB;
      8'd76: coeffs_c0__h59765 = 28'h6002959;
      8'd77: coeffs_c0__h59765 = 28'h611EF0D;
      8'd78: coeffs_c0__h59765 = 28'h623A71D;
      8'd79: coeffs_c0__h59765 = 28'h635519D;
      8'd80: coeffs_c0__h59765 = 28'h646EEA2;
      8'd81: coeffs_c0__h59765 = 28'h6587E41;
      8'd82: coeffs_c0__h59765 = 28'h66A008E;
      8'd83: coeffs_c0__h59765 = 28'h67B759E;
      8'd84: coeffs_c0__h59765 = 28'h68CDD83;
      8'd85: coeffs_c0__h59765 = 28'h69E3852;
      8'd86: coeffs_c0__h59765 = 28'h6AF861E;
      8'd87: coeffs_c0__h59765 = 28'h6C0C6FC;
      8'd88: coeffs_c0__h59765 = 28'h6D1FAFE;
      8'd89: coeffs_c0__h59765 = 28'h6E32237;
      8'd90: coeffs_c0__h59765 = 28'h6F43CBB;
      8'd91: coeffs_c0__h59765 = 28'h7054A9B;
      8'd92: coeffs_c0__h59765 = 28'h7164BEB;
      8'd93: coeffs_c0__h59765 = 28'h72740BE;
      8'd94: coeffs_c0__h59765 = 28'h7382925;
      8'd95: coeffs_c0__h59765 = 28'h7490532;
      8'd96: coeffs_c0__h59765 = 28'h759D4F8;
      8'd97: coeffs_c0__h59765 = 28'h76A9889;
      8'd98: coeffs_c0__h59765 = 28'h77B4FF5;
      8'd99: coeffs_c0__h59765 = 28'h78BFB4F;
      8'd100: coeffs_c0__h59765 = 28'h79C9AA9;
      8'd101: coeffs_c0__h59765 = 28'h7AD2E12;
      8'd102: coeffs_c0__h59765 = 28'h7BDB59D;
      8'd103: coeffs_c0__h59765 = 28'h7CE315A;
      8'd104: coeffs_c0__h59765 = 28'h7DEA15A;
      8'd105: coeffs_c0__h59765 = 28'h7EF05AE;
      8'd106: coeffs_c0__h59765 = 28'h7FF5E67;
      8'd107: coeffs_c0__h59765 = 28'h80FAB94;
      8'd108: coeffs_c0__h59765 = 28'h81FED46;
      8'd109: coeffs_c0__h59765 = 28'h830238D;
      8'd110: coeffs_c0__h59765 = 28'h8404E79;
      8'd111: coeffs_c0__h59765 = 28'h8506E1B;
      8'd112: coeffs_c0__h59765 = 28'h8608280;
      8'd113: coeffs_c0__h59765 = 28'h8708BBB;
      8'd114: coeffs_c0__h59765 = 28'h88089D9;
      8'd115: coeffs_c0__h59765 = 28'h8907CEA;
      8'd116: coeffs_c0__h59765 = 28'h8A064FD;
      8'd117: coeffs_c0__h59765 = 28'h8B04222;
      8'd118: coeffs_c0__h59765 = 28'h8C01468;
      8'd119: coeffs_c0__h59765 = 28'h8CFDBDD;
      8'd120: coeffs_c0__h59765 = 28'h8DF988F;
      8'd121: coeffs_c0__h59765 = 28'h8EF4A8F;
      8'd122: coeffs_c0__h59765 = 28'h8FEF1EA;
      8'd123: coeffs_c0__h59765 = 28'h90E8EAE;
      8'd124: coeffs_c0__h59765 = 28'h91E20EA;
      8'd125: coeffs_c0__h59765 = 28'h92DA8AC;
      8'd126: coeffs_c0__h59765 = 28'h93D2603;
      8'd127: coeffs_c0__h59765 = 28'h94C98FB;
      8'd128: coeffs_c0__h59765 = 28'h95C01A4;
      8'd129: coeffs_c0__h59765 = 28'h96B600A;
      8'd130: coeffs_c0__h59765 = 28'h97AB43B;
      8'd131: coeffs_c0__h59765 = 28'h989FE45;
      8'd132: coeffs_c0__h59765 = 28'h9993E35;
      8'd133: coeffs_c0__h59765 = 28'h9A87419;
      8'd134: coeffs_c0__h59765 = 28'h9B79FFE;
      8'd135: coeffs_c0__h59765 = 28'h9C6C1F0;
      8'd136: coeffs_c0__h59765 = 28'h9D5D9FD;
      8'd137: coeffs_c0__h59765 = 28'h9E4E832;
      8'd138: coeffs_c0__h59765 = 28'h9F3EC9C;
      8'd139: coeffs_c0__h59765 = 28'hA02E747;
      8'd140: coeffs_c0__h59765 = 28'hA11D83F;
      8'd141: coeffs_c0__h59765 = 28'hA20BF92;
      8'd142: coeffs_c0__h59765 = 28'hA2F9D4C;
      8'd143: coeffs_c0__h59765 = 28'hA3E7179;
      8'd144: coeffs_c0__h59765 = 28'hA4D3C26;
      8'd145: coeffs_c0__h59765 = 28'hA5BFD5E;
      8'd146: coeffs_c0__h59765 = 28'hA6AB52E;
      8'd147: coeffs_c0__h59765 = 28'hA7963A1;
      8'd148: coeffs_c0__h59765 = 28'hA8808C4;
      8'd149: coeffs_c0__h59765 = 28'hA96A4A2;
      8'd150: coeffs_c0__h59765 = 28'hAA53746;
      8'd151: coeffs_c0__h59765 = 28'hAB3C0BE;
      8'd152: coeffs_c0__h59765 = 28'hAC24113;
      8'd153: coeffs_c0__h59765 = 28'hAD0B852;
      8'd154: coeffs_c0__h59765 = 28'hADF2686;
      8'd155: coeffs_c0__h59765 = 28'hAED8BBB;
      8'd156: coeffs_c0__h59765 = 28'hAFBE7FA;
      8'd157: coeffs_c0__h59765 = 28'hB0A3B50;
      8'd158: coeffs_c0__h59765 = 28'hB1885C8;
      8'd159: coeffs_c0__h59765 = 28'hB26C76C;
      8'd160: coeffs_c0__h59765 = 28'hB350047;
      8'd161: coeffs_c0__h59765 = 28'hB433065;
      8'd162: coeffs_c0__h59765 = 28'hB5157CF;
      8'd163: coeffs_c0__h59765 = 28'hB5F7691;
      8'd164: coeffs_c0__h59765 = 28'hB6D8CB5;
      8'd165: coeffs_c0__h59765 = 28'hB7B9A46;
      8'd166: coeffs_c0__h59765 = 28'hB899F4E;
      8'd167: coeffs_c0__h59765 = 28'hB979BD7;
      8'd168: coeffs_c0__h59765 = 28'hBA58FEB;
      8'd169: coeffs_c0__h59765 = 28'hBB37B96;
      8'd170: coeffs_c0__h59765 = 28'hBC15EE0;
      8'd171: coeffs_c0__h59765 = 28'hBCF39D4;
      8'd172: coeffs_c0__h59765 = 28'hBDD0C7D;
      8'd173: coeffs_c0__h59765 = 28'hBEAD6E3;
      8'd174: coeffs_c0__h59765 = 28'hBF89911;
      8'd175: coeffs_c0__h59765 = 28'hC065310;
      8'd176: coeffs_c0__h59765 = 28'hC1404EB;
      8'd177: coeffs_c0__h59765 = 28'hC21AEAA;
      8'd178: coeffs_c0__h59765 = 28'hC2F5058;
      8'd179: coeffs_c0__h59765 = 28'hC3CE9FE;
      8'd180: coeffs_c0__h59765 = 28'hC4A7BA6;
      8'd181: coeffs_c0__h59765 = 28'hC580558;
      8'd182: coeffs_c0__h59765 = 28'hC65871E;
      8'd183: coeffs_c0__h59765 = 28'hC730101;
      8'd184: coeffs_c0__h59765 = 28'hC80730B;
      8'd185: coeffs_c0__h59765 = 28'hC8DDD45;
      8'd186: coeffs_c0__h59765 = 28'hC9B3FB7;
      8'd187: coeffs_c0__h59765 = 28'hCA89A6B;
      8'd188: coeffs_c0__h59765 = 28'hCB5ED69;
      8'd189: coeffs_c0__h59765 = 28'hCC338BB;
      8'd190: coeffs_c0__h59765 = 28'hCD07C6A;
      8'd191: coeffs_c0__h59765 = 28'hCDDB87D;
      8'd192: coeffs_c0__h59765 = 28'hCEAECFF;
      8'd193: coeffs_c0__h59765 = 28'hCF819F6;
      8'd194: coeffs_c0__h59765 = 28'hD053F6D;
      8'd195: coeffs_c0__h59765 = 28'hD125D6B;
      8'd196: coeffs_c0__h59765 = 28'hD1F73FA;
      8'd197: coeffs_c0__h59765 = 28'hD2C8321;
      8'd198: coeffs_c0__h59765 = 28'hD398AE8;
      8'd199: coeffs_c0__h59765 = 28'hD468B59;
      8'd200: coeffs_c0__h59765 = 28'hD53847B;
      8'd201: coeffs_c0__h59765 = 28'hD607656;
      8'd202: coeffs_c0__h59765 = 28'hD6D60F4;
      8'd203: coeffs_c0__h59765 = 28'hD7A445B;
      8'd204: coeffs_c0__h59765 = 28'hD872093;
      8'd205: coeffs_c0__h59765 = 28'hD93F5A6;
      8'd206: coeffs_c0__h59765 = 28'hDA0C39A;
      8'd207: coeffs_c0__h59765 = 28'hDAD8A78;
      8'd208: coeffs_c0__h59765 = 28'hDBA4A48;
      8'd209: coeffs_c0__h59765 = 28'hDC70310;
      8'd210: coeffs_c0__h59765 = 28'hDD3B4DA;
      8'd211: coeffs_c0__h59765 = 28'hDE05FAC;
      8'd212: coeffs_c0__h59765 = 28'hDED038E;
      8'd213: coeffs_c0__h59765 = 28'hDF9A089;
      8'd214: coeffs_c0__h59765 = 28'hE0636A2;
      8'd215: coeffs_c0__h59765 = 28'hE12C5E3;
      8'd216: coeffs_c0__h59765 = 28'hE1F4E51;
      8'd217: coeffs_c0__h59765 = 28'hE2BCFF6;
      8'd218: coeffs_c0__h59765 = 28'hE384AD7;
      8'd219: coeffs_c0__h59765 = 28'hE44BEFD;
      8'd220: coeffs_c0__h59765 = 28'hE512C6E;
      8'd221: coeffs_c0__h59765 = 28'hE5D9332;
      8'd222: coeffs_c0__h59765 = 28'hE69F350;
      8'd223: coeffs_c0__h59765 = 28'hE764CCF;
      8'd224: coeffs_c0__h59765 = 28'hE829FB7;
      8'd225: coeffs_c0__h59765 = 28'hE8EEC0D;
      8'd226: coeffs_c0__h59765 = 28'hE9B31D9;
      8'd227: coeffs_c0__h59765 = 28'hEA77123;
      8'd228: coeffs_c0__h59765 = 28'hEB3A9F0;
      8'd229: coeffs_c0__h59765 = 28'hEBFDC48;
      8'd230: coeffs_c0__h59765 = 28'hECC0832;
      8'd231: coeffs_c0__h59765 = 28'hED82DB4;
      8'd232: coeffs_c0__h59765 = 28'hEE44CD6;
      8'd233: coeffs_c0__h59765 = 28'hEF0659D;
      8'd234: coeffs_c0__h59765 = 28'hEFC7810;
      8'd235: coeffs_c0__h59765 = 28'hF088437;
      8'd236: coeffs_c0__h59765 = 28'hF148A17;
      8'd237: coeffs_c0__h59765 = 28'hF2089B7;
      8'd238: coeffs_c0__h59765 = 28'hF2C831E;
      8'd239: coeffs_c0__h59765 = 28'hF387652;
      8'd240: coeffs_c0__h59765 = 28'hF44635A;
      8'd241: coeffs_c0__h59765 = 28'hF504A3B;
      8'd242: coeffs_c0__h59765 = 28'hF5C2AFC;
      8'd243: coeffs_c0__h59765 = 28'hF6805A4;
      8'd244: coeffs_c0__h59765 = 28'hF73DA39;
      8'd245: coeffs_c0__h59765 = 28'hF7FA8C0;
      8'd246: coeffs_c0__h59765 = 28'hF8B7141;
      8'd247: coeffs_c0__h59765 = 28'hF9733C1;
      8'd248: coeffs_c0__h59765 = 28'hFA2F046;
      8'd249: coeffs_c0__h59765 = 28'hFAEA6D6;
      8'd250: coeffs_c0__h59765 = 28'hFBA5778;
      8'd251: coeffs_c0__h59765 = 28'hFC60232;
      8'd252: coeffs_c0__h59765 = 28'hFD1A709;
      8'd253: coeffs_c0__h59765 = 28'hFDD4603;
      8'd254: coeffs_c0__h59765 = 28'hFE8DF26;
      8'd255:
	  coeffs_c0__h59765 =
	      CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x47278_ETC__q2;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[73:70])
      4'd0: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h8AA3B;
      4'd1: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h89EB1;
      4'd2: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h89329;
      4'd3: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h887A2;
      4'd4: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h87C1C;
      4'd5: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h87098;
      4'd6: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h86515;
      4'd7: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h85994;
      4'd8: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h84E14;
      4'd9: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h84296;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h83719;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h82B9D;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h82023;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h814AA;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h80933;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 = 20'h7FDBD;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[73:70])
      4'd0: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB906C;
      4'd1: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB900F;
      4'd2: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8FB3;
      4'd3: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8F56;
      4'd4: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8EF9;
      4'd5: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8E9D;
      4'd6: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8E40;
      4'd7: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8DE4;
      4'd8: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8D87;
      4'd9: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8D2B;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8CCE;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8C72;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8C15;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8BB9;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8B5C;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4 = 20'hB8B00;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3 or
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4)
  begin
    case (stage5_fifo$D_OUT[81:74])
      8'd0:
	  coeffs_c1__h59766 =
	      CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x8AA3B_ETC__q3;
      8'd1: coeffs_c1__h59766 = stage5_fifo$D_OUT[73] ? 20'hB796D : 20'hB7F24;
      8'd2: coeffs_c1__h59766 = 20'hB73BC;
      8'd3: coeffs_c1__h59766 = 20'hB686A;
      8'd4: coeffs_c1__h59766 = 20'hB5D2D;
      8'd5: coeffs_c1__h59766 = 20'hB5208;
      8'd6: coeffs_c1__h59766 = 20'hB46F8;
      8'd7: coeffs_c1__h59766 = 20'hB3BFE;
      8'd8: coeffs_c1__h59766 = 20'hB3119;
      8'd9: coeffs_c1__h59766 = 20'hB2649;
      8'd10: coeffs_c1__h59766 = 20'hB1B8E;
      8'd11: coeffs_c1__h59766 = 20'hB10E8;
      8'd12: coeffs_c1__h59766 = 20'hB0656;
      8'd13: coeffs_c1__h59766 = 20'hAFBD8;
      8'd14: coeffs_c1__h59766 = 20'hAF16E;
      8'd15: coeffs_c1__h59766 = 20'hAE717;
      8'd16: coeffs_c1__h59766 = 20'hADCD5;
      8'd17: coeffs_c1__h59766 = 20'hAD2A5;
      8'd18: coeffs_c1__h59766 = 20'hAC888;
      8'd19: coeffs_c1__h59766 = 20'hABE7E;
      8'd20: coeffs_c1__h59766 = 20'hAB487;
      8'd21: coeffs_c1__h59766 = 20'hAAAA3;
      8'd22: coeffs_c1__h59766 = 20'hAA0D0;
      8'd23: coeffs_c1__h59766 = 20'hA9710;
      8'd24: coeffs_c1__h59766 = 20'hA8D61;
      8'd25: coeffs_c1__h59766 = 20'hA83C4;
      8'd26: coeffs_c1__h59766 = 20'hA7A38;
      8'd27: coeffs_c1__h59766 = 20'hA70BE;
      8'd28: coeffs_c1__h59766 = 20'hA6755;
      8'd29: coeffs_c1__h59766 = 20'hA5DFC;
      8'd30: coeffs_c1__h59766 = 20'hA54B5;
      8'd31: coeffs_c1__h59766 = 20'hA4B7E;
      8'd32: coeffs_c1__h59766 = 20'hA4257;
      8'd33: coeffs_c1__h59766 = 20'hA3941;
      8'd34: coeffs_c1__h59766 = 20'hA303A;
      8'd35: coeffs_c1__h59766 = 20'hA2744;
      8'd36: coeffs_c1__h59766 = 20'hA1E5D;
      8'd37: coeffs_c1__h59766 = 20'hA1586;
      8'd38: coeffs_c1__h59766 = 20'hA0CBE;
      8'd39: coeffs_c1__h59766 = 20'hA0405;
      8'd40: coeffs_c1__h59766 = 20'h9FB5C;
      8'd41: coeffs_c1__h59766 = 20'h9F2C1;
      8'd42: coeffs_c1__h59766 = 20'h9EA35;
      8'd43: coeffs_c1__h59766 = 20'h9E1B8;
      8'd44: coeffs_c1__h59766 = 20'h9D94A;
      8'd45: coeffs_c1__h59766 = 20'h9D0E9;
      8'd46: coeffs_c1__h59766 = 20'h9C897;
      8'd47: coeffs_c1__h59766 = 20'h9C053;
      8'd48: coeffs_c1__h59766 = 20'h9B81D;
      8'd49: coeffs_c1__h59766 = 20'h9AFF4;
      8'd50: coeffs_c1__h59766 = 20'h9A7DA;
      8'd51: coeffs_c1__h59766 = 20'h99FCC;
      8'd52: coeffs_c1__h59766 = 20'h997CD;
      8'd53: coeffs_c1__h59766 = 20'h98FDA;
      8'd54: coeffs_c1__h59766 = 20'h987F5;
      8'd55: coeffs_c1__h59766 = 20'h9801C;
      8'd56: coeffs_c1__h59766 = 20'h97851;
      8'd57: coeffs_c1__h59766 = 20'h97092;
      8'd58: coeffs_c1__h59766 = 20'h968E0;
      8'd59: coeffs_c1__h59766 = 20'h9613A;
      8'd60: coeffs_c1__h59766 = 20'h959A1;
      8'd61: coeffs_c1__h59766 = 20'h95214;
      8'd62: coeffs_c1__h59766 = 20'h94A93;
      8'd63: coeffs_c1__h59766 = 20'h9431E;
      8'd64: coeffs_c1__h59766 = 20'h93BB5;
      8'd65: coeffs_c1__h59766 = 20'h93458;
      8'd66: coeffs_c1__h59766 = 20'h92D07;
      8'd67: coeffs_c1__h59766 = 20'h925C1;
      8'd68: coeffs_c1__h59766 = 20'h91E87;
      8'd69: coeffs_c1__h59766 = 20'h91758;
      8'd70: coeffs_c1__h59766 = 20'h91034;
      8'd71: coeffs_c1__h59766 = 20'h9091C;
      8'd72: coeffs_c1__h59766 = 20'h9020E;
      8'd73: coeffs_c1__h59766 = 20'h8FB0C;
      8'd74: coeffs_c1__h59766 = 20'h8F414;
      8'd75: coeffs_c1__h59766 = 20'h8ED28;
      8'd76: coeffs_c1__h59766 = 20'h8E646;
      8'd77: coeffs_c1__h59766 = 20'h8DF6E;
      8'd78: coeffs_c1__h59766 = 20'h8D8A1;
      8'd79: coeffs_c1__h59766 = 20'h8D1DF;
      8'd80: coeffs_c1__h59766 = 20'h8CB26;
      8'd81: coeffs_c1__h59766 = 20'h8C478;
      8'd82: coeffs_c1__h59766 = 20'h8BDD4;
      8'd83: coeffs_c1__h59766 = 20'h8B73B;
      8'd84: coeffs_c1__h59766 = 20'h8B0AB;
      8'd85: coeffs_c1__h59766 = 20'h8AA24;
      8'd86: coeffs_c1__h59766 = 20'h8A3A8;
      8'd87: coeffs_c1__h59766 = 20'h89D35;
      8'd88: coeffs_c1__h59766 = 20'h896CC;
      8'd89: coeffs_c1__h59766 = 20'h8906D;
      8'd90: coeffs_c1__h59766 = 20'h88A17;
      8'd91: coeffs_c1__h59766 = 20'h883CA;
      8'd92: coeffs_c1__h59766 = 20'h87D86;
      8'd93: coeffs_c1__h59766 = 20'h8774C;
      8'd94: coeffs_c1__h59766 = 20'h8711B;
      8'd95: coeffs_c1__h59766 = 20'h86AF3;
      8'd96: coeffs_c1__h59766 = 20'h864D3;
      8'd97: coeffs_c1__h59766 = 20'h85EBD;
      8'd98: coeffs_c1__h59766 = 20'h858AF;
      8'd99: coeffs_c1__h59766 = 20'h852AB;
      8'd100: coeffs_c1__h59766 = 20'h84CAE;
      8'd101: coeffs_c1__h59766 = 20'h846BB;
      8'd102: coeffs_c1__h59766 = 20'h840D0;
      8'd103: coeffs_c1__h59766 = 20'h83AED;
      8'd104: coeffs_c1__h59766 = 20'h83513;
      8'd105: coeffs_c1__h59766 = 20'h82F41;
      8'd106: coeffs_c1__h59766 = 20'h82977;
      8'd107: coeffs_c1__h59766 = 20'h823B6;
      8'd108: coeffs_c1__h59766 = 20'h81DFC;
      8'd109: coeffs_c1__h59766 = 20'h8184B;
      8'd110: coeffs_c1__h59766 = 20'h812A1;
      8'd111: coeffs_c1__h59766 = 20'h80D00;
      8'd112: coeffs_c1__h59766 = 20'h80766;
      8'd113: coeffs_c1__h59766 = 20'h801D4;
      8'd114: coeffs_c1__h59766 = 20'h7FC4A;
      8'd115: coeffs_c1__h59766 = 20'h7F6C7;
      8'd116: coeffs_c1__h59766 = 20'h7F14C;
      8'd117: coeffs_c1__h59766 = 20'h7EBD9;
      8'd118: coeffs_c1__h59766 = 20'h7E66D;
      8'd119: coeffs_c1__h59766 = 20'h7E108;
      8'd120: coeffs_c1__h59766 = 20'h7DBAB;
      8'd121: coeffs_c1__h59766 = 20'h7D655;
      8'd122: coeffs_c1__h59766 = 20'h7D106;
      8'd123: coeffs_c1__h59766 = 20'h7CBBE;
      8'd124: coeffs_c1__h59766 = 20'h7C67E;
      8'd125: coeffs_c1__h59766 = 20'h7C144;
      8'd126: coeffs_c1__h59766 = 20'h7BC12;
      8'd127: coeffs_c1__h59766 = 20'h7B6E6;
      8'd128: coeffs_c1__h59766 = 20'h7B1C2;
      8'd129: coeffs_c1__h59766 = 20'h7ACA4;
      8'd130: coeffs_c1__h59766 = 20'h7A78D;
      8'd131: coeffs_c1__h59766 = 20'h7A27D;
      8'd132: coeffs_c1__h59766 = 20'h79D73;
      8'd133: coeffs_c1__h59766 = 20'h79870;
      8'd134: coeffs_c1__h59766 = 20'h79374;
      8'd135: coeffs_c1__h59766 = 20'h78E7E;
      8'd136: coeffs_c1__h59766 = 20'h7898F;
      8'd137: coeffs_c1__h59766 = 20'h784A6;
      8'd138: coeffs_c1__h59766 = 20'h77FC3;
      8'd139: coeffs_c1__h59766 = 20'h77AE7;
      8'd140: coeffs_c1__h59766 = 20'h77611;
      8'd141: coeffs_c1__h59766 = 20'h77142;
      8'd142: coeffs_c1__h59766 = 20'h76C78;
      8'd143: coeffs_c1__h59766 = 20'h767B5;
      8'd144: coeffs_c1__h59766 = 20'h762F8;
      8'd145: coeffs_c1__h59766 = 20'h75E40;
      8'd146: coeffs_c1__h59766 = 20'h7598F;
      8'd147: coeffs_c1__h59766 = 20'h754E4;
      8'd148: coeffs_c1__h59766 = 20'h7503F;
      8'd149: coeffs_c1__h59766 = 20'h74B9F;
      8'd150: coeffs_c1__h59766 = 20'h74706;
      8'd151: coeffs_c1__h59766 = 20'h74272;
      8'd152: coeffs_c1__h59766 = 20'h73DE4;
      8'd153: coeffs_c1__h59766 = 20'h7395B;
      8'd154: coeffs_c1__h59766 = 20'h734D9;
      8'd155: coeffs_c1__h59766 = 20'h7305B;
      8'd156: coeffs_c1__h59766 = 20'h72BE4;
      8'd157: coeffs_c1__h59766 = 20'h72772;
      8'd158: coeffs_c1__h59766 = 20'h72305;
      8'd159: coeffs_c1__h59766 = 20'h71E9E;
      8'd160: coeffs_c1__h59766 = 20'h71A3D;
      8'd161: coeffs_c1__h59766 = 20'h715E1;
      8'd162: coeffs_c1__h59766 = 20'h7118A;
      8'd163: coeffs_c1__h59766 = 20'h70D38;
      8'd164: coeffs_c1__h59766 = 20'h708EC;
      8'd165: coeffs_c1__h59766 = 20'h704A5;
      8'd166: coeffs_c1__h59766 = 20'h70063;
      8'd167: coeffs_c1__h59766 = 20'h6FC26;
      8'd168: coeffs_c1__h59766 = 20'h6F7EE;
      8'd169: coeffs_c1__h59766 = 20'h6F3BC;
      8'd170: coeffs_c1__h59766 = 20'h6EF8E;
      8'd171: coeffs_c1__h59766 = 20'h6EB66;
      8'd172: coeffs_c1__h59766 = 20'h6E742;
      8'd173: coeffs_c1__h59766 = 20'h6E324;
      8'd174: coeffs_c1__h59766 = 20'h6DF0A;
      8'd175: coeffs_c1__h59766 = 20'h6DAF5;
      8'd176: coeffs_c1__h59766 = 20'h6D6E5;
      8'd177: coeffs_c1__h59766 = 20'h6D2DA;
      8'd178: coeffs_c1__h59766 = 20'h6CED4;
      8'd179: coeffs_c1__h59766 = 20'h6CAD2;
      8'd180: coeffs_c1__h59766 = 20'h6C6D5;
      8'd181: coeffs_c1__h59766 = 20'h6C2DD;
      8'd182: coeffs_c1__h59766 = 20'h6BEE9;
      8'd183: coeffs_c1__h59766 = 20'h6BAFA;
      8'd184: coeffs_c1__h59766 = 20'h6B710;
      8'd185: coeffs_c1__h59766 = 20'h6B32A;
      8'd186: coeffs_c1__h59766 = 20'h6AF48;
      8'd187: coeffs_c1__h59766 = 20'h6AB6B;
      8'd188: coeffs_c1__h59766 = 20'h6A793;
      8'd189: coeffs_c1__h59766 = 20'h6A3BF;
      8'd190: coeffs_c1__h59766 = 20'h69FEF;
      8'd191: coeffs_c1__h59766 = 20'h69C24;
      8'd192: coeffs_c1__h59766 = 20'h6985D;
      8'd193: coeffs_c1__h59766 = 20'h6949B;
      8'd194: coeffs_c1__h59766 = 20'h690DC;
      8'd195: coeffs_c1__h59766 = 20'h68D22;
      8'd196: coeffs_c1__h59766 = 20'h6896C;
      8'd197: coeffs_c1__h59766 = 20'h685BA;
      8'd198: coeffs_c1__h59766 = 20'h6820D;
      8'd199: coeffs_c1__h59766 = 20'h67E64;
      8'd200: coeffs_c1__h59766 = 20'h67ABE;
      8'd201: coeffs_c1__h59766 = 20'h6771D;
      8'd202: coeffs_c1__h59766 = 20'h67380;
      8'd203: coeffs_c1__h59766 = 20'h66FE7;
      8'd204: coeffs_c1__h59766 = 20'h66C52;
      8'd205: coeffs_c1__h59766 = 20'h668C1;
      8'd206: coeffs_c1__h59766 = 20'h66534;
      8'd207: coeffs_c1__h59766 = 20'h661AA;
      8'd208: coeffs_c1__h59766 = 20'h65E25;
      8'd209: coeffs_c1__h59766 = 20'h65AA4;
      8'd210: coeffs_c1__h59766 = 20'h65726;
      8'd211: coeffs_c1__h59766 = 20'h653AC;
      8'd212: coeffs_c1__h59766 = 20'h65036;
      8'd213: coeffs_c1__h59766 = 20'h64CC4;
      8'd214: coeffs_c1__h59766 = 20'h64956;
      8'd215: coeffs_c1__h59766 = 20'h645EB;
      8'd216: coeffs_c1__h59766 = 20'h64284;
      8'd217: coeffs_c1__h59766 = 20'h63F21;
      8'd218: coeffs_c1__h59766 = 20'h63BC1;
      8'd219: coeffs_c1__h59766 = 20'h63865;
      8'd220: coeffs_c1__h59766 = 20'h6350C;
      8'd221: coeffs_c1__h59766 = 20'h631B8;
      8'd222: coeffs_c1__h59766 = 20'h62E66;
      8'd223: coeffs_c1__h59766 = 20'h62B19;
      8'd224: coeffs_c1__h59766 = 20'h627CE;
      8'd225: coeffs_c1__h59766 = 20'h62488;
      8'd226: coeffs_c1__h59766 = 20'h62145;
      8'd227: coeffs_c1__h59766 = 20'h61E05;
      8'd228: coeffs_c1__h59766 = 20'h61AC9;
      8'd229: coeffs_c1__h59766 = 20'h61790;
      8'd230: coeffs_c1__h59766 = 20'h6145A;
      8'd231: coeffs_c1__h59766 = 20'h61128;
      8'd232: coeffs_c1__h59766 = 20'h60DF9;
      8'd233: coeffs_c1__h59766 = 20'h60ACE;
      8'd234: coeffs_c1__h59766 = 20'h607A6;
      8'd235: coeffs_c1__h59766 = 20'h60481;
      8'd236: coeffs_c1__h59766 = 20'h6015F;
      8'd237: coeffs_c1__h59766 = 20'h5FE41;
      8'd238: coeffs_c1__h59766 = 20'h5FB26;
      8'd239: coeffs_c1__h59766 = 20'h5F80E;
      8'd240: coeffs_c1__h59766 = 20'h5F4F9;
      8'd241: coeffs_c1__h59766 = 20'h5F1E8;
      8'd242: coeffs_c1__h59766 = 20'h5EEDA;
      8'd243: coeffs_c1__h59766 = 20'h5EBCE;
      8'd244: coeffs_c1__h59766 = 20'h5E8C6;
      8'd245: coeffs_c1__h59766 = 20'h5E5C1;
      8'd246: coeffs_c1__h59766 = 20'h5E2BF;
      8'd247: coeffs_c1__h59766 = 20'h5DFC0;
      8'd248: coeffs_c1__h59766 = 20'h5DCC5;
      8'd249: coeffs_c1__h59766 = 20'h5D9CC;
      8'd250: coeffs_c1__h59766 = 20'h5D6D7;
      8'd251: coeffs_c1__h59766 = 20'h5D3E3;
      8'd252: coeffs_c1__h59766 = 20'h5D0F3;
      8'd253: coeffs_c1__h59766 = 20'h5CE06;
      8'd254: coeffs_c1__h59766 = 20'h5CB1D;
      8'd255:
	  coeffs_c1__h59766 =
	      CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB906C_ETC__q4;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[73:70])
      4'd0: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2E28;
      4'd1: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2E21;
      4'd2: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2E1F;
      4'd3: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2E1A;
      4'd4: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2E11;
      4'd5: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2E0C;
      4'd6: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2E04;
      4'd7: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2E01;
      4'd8: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2DFA;
      4'd9: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2DF7;
      4'd10: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2DF1;
      4'd11: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2DE8;
      4'd12: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2DE3;
      4'd13: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2DDB;
      4'd14: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2DD7;
      4'd15: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 = 14'h2DD0;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[73:70])
      4'd0: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B9C;
      4'd1: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B87;
      4'd2: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0BB0;
      4'd3: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B98;
      4'd4: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B7F;
      4'd5: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0BA4;
      4'd6, 4'd10, 4'd15:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B88;
      4'd7, 4'd9:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0BAA;
      4'd8: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B8B;
      4'd11: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0BA5;
      4'd12: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B80;
      4'd13: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B9A;
      4'd14: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6 = 14'h0B72;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5 or
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6)
  begin
    case (stage5_fifo$D_OUT[81:74])
      8'd0:
	  coeffs_c2__h59767 =
	      CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x2E28__ETC__q5;
      8'd1: coeffs_c2__h59767 = stage5_fifo$D_OUT[73] ? 14'h2D8A : 14'h2DB8;
      8'd2: coeffs_c2__h59767 = 14'h2D55;
      8'd3: coeffs_c2__h59767 = 14'h2CF9;
      8'd4: coeffs_c2__h59767 = 14'h2C97;
      8'd5: coeffs_c2__h59767 = 14'h2C43;
      8'd6: coeffs_c2__h59767 = 14'h2BEA;
      8'd7: coeffs_c2__h59767 = 14'h2B96;
      8'd8: coeffs_c2__h59767 = 14'h2B40;
      8'd9: coeffs_c2__h59767 = 14'h2AEB;
      8'd10: coeffs_c2__h59767 = 14'h2A98;
      8'd11: coeffs_c2__h59767 = 14'h2A4A;
      8'd12: coeffs_c2__h59767 = 14'h29FA;
      8'd13: coeffs_c2__h59767 = 14'h29AA;
      8'd14: coeffs_c2__h59767 = 14'h295B;
      8'd15: coeffs_c2__h59767 = 14'h2908;
      8'd16: coeffs_c2__h59767 = 14'h28C3;
      8'd17: coeffs_c2__h59767 = 14'h2874;
      8'd18: coeffs_c2__h59767 = 14'h2825;
      8'd19: coeffs_c2__h59767 = 14'h27D9;
      8'd20: coeffs_c2__h59767 = 14'h2791;
      8'd21: coeffs_c2__h59767 = 14'h274E;
      8'd22: coeffs_c2__h59767 = 14'h2702;
      8'd23: coeffs_c2__h59767 = 14'h26BF;
      8'd24: coeffs_c2__h59767 = 14'h2676;
      8'd25: coeffs_c2__h59767 = 14'h2630;
      8'd26: coeffs_c2__h59767 = 14'h25E8;
      8'd27: coeffs_c2__h59767 = 14'h25A6;
      8'd28: coeffs_c2__h59767 = 14'h2564;
      8'd29: coeffs_c2__h59767 = 14'h251B;
      8'd30: coeffs_c2__h59767 = 14'h24DE;
      8'd31: coeffs_c2__h59767 = 14'h249D;
      8'd32: coeffs_c2__h59767 = 14'h2459;
      8'd33: coeffs_c2__h59767 = 14'h241C;
      8'd34: coeffs_c2__h59767 = 14'h23D8;
      8'd35: coeffs_c2__h59767 = 14'h239D;
      8'd36: coeffs_c2__h59767 = 14'h235D;
      8'd37: coeffs_c2__h59767 = 14'h2322;
      8'd38: coeffs_c2__h59767 = 14'h22E3;
      8'd39: coeffs_c2__h59767 = 14'h22A4;
      8'd40: coeffs_c2__h59767 = 14'h226C;
      8'd41: coeffs_c2__h59767 = 14'h222E;
      8'd42: coeffs_c2__h59767 = 14'h21F2;
      8'd43: coeffs_c2__h59767 = 14'h21B9;
      8'd44: coeffs_c2__h59767 = 14'h2185;
      8'd45: coeffs_c2__h59767 = 14'h2147;
      8'd46: coeffs_c2__h59767 = 14'h2110;
      8'd47: coeffs_c2__h59767 = 14'h20D9;
      8'd48: coeffs_c2__h59767 = 14'h20A3;
      8'd49: coeffs_c2__h59767 = 14'h2068;
      8'd50: coeffs_c2__h59767 = 14'h2037;
      8'd51: coeffs_c2__h59767 = 14'h1FFC;
      8'd52: coeffs_c2__h59767 = 14'h1FCD;
      8'd53: coeffs_c2__h59767 = 14'h1F95;
      8'd54: coeffs_c2__h59767 = 14'h1F65;
      8'd55: coeffs_c2__h59767 = 14'h1F2D;
      8'd56: coeffs_c2__h59767 = 14'h1EFE;
      8'd57: coeffs_c2__h59767 = 14'h1ECA;
      8'd58: coeffs_c2__h59767 = 14'h1E9A;
      8'd59: coeffs_c2__h59767 = 14'h1E66;
      8'd60: coeffs_c2__h59767 = 14'h1E37;
      8'd61: coeffs_c2__h59767 = 14'h1E07;
      8'd62: coeffs_c2__h59767 = 14'h1DD5;
      8'd63: coeffs_c2__h59767 = 14'h1DA4;
      8'd64: coeffs_c2__h59767 = 14'h1D74;
      8'd65: coeffs_c2__h59767 = 14'h1D46;
      8'd66: coeffs_c2__h59767 = 14'h1D1A;
      8'd67: coeffs_c2__h59767 = 14'h1CEA;
      8'd68: coeffs_c2__h59767 = 14'h1CBF;
      8'd69: coeffs_c2__h59767 = 14'h1C91;
      8'd70: coeffs_c2__h59767 = 14'h1C61;
      8'd71: coeffs_c2__h59767 = 14'h1C38;
      8'd72: coeffs_c2__h59767 = 14'h1C07;
      8'd73: coeffs_c2__h59767 = 14'h1BDE;
      8'd74: coeffs_c2__h59767 = 14'h1BAF;
      8'd75: coeffs_c2__h59767 = 14'h1B8A;
      8'd76: coeffs_c2__h59767 = 14'h1B60;
      8'd77: coeffs_c2__h59767 = 14'h1B32;
      8'd78: coeffs_c2__h59767 = 14'h1B08;
      8'd79: coeffs_c2__h59767 = 14'h1AE3;
      8'd80: coeffs_c2__h59767 = 14'h1AB5;
      8'd81: coeffs_c2__h59767 = 14'h1A8D;
      8'd82: coeffs_c2__h59767 = 14'h1A64;
      8'd83: coeffs_c2__h59767 = 14'h1A44;
      8'd84: coeffs_c2__h59767 = 14'h1A1C;
      8'd85: coeffs_c2__h59767 = 14'h19EE;
      8'd86: coeffs_c2__h59767 = 14'h19CA;
      8'd87: coeffs_c2__h59767 = 14'h19A1;
      8'd88: coeffs_c2__h59767 = 14'h197C;
      8'd89: coeffs_c2__h59767 = 14'h195B;
      8'd90: coeffs_c2__h59767 = 14'h1937;
      8'd91: coeffs_c2__h59767 = 14'h1910;
      8'd92: coeffs_c2__h59767 = 14'h18E7;
      8'd93: coeffs_c2__h59767 = 14'h18C5;
      8'd94: coeffs_c2__h59767 = 14'h18A3;
      8'd95: coeffs_c2__h59767 = 14'h1881;
      8'd96: coeffs_c2__h59767 = 14'h1857;
      8'd97: coeffs_c2__h59767 = 14'h1836;
      8'd98: coeffs_c2__h59767 = 14'h1810;
      8'd99: coeffs_c2__h59767 = 14'h17F4;
      8'd100: coeffs_c2__h59767 = 14'h17CB;
      8'd101: coeffs_c2__h59767 = 14'h17AD;
      8'd102: coeffs_c2__h59767 = 14'h178C;
      8'd103: coeffs_c2__h59767 = 14'h1768;
      8'd104: coeffs_c2__h59767 = 14'h1748;
      8'd105: coeffs_c2__h59767 = 14'h1727;
      8'd106: coeffs_c2__h59767 = 14'h1704;
      8'd107: coeffs_c2__h59767 = 14'h16E8;
      8'd108: coeffs_c2__h59767 = 14'h16C4;
      8'd109: coeffs_c2__h59767 = 14'h16A8;
      8'd110: coeffs_c2__h59767 = 14'h1684;
      8'd111: coeffs_c2__h59767 = 14'h1669;
      8'd112: coeffs_c2__h59767 = 14'h1648;
      8'd113: coeffs_c2__h59767 = 14'h1629;
      8'd114: coeffs_c2__h59767 = 14'h160C;
      8'd115: coeffs_c2__h59767 = 14'h15EB;
      8'd116: coeffs_c2__h59767 = 14'h15CD;
      8'd117: coeffs_c2__h59767 = 14'h15B3;
      8'd118: coeffs_c2__h59767 = 14'h1596;
      8'd119: coeffs_c2__h59767 = 14'h1575;
      8'd120: coeffs_c2__h59767 = 14'h155B;
      8'd121: coeffs_c2__h59767 = 14'h153E;
      8'd122: coeffs_c2__h59767 = 14'h151F;
      8'd123: coeffs_c2__h59767 = 14'h1500;
      8'd124: coeffs_c2__h59767 = 14'h14E7;
      8'd125: coeffs_c2__h59767 = 14'h14C7;
      8'd126: coeffs_c2__h59767 = 14'h14AF;
      8'd127: coeffs_c2__h59767 = 14'h148F;
      8'd128: coeffs_c2__h59767 = 14'h1478;
      8'd129: coeffs_c2__h59767 = 14'h145B;
      8'd130: coeffs_c2__h59767 = 14'h1440;
      8'd131: coeffs_c2__h59767 = 14'h1427;
      8'd132: coeffs_c2__h59767 = 14'h1409;
      8'd133: coeffs_c2__h59767 = 14'h13EE;
      8'd134: coeffs_c2__h59767 = 14'h13D7;
      8'd135: coeffs_c2__h59767 = 14'h13BC;
      8'd136: coeffs_c2__h59767 = 14'h13A5;
      8'd137: coeffs_c2__h59767 = 14'h138A;
      8'd138: coeffs_c2__h59767 = 14'h136D;
      8'd139: coeffs_c2__h59767 = 14'h1356;
      8'd140: coeffs_c2__h59767 = 14'h133C;
      8'd141: coeffs_c2__h59767 = 14'h1329;
      8'd142: coeffs_c2__h59767 = 14'h130C;
      8'd143: coeffs_c2__h59767 = 14'h12F7;
      8'd144: coeffs_c2__h59767 = 14'h12E0;
      8'd145: coeffs_c2__h59767 = 14'h12C2;
      8'd146: coeffs_c2__h59767 = 14'h12AC;
      8'd147: coeffs_c2__h59767 = 14'h1296;
      8'd148: coeffs_c2__h59767 = 14'h1281;
      8'd149: coeffs_c2__h59767 = 14'h1265;
      8'd150: coeffs_c2__h59767 = 14'h1253;
      8'd151: coeffs_c2__h59767 = 14'h123A;
      8'd152: coeffs_c2__h59767 = 14'h1224;
      8'd153: coeffs_c2__h59767 = 14'h1209;
      8'd154: coeffs_c2__h59767 = 14'h11F8;
      8'd155: coeffs_c2__h59767 = 14'h11DA;
      8'd156: coeffs_c2__h59767 = 14'h11C8;
      8'd157: coeffs_c2__h59767 = 14'h11B2;
      8'd158: coeffs_c2__h59767 = 14'h1198;
      8'd159: coeffs_c2__h59767 = 14'h1183;
      8'd160: coeffs_c2__h59767 = 14'h1172;
      8'd161: coeffs_c2__h59767 = 14'h115F;
      8'd162: coeffs_c2__h59767 = 14'h1149;
      8'd163: coeffs_c2__h59767 = 14'h1130;
      8'd164: coeffs_c2__h59767 = 14'h111E;
      8'd165: coeffs_c2__h59767 = 14'h110A;
      8'd166: coeffs_c2__h59767 = 14'h10F4;
      8'd167: coeffs_c2__h59767 = 14'h10DE;
      8'd168: coeffs_c2__h59767 = 14'h10C7;
      8'd169: coeffs_c2__h59767 = 14'h10B7;
      8'd170: coeffs_c2__h59767 = 14'h109F;
      8'd171: coeffs_c2__h59767 = 14'h108F;
      8'd172: coeffs_c2__h59767 = 14'h1078;
      8'd173: coeffs_c2__h59767 = 14'h1069;
      8'd174: coeffs_c2__h59767 = 14'h1053;
      8'd175: coeffs_c2__h59767 = 14'h103E;
      8'd176: coeffs_c2__h59767 = 14'h102A;
      8'd177: coeffs_c2__h59767 = 14'h1019;
      8'd178: coeffs_c2__h59767 = 14'h1009;
      8'd179: coeffs_c2__h59767 = 14'h0FF3;
      8'd180: coeffs_c2__h59767 = 14'h0FE0;
      8'd181: coeffs_c2__h59767 = 14'h0FD0;
      8'd182: coeffs_c2__h59767 = 14'h0FBB;
      8'd183: coeffs_c2__h59767 = 14'h0FA9;
      8'd184: coeffs_c2__h59767 = 14'h0F9A;
      8'd185: coeffs_c2__h59767 = 14'h0F87;
      8'd186: coeffs_c2__h59767 = 14'h0F71;
      8'd187: coeffs_c2__h59767 = 14'h0F5E;
      8'd188: coeffs_c2__h59767 = 14'h0F50;
      8'd189: coeffs_c2__h59767 = 14'h0F3F;
      8'd190: coeffs_c2__h59767 = 14'h0F2A;
      8'd191: coeffs_c2__h59767 = 14'h0F1B;
      8'd192: coeffs_c2__h59767 = 14'h0F09;
      8'd193: coeffs_c2__h59767 = 14'h0EFD;
      8'd194: coeffs_c2__h59767 = 14'h0EE7;
      8'd195: coeffs_c2__h59767 = 14'h0ED7;
      8'd196: coeffs_c2__h59767 = 14'h0EC5;
      8'd197: coeffs_c2__h59767 = 14'h0EB2;
      8'd198: coeffs_c2__h59767 = 14'h0EA6;
      8'd199: coeffs_c2__h59767 = 14'h0E98;
      8'd200: coeffs_c2__h59767 = 14'h0E82;
      8'd201: coeffs_c2__h59767 = 14'h0E73;
      8'd202: coeffs_c2__h59767 = 14'h0E64;
      8'd203: coeffs_c2__h59767 = 14'h0E55;
      8'd204: coeffs_c2__h59767 = 14'h0E46;
      8'd205: coeffs_c2__h59767 = 14'h0E37;
      8'd206: coeffs_c2__h59767 = 14'h0E29;
      8'd207: coeffs_c2__h59767 = 14'h0E13;
      8'd208: coeffs_c2__h59767 = 14'h0E06;
      8'd209: coeffs_c2__h59767 = 14'h0DFA;
      8'd210: coeffs_c2__h59767 = 14'h0DE8;
      8'd211: coeffs_c2__h59767 = 14'h0DD7;
      8'd212: coeffs_c2__h59767 = 14'h0DC7;
      8'd213: coeffs_c2__h59767 = 14'h0DBA;
      8'd214: coeffs_c2__h59767 = 14'h0DAE;
      8'd215: coeffs_c2__h59767 = 14'h0D9D;
      8'd216: coeffs_c2__h59767 = 14'h0D8F;
      8'd217: coeffs_c2__h59767 = 14'h0D83;
      8'd218: coeffs_c2__h59767 = 14'h0D71;
      8'd219: coeffs_c2__h59767 = 14'h0D63;
      8'd220: coeffs_c2__h59767 = 14'h0D50;
      8'd221: coeffs_c2__h59767 = 14'h0D48;
      8'd222: coeffs_c2__h59767 = 14'h0D34;
      8'd223: coeffs_c2__h59767 = 14'h0D2C;
      8'd224: coeffs_c2__h59767 = 14'h0D17;
      8'd225: coeffs_c2__h59767 = 14'h0D0F;
      8'd226: coeffs_c2__h59767 = 14'h0D02;
      8'd227: coeffs_c2__h59767 = 14'h0CF3;
      8'd228: coeffs_c2__h59767 = 14'h0CE7;
      8'd229: coeffs_c2__h59767 = 14'h0CD9;
      8'd230: coeffs_c2__h59767 = 14'h0CC7;
      8'd231: coeffs_c2__h59767 = 14'h0CBB;
      8'd232: coeffs_c2__h59767 = 14'h0CAC;
      8'd233: coeffs_c2__h59767 = 14'h0CA2;
      8'd234: coeffs_c2__h59767 = 14'h0C96;
      8'd235: coeffs_c2__h59767 = 14'h0C88;
      8'd236: coeffs_c2__h59767 = 14'h0C77;
      8'd237: coeffs_c2__h59767 = 14'h0C6D;
      8'd238: coeffs_c2__h59767 = 14'h0C60;
      8'd239: coeffs_c2__h59767 = 14'h0C52;
      8'd240: coeffs_c2__h59767 = 14'h0C43;
      8'd241: coeffs_c2__h59767 = 14'h0C3B;
      8'd242: coeffs_c2__h59767 = 14'h0C31;
      8'd243: coeffs_c2__h59767 = 14'h0C1E;
      8'd244: coeffs_c2__h59767 = 14'h0C12;
      8'd245: coeffs_c2__h59767 = 14'h0C06;
      8'd246: coeffs_c2__h59767 = 14'h0BF9;
      8'd247: coeffs_c2__h59767 = 14'h0BEC;
      8'd248: coeffs_c2__h59767 = 14'h0BE6;
      8'd249: coeffs_c2__h59767 = 14'h0BD8;
      8'd250: coeffs_c2__h59767 = 14'h0BD0;
      8'd251: coeffs_c2__h59767 = 14'h0BBD;
      8'd252: coeffs_c2__h59767 = 14'h0BB0;
      8'd253: coeffs_c2__h59767 = 14'h0BA2;
      8'd254: coeffs_c2__h59767 = 14'h0B9D;
      8'd255:
	  coeffs_c2__h59767 =
	      CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xB9C_1_ETC__q6;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:70])
      5'd0:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h8000008;
      5'd1:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h81FC102;
      5'd2:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h83F07BA;
      5'd3:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h85DD98A;
      5'd4:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h87C3B6C;
      5'd5:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h89A3202;
      5'd6:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h8B7C19F;
      5'd7:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h8D4EE4C;
      5'd8:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h8F1BBD2;
      5'd9:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h90E2DBD;
      5'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h92A4760;
      5'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h9460BE0;
      5'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h9617E30;
      5'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h97CA119;
      5'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h997773E;
      5'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h9B2031B;
      5'd16:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h9CC470D;
      5'd17:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'h9E64550;
      5'd18:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hA000003;
      5'd19:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hA19792A;
      5'd20:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hA32B2B2;
      5'd21:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hA4BAE6D;
      5'd22:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hA646E19;
      5'd23:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hA7CF360;
      5'd24:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hA953FD7;
      5'd25:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hAAD5502;
      5'd26:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hAC53454;
      5'd27:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hADCDF30;
      5'd28:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hAF456EB;
      5'd29:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hB0B9CC9;
      5'd30:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hB22B204;
      5'd31:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 = 28'hB3997C8;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:71])
      4'd0:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hB504F3E;
      4'd1:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hB7D375B;
      4'd2:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hBA97290;
      4'd3:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hBD50872;
      4'd4:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hC000008;
      4'd5:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hC2A5FE1;
      4'd6:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hC542E1A;
      4'd7:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hC7D7067;
      4'd8:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hCA62C24;
      4'd9:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hCCE6653;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hCF623AB;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hD1D689A;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hD44394F;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hD6A99B9;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hD908D93;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 = 28'hDB61860;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:71])
      4'd0:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hDDB3D78;
      4'd1:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hE000004;
      4'd2:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hE246304;
      4'd3:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hE486952;
      4'd4:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hE6C15A5;
      4'd5:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hE8F6A93;
      4'd6:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hEB26A92;
      4'd7:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hED517FB;
      4'd8:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hEF7750B;
      4'd9:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hF1983E9;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hF3B469F;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hF5CBF25;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hF7DEF5B;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hF9ED90E;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hFBF7DF8;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9 = 28'hFDFDFC1;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7 or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8 or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9)
  begin
    case (stage5_fifo$D_OUT[76:75])
      2'd0: coeffs_c0__h61612 = 28'h0;
      2'd1:
	  coeffs_c0__h61612 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0x80000_ETC__q7;
      2'd2:
	  coeffs_c0__h61612 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB504F_ETC__q8;
      2'd3:
	  coeffs_c0__h61612 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xDDB3D_ETC__q9;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:70])
      5'd0:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hFFFBB;
      5'd1:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hFC136;
      5'd2:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hF8578;
      5'd3:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hF4C4F;
      5'd4:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hF158B;
      5'd5:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hEE103;
      5'd6:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hEAE92;
      5'd7:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hE7E14;
      5'd8:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hE4F6B;
      5'd9:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hE2279;
      5'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hDF725;
      5'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hDCD55;
      5'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hDA4F5;
      5'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hD7DEF;
      5'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hD5830;
      5'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hD33A8;
      5'd16:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hD1045;
      5'd17:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hCEDF9;
      5'd18:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hCCCB6;
      5'd19:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hCAC6E;
      5'd20:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hC8D16;
      5'd21:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hC6EA2;
      5'd22:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hC5107;
      5'd23:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hC343C;
      5'd24:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hC1838;
      5'd25:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hBFCF0;
      5'd26:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hBE25F;
      5'd27:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hBC87B;
      5'd28:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hBAF3D;
      5'd29:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hB969F;
      5'd30:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hB7E9A;
      5'd31:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 = 20'hB6728;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:71])
      4'd0:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hB501E;
      4'd1:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hB23E9;
      4'd2:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hAF9AB;
      4'd3:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hAD13F;
      4'd4:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hAAA86;
      4'd5:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hA8561;
      4'd6:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hA61B6;
      4'd7:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hA3F6C;
      4'd8:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'hA1E6D;
      4'd9:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'h9FEA6;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'h9E002;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'h9C272;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'h9A5E5;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'h98A4D;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'h96F9C;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 = 20'h955C7;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:71])
      4'd0:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h93CC2;
      4'd1:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h92481;
      4'd2:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h90CFC;
      4'd3:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h8F629;
      4'd4:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h8DFFF;
      4'd5:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h8CA76;
      4'd6:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h8B587;
      4'd7:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h8A12B;
      4'd8:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h88D5B;
      4'd9:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h87A11;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h86748;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h854F9;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h84320;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h831B8;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h820BC;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12 = 20'h81027;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10 or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11 or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12)
  begin
    case (stage5_fifo$D_OUT[76:75])
      2'd0: coeffs_c1__h61613 = 20'h0;
      2'd1:
	  coeffs_c1__h61613 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFFFBB_ETC__q10;
      2'd2:
	  coeffs_c1__h61613 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0xB501E_ETC__q11;
      2'd3:
	  coeffs_c1__h61613 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x93CC2_ETC__q12;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:70])
      5'd0: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0FA3;
      5'd1: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0EF1;
      5'd2: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0E4B;
      5'd3: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0DB2;
      5'd4: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0D23;
      5'd5: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0C9D;
      5'd6: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0C20;
      5'd7: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0BAB;
      5'd8: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0B3D;
      5'd9: CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0AD6;
      5'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0A74;
      5'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0A18;
      5'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h09C2;
      5'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0970;
      5'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0922;
      5'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h08D9;
      5'd16:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0893;
      5'd17:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0851;
      5'd18:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0812;
      5'd19:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h07D6;
      5'd20:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h079D;
      5'd21:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0767;
      5'd22:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0733;
      5'd23:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0701;
      5'd24:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h06D2;
      5'd25:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h06A4;
      5'd26:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0679;
      5'd27:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0650;
      5'd28:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0628;
      5'd29:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h0602;
      5'd30:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h05DD;
      5'd31:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 = 14'h05BA;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:71])
      4'd0: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h0587;
      4'd1: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h0548;
      4'd2: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h050E;
      4'd3: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h04D7;
      4'd4: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h04A5;
      4'd5: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h0476;
      4'd6: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h044A;
      4'd7: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h0420;
      4'd8: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h03F9;
      4'd9: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h03D5;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h03B2;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h0392;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h0373;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h0356;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h033B;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 = 14'h0321;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[74:71])
      4'd0: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h0308;
      4'd1: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h02F1;
      4'd2: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h02DB;
      4'd3: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h02C6;
      4'd4: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h02B1;
      4'd5: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h029E;
      4'd6: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h028C;
      4'd7: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h027A;
      4'd8: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h0269;
      4'd9: CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h0259;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h024A;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h023B;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h022D;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h0220;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h0213;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15 = 14'h0206;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13 or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14 or
	  CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15)
  begin
    case (stage5_fifo$D_OUT[76:75])
      2'd0: coeffs_c2__h61614 = 14'h0;
      2'd1:
	  coeffs_c2__h61614 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_70_0_0xFA3_1_ETC__q13;
      2'd2:
	  coeffs_c2__h61614 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x587_1_ETC__q14;
      2'd3:
	  coeffs_c2__h61614 =
	      CASE_stage5_fifoD_OUT_BITS_74_TO_71_0_0x308_1_ETC__q15;
    endcase
  end
  always@(stage6_fifo$D_OUT or
	  poly_result___1__h64985 or
	  poly_result___1__h65017 or
	  poly_result___1__h65079 or poly_result___1__h65041)
  begin
    case (stage6_fifo$D_OUT[41:39])
      3'd0, 3'd1: v__h64952 = poly_result___1__h64985;
      3'd2: v__h64952 = poly_result___1__h65017;
      3'd3, 3'd4, 3'd5: v__h64952 = poly_result___1__h65079;
      3'd6: v__h64952 = poly_result___1__h65041;
      3'd7: v__h64952 = 64'd0;
    endcase
  end
  always@(stage3_fifo$D_OUT or big_mantissa__h19980 or big_mantissa__h20865)
  begin
    case (stage3_fifo$D_OUT[80:72])
      9'd1, 9'd3: big_mantissa__h19983 = big_mantissa__h20865;
      9'd2: big_mantissa__h19983 = big_mantissa__h19980;
      default: big_mantissa__h19983 = big_mantissa__h19980;
    endcase
  end
  always@(stage3_fifo$D_OUT or big_mantissa__h19980 or big_mantissa__h20865)
  begin
    case (stage3_fifo$D_OUT[80:72])
      9'd0, 9'd2: big_mantissa__h20017 = big_mantissa__h20865;
      9'd1: big_mantissa__h20017 = big_mantissa__h19980;
      default: big_mantissa__h20017 = big_mantissa__h19980;
    endcase
  end
  always@(stage2_fifo$D_OUT or
	  _1_CONCAT_stage2_fifo_first__3_BITS_29_TO_7_0_1_ETC___d221 or
	  _0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239 or
	  _theResult___snd__h1653 or _theResult___snd__h1708)
  begin
    case (stage2_fifo$D_OUT[5:3])
      3'd0, 3'd1:
	  y_avValue_snd_snd_snd_snd__h1602 =
	      _1_CONCAT_stage2_fifo_first__3_BITS_29_TO_7_0_1_ETC___d221[78:47];
      3'd2:
	  y_avValue_snd_snd_snd_snd__h1602 =
	      _0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239[65:34];
      3'd3, 3'd4, 3'd6:
	  y_avValue_snd_snd_snd_snd__h1602 = _theResult___snd__h1653;
      3'd5: y_avValue_snd_snd_snd_snd__h1602 = _theResult___snd__h1708;
      3'd7: y_avValue_snd_snd_snd_snd__h1602 = 32'd0;
    endcase
  end
  always@(stage3_fifo$D_OUT or
	  y_avValue_snd_snd_snd__h20183 or
	  y_avValue_snd_snd_snd__h20185 or y_avValue_snd_snd_snd__h20187)
  begin
    case (stage3_fifo$D_OUT[39:37])
      3'd0: y_avValue_snd_snd_snd__h20164 = y_avValue_snd_snd_snd__h20183;
      3'd1: y_avValue_snd_snd_snd__h20164 = y_avValue_snd_snd_snd__h20185;
      3'd2: y_avValue_snd_snd_snd__h20164 = y_avValue_snd_snd_snd__h20187;
      default: y_avValue_snd_snd_snd__h20164 = stage3_fifo$D_OUT[71:40];
    endcase
  end
  always@(stage3_fifo$D_OUT)
  begin
    case (stage3_fifo$D_OUT[80:72])
      9'd0:
	  IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_0_ETC___d676 =
	      stage3_fifo$D_OUT[0];
      9'd1, 9'd2:
	  IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_0_ETC___d676 =
	      !stage3_fifo$D_OUT[0];
      default: IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_0_ETC___d676 =
		   stage3_fifo$D_OUT[0];
    endcase
  end
  always@(stage3_fifo$D_OUT)
  begin
    case (stage3_fifo$D_OUT[80:72])
      9'd1:
	  IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_1_ETC___d652 =
	      stage3_fifo$D_OUT[0];
      9'd2, 9'd3:
	  IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_1_ETC___d652 =
	      !stage3_fifo$D_OUT[0];
      default: IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_1_ETC___d652 =
		   stage3_fifo$D_OUT[0];
    endcase
  end
  always@(stage3_fifo$D_OUT or
	  aux_data__h19897 or
	  y_avValue_snd_fst__h20172 or y_avValue_snd_fst__h20174)
  begin
    case (stage3_fifo$D_OUT[39:37])
      3'd0: y_avValue_snd_fst__h20158 = y_avValue_snd_fst__h20172;
      3'd1: y_avValue_snd_fst__h20158 = y_avValue_snd_fst__h20174;
      default: y_avValue_snd_fst__h20158 = aux_data__h19897;
    endcase
  end
  always@(stage4_fifo$D_OUT or
	  y_avValue_fst__h42073 or
	  y_avValue_fst__h42079 or
	  y_avValue_fst__h42089 or y_avValue_fst__h42084)
  begin
    case (stage4_fifo$D_OUT[41:39])
      3'd0, 3'd1: y_avValue_fst__h42120 = y_avValue_fst__h42073;
      3'd2: y_avValue_fst__h42120 = y_avValue_fst__h42079;
      3'd3, 3'd4: y_avValue_fst__h42120 = stage4_fifo$D_OUT[64:53];
      3'd5: y_avValue_fst__h42120 = y_avValue_fst__h42089;
      3'd6: y_avValue_fst__h42120 = y_avValue_fst__h42084;
      3'd7: y_avValue_fst__h42120 = 12'd0;
    endcase
  end
  always@(stage4_fifo$D_OUT or
	  y_avValue_snd_fst__h42169 or
	  y_avValue_snd_fst__h42172 or
	  poly_var___1__h42288 or
	  y_avValue_snd_fst__h42174 or y_avValue_snd_fst__h42173)
  begin
    case (stage4_fifo$D_OUT[41:39])
      3'd0, 3'd1: y_avValue_snd_fst__h42162 = y_avValue_snd_fst__h42169;
      3'd2: y_avValue_snd_fst__h42162 = y_avValue_snd_fst__h42172;
      3'd3, 3'd4: y_avValue_snd_fst__h42162 = poly_var___1__h42288;
      3'd5: y_avValue_snd_fst__h42162 = y_avValue_snd_fst__h42174;
      3'd6: y_avValue_snd_fst__h42162 = y_avValue_snd_fst__h42173;
      3'd7: y_avValue_snd_fst__h42162 = 28'd0;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[77:73])
      5'd2:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h1921F0F;
      5'd3:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h25B2D61;
      5'd4:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h3243A3F;
      5'd5:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h3ED452D;
      5'd6:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h4B64DAE;
      5'd7:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h57F5348;
      5'd8:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h648557D;
      5'd9:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h71153D3;
      5'd10:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h7DA4DCC;
      5'd11:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h8A342ED;
      5'd12:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'h96C32BA;
      5'd13:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'hA351CB7;
      5'd14:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'hAFE0069;
      5'd15:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'hBC6DD52;
      5'd16:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'hC8FB2F8;
      5'd17:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
	      28'hD5880DE;
      default: IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892 =
		   28'd0;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[73:70])
      4'd0: CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 = 28'h0;
      4'd1:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h06487ED;
      4'd2:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h0C90FD9;
      4'd3:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h12D97C4;
      4'd4:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h1921FAB;
      4'd5:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h1F6A78F;
      4'd6:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h25B2F6D;
      4'd7:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h2BFB746;
      4'd8:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h3243F18;
      4'd9:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h388C6E3;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h3ED4EA4;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h451D65C;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h4B65E0A;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h51AE5AB;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h57F6D40;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 =
	      28'h5E3F4C8;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17 or
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892)
  begin
    case (stage5_fifo$D_OUT[81:74])
      8'd0:
	  coeffs_c0__h50923 =
	      CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0x0_1_0_ETC__q17;
      8'd1, 8'd2, 8'd3, 8'd4, 8'd5, 8'd6, 8'd7, 8'd8:
	  coeffs_c0__h50923 =
	      IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d892;
      8'd9: coeffs_c0__h50923 = 28'h0E21468;
      8'd10: coeffs_c0__h50923 = 28'h0FB2B73;
      8'd11: coeffs_c0__h50923 = 28'h1144013;
      8'd12: coeffs_c0__h50923 = 28'h12D5209;
      8'd13: coeffs_c0__h50923 = 28'h1466117;
      8'd14: coeffs_c0__h50923 = 28'h15F6D00;
      8'd15: coeffs_c0__h50923 = 28'h1787586;
      8'd16: coeffs_c0__h50923 = 28'h1917A6B;
      8'd17: coeffs_c0__h50923 = 28'h1AA7B72;
      8'd18: coeffs_c0__h50923 = 28'h1C3785C;
      8'd19: coeffs_c0__h50923 = 28'h1DC70EC;
      8'd20: coeffs_c0__h50923 = 28'h1F564E5;
      8'd21: coeffs_c0__h50923 = 28'h20E5409;
      8'd22: coeffs_c0__h50923 = 28'h2273E1A;
      8'd23: coeffs_c0__h50923 = 28'h24022DA;
      8'd24: coeffs_c0__h50923 = 28'h259020E;
      8'd25: coeffs_c0__h50923 = 28'h271DB76;
      8'd26: coeffs_c0__h50923 = 28'h28AAED6;
      8'd27: coeffs_c0__h50923 = 28'h2A37BF0;
      8'd28: coeffs_c0__h50923 = 28'h2BC4288;
      8'd29: coeffs_c0__h50923 = 28'h2D50260;
      8'd30: coeffs_c0__h50923 = 28'h2EDBB3B;
      8'd31: coeffs_c0__h50923 = 28'h3066CDD;
      8'd32: coeffs_c0__h50923 = 28'h31F1707;
      8'd33: coeffs_c0__h50923 = 28'h337B97E;
      8'd34: coeffs_c0__h50923 = 28'h3505404;
      8'd35: coeffs_c0__h50923 = 28'h368E65E;
      8'd36: coeffs_c0__h50923 = 28'h381704D;
      8'd37: coeffs_c0__h50923 = 28'h399F196;
      8'd38: coeffs_c0__h50923 = 28'h3B269FC;
      8'd39: coeffs_c0__h50923 = 28'h3CAD943;
      8'd40: coeffs_c0__h50923 = 28'h3E33F2F;
      8'd41: coeffs_c0__h50923 = 28'h3FB9B83;
      8'd42: coeffs_c0__h50923 = 28'h413EE03;
      8'd43: coeffs_c0__h50923 = 28'h42C3674;
      8'd44: coeffs_c0__h50923 = 28'h4447498;
      8'd45: coeffs_c0__h50923 = 28'h45CA836;
      8'd46: coeffs_c0__h50923 = 28'h474D110;
      8'd47: coeffs_c0__h50923 = 28'h48CEEEB;
      8'd48: coeffs_c0__h50923 = 28'h4A5018B;
      8'd49: coeffs_c0__h50923 = 28'h4BD08B6;
      8'd50: coeffs_c0__h50923 = 28'h4D50430;
      8'd51: coeffs_c0__h50923 = 28'h4ECF3BE;
      8'd52: coeffs_c0__h50923 = 28'h504D725;
      8'd53: coeffs_c0__h50923 = 28'h51CAE29;
      8'd54: coeffs_c0__h50923 = 28'h5347890;
      8'd55: coeffs_c0__h50923 = 28'h54C3620;
      8'd56: coeffs_c0__h50923 = 28'h563E69D;
      8'd57: coeffs_c0__h50923 = 28'h57B89CE;
      8'd58: coeffs_c0__h50923 = 28'h5931F77;
      8'd59: coeffs_c0__h50923 = 28'h5AAA75F;
      8'd60: coeffs_c0__h50923 = 28'h5C2214C;
      8'd61: coeffs_c0__h50923 = 28'h5D98D03;
      8'd62: coeffs_c0__h50923 = 28'h5F0EA4C;
      8'd63: coeffs_c0__h50923 = 28'h60838EC;
      8'd64: coeffs_c0__h50923 = 28'h61F78A9;
      8'd65: coeffs_c0__h50923 = 28'h636A94B;
      8'd66: coeffs_c0__h50923 = 28'h64DCA99;
      8'd67: coeffs_c0__h50923 = 28'h664DC58;
      8'd68: coeffs_c0__h50923 = 28'h67BDE51;
      8'd69: coeffs_c0__h50923 = 28'h692D04A;
      8'd70: coeffs_c0__h50923 = 28'h6A9B20B;
      8'd71: coeffs_c0__h50923 = 28'h6C0835B;
      8'd72: coeffs_c0__h50923 = 28'h6D74402;
      8'd73: coeffs_c0__h50923 = 28'h6EDF3C8;
      8'd74: coeffs_c0__h50923 = 28'h7049276;
      8'd75: coeffs_c0__h50923 = 28'h71B1FD2;
      8'd76: coeffs_c0__h50923 = 28'h7319BA6;
      8'd77: coeffs_c0__h50923 = 28'h74805BA;
      8'd78: coeffs_c0__h50923 = 28'h75E5DD7;
      8'd79: coeffs_c0__h50923 = 28'h774A3C5;
      8'd80: coeffs_c0__h50923 = 28'h78AD74E;
      8'd81: coeffs_c0__h50923 = 28'h7A0F83A;
      8'd82: coeffs_c0__h50923 = 28'h7B70654;
      8'd83: coeffs_c0__h50923 = 28'h7CD0165;
      8'd84: coeffs_c0__h50923 = 28'h7E2E937;
      8'd85: coeffs_c0__h50923 = 28'h7F8BD93;
      8'd86: coeffs_c0__h50923 = 28'h80E7E43;
      8'd87: coeffs_c0__h50923 = 28'h8242B13;
      8'd88: coeffs_c0__h50923 = 28'h839C3CC;
      8'd89: coeffs_c0__h50923 = 28'h84F483A;
      8'd90: coeffs_c0__h50923 = 28'h864B826;
      8'd91: coeffs_c0__h50923 = 28'h87A135D;
      8'd92: coeffs_c0__h50923 = 28'h88F59AA;
      8'd93: coeffs_c0__h50923 = 28'h8A48AD7;
      8'd94: coeffs_c0__h50923 = 28'h8B9A6B2;
      8'd95: coeffs_c0__h50923 = 28'h8CEAD05;
      8'd96: coeffs_c0__h50923 = 28'h8E39D9D;
      8'd97: coeffs_c0__h50923 = 28'h8F87846;
      8'd98: coeffs_c0__h50923 = 28'h90D3CCC;
      8'd99: coeffs_c0__h50923 = 28'h921EAFE;
      8'd100: coeffs_c0__h50923 = 28'h93682A6;
      8'd101: coeffs_c0__h50923 = 28'h94B0393;
      8'd102: coeffs_c0__h50923 = 28'h95F6D93;
      8'd103: coeffs_c0__h50923 = 28'h973C072;
      8'd104: coeffs_c0__h50923 = 28'h987FBFE;
      8'd105: coeffs_c0__h50923 = 28'h99C2006;
      8'd106: coeffs_c0__h50923 = 28'h9B02C58;
      8'd107: coeffs_c0__h50923 = 28'h9C420C3;
      8'd108: coeffs_c0__h50923 = 28'h9D7FD14;
      8'd109: coeffs_c0__h50923 = 28'h9EBC11C;
      8'd110: coeffs_c0__h50923 = 28'h9FF6CA9;
      8'd111: coeffs_c0__h50923 = 28'hA12FF8C;
      8'd112: coeffs_c0__h50923 = 28'hA267992;
      8'd113: coeffs_c0__h50923 = 28'hA39DA8E;
      8'd114: coeffs_c0__h50923 = 28'hA4D224E;
      8'd115: coeffs_c0__h50923 = 28'hA6050A3;
      8'd116: coeffs_c0__h50923 = 28'hA73655E;
      8'd117: coeffs_c0__h50923 = 28'hA86604F;
      8'd118: coeffs_c0__h50923 = 28'hA994149;
      8'd119: coeffs_c0__h50923 = 28'hAAC081C;
      8'd120: coeffs_c0__h50923 = 28'hABEB49A;
      8'd121: coeffs_c0__h50923 = 28'hAD14695;
      8'd122: coeffs_c0__h50923 = 28'hAE3BDDF;
      8'd123: coeffs_c0__h50923 = 28'hAF61A4B;
      8'd124: coeffs_c0__h50923 = 28'hB085BAA;
      8'd125: coeffs_c0__h50923 = 28'hB1A81D1;
      8'd126: coeffs_c0__h50923 = 28'hB2C8C93;
      8'd127: coeffs_c0__h50923 = 28'hB3E7BC2;
      8'd128: coeffs_c0__h50923 = 28'hB504F33;
      8'd129: coeffs_c0__h50923 = 28'hB6206BA;
      8'd130: coeffs_c0__h50923 = 28'hB73A22A;
      8'd131: coeffs_c0__h50923 = 28'hB852159;
      8'd132: coeffs_c0__h50923 = 28'hB96841C;
      8'd133: coeffs_c0__h50923 = 28'hBA7CA47;
      8'd134: coeffs_c0__h50923 = 28'hBB8F3AF;
      8'd135: coeffs_c0__h50923 = 28'hBCA002B;
      8'd136: coeffs_c0__h50923 = 28'hBDAEF91;
      8'd137: coeffs_c0__h50923 = 28'hBEBC1B6;
      8'd138: coeffs_c0__h50923 = 28'hBFC7671;
      8'd139: coeffs_c0__h50923 = 28'hC0D0D9A;
      8'd140: coeffs_c0__h50923 = 28'hC1D8706;
      8'd141: coeffs_c0__h50923 = 28'hC2DE28D;
      8'd142: coeffs_c0__h50923 = 28'hC3E2008;
      8'd143: coeffs_c0__h50923 = 28'hC4E3F4D;
      8'd144: coeffs_c0__h50923 = 28'hC5E4035;
      8'd145: coeffs_c0__h50923 = 28'hC6E2299;
      8'd146: coeffs_c0__h50923 = 28'hC7DE652;
      8'd147: coeffs_c0__h50923 = 28'hC8D8B38;
      8'd148: coeffs_c0__h50923 = 28'hC9D1125;
      8'd149: coeffs_c0__h50923 = 28'hCAC77F2;
      8'd150: coeffs_c0__h50923 = 28'hCBBBF7A;
      8'd151: coeffs_c0__h50923 = 28'hCCAE797;
      8'd152: coeffs_c0__h50923 = 28'hCD9F024;
      8'd153: coeffs_c0__h50923 = 28'hCE8D8FB;
      8'd154: coeffs_c0__h50923 = 28'hCF7A1F7;
      8'd155: coeffs_c0__h50923 = 28'hD064AF5;
      8'd156: coeffs_c0__h50923 = 28'hD14D3D0;
      8'd157: coeffs_c0__h50923 = 28'hD233C64;
      8'd158: coeffs_c0__h50923 = 28'hD31848D;
      8'd159: coeffs_c0__h50923 = 28'hD3FAC29;
      8'd160: coeffs_c0__h50923 = 28'hD4DB314;
      8'd161: coeffs_c0__h50923 = 28'hD5B992C;
      8'd162: coeffs_c0__h50923 = 28'hD695E4F;
      8'd163: coeffs_c0__h50923 = 28'hD77025A;
      8'd164: coeffs_c0__h50923 = 28'hD84852C;
      8'd165: coeffs_c0__h50923 = 28'hD91E6A3;
      8'd166: coeffs_c0__h50923 = 28'hD9F269F;
      8'd167: coeffs_c0__h50923 = 28'hDAC44FF;
      8'd168: coeffs_c0__h50923 = 28'hDB941A2;
      8'd169: coeffs_c0__h50923 = 28'hDC61C69;
      8'd170: coeffs_c0__h50923 = 28'hDD2D533;
      8'd171: coeffs_c0__h50923 = 28'hDDF6BE2;
      8'd172: coeffs_c0__h50923 = 28'hDEBE056;
      8'd173: coeffs_c0__h50923 = 28'hDF83271;
      8'd174: coeffs_c0__h50923 = 28'hE046213;
      8'd175: coeffs_c0__h50923 = 28'hE106F20;
      8'd176: coeffs_c0__h50923 = 28'hE1C5979;
      8'd177: coeffs_c0__h50923 = 28'hE282100;
      8'd178: coeffs_c0__h50923 = 28'hE33C59A;
      8'd179: coeffs_c0__h50923 = 28'hE3F4729;
      8'd180: coeffs_c0__h50923 = 28'hE4AA590;
      8'd181: coeffs_c0__h50923 = 28'hE55E0B5;
      8'd182: coeffs_c0__h50923 = 28'hE60F87A;
      8'd183: coeffs_c0__h50923 = 28'hE6BECC5;
      8'd184: coeffs_c0__h50923 = 28'hE76BD7A;
      8'd185: coeffs_c0__h50923 = 28'hE816A7F;
      8'd186: coeffs_c0__h50923 = 28'hE8BF3BA;
      8'd187: coeffs_c0__h50923 = 28'hE965910;
      8'd188: coeffs_c0__h50923 = 28'hEA09A69;
      8'd189: coeffs_c0__h50923 = 28'hEAAB7A9;
      8'd190: coeffs_c0__h50923 = 28'hEB4B0BA;
      8'd191: coeffs_c0__h50923 = 28'hEBE8581;
      8'd192: coeffs_c0__h50923 = 28'hEC835E7;
      8'd193: coeffs_c0__h50923 = 28'hED1C1D5;
      8'd194: coeffs_c0__h50923 = 28'hEDB2931;
      8'd195: coeffs_c0__h50923 = 28'hEE46BE6;
      8'd196: coeffs_c0__h50923 = 28'hEED89DB;
      8'd197: coeffs_c0__h50923 = 28'hEF682FC;
      8'd198: coeffs_c0__h50923 = 28'hEFF5731;
      8'd199: coeffs_c0__h50923 = 28'hF080665;
      8'd200: coeffs_c0__h50923 = 28'hF109082;
      8'd201: coeffs_c0__h50923 = 28'hF18F574;
      8'd202: coeffs_c0__h50923 = 28'hF213525;
      8'd203: coeffs_c0__h50923 = 28'hF294F82;
      8'd204: coeffs_c0__h50923 = 28'hF314476;
      8'd205: coeffs_c0__h50923 = 28'hF3913EE;
      8'd206: coeffs_c0__h50923 = 28'hF40BDD6;
      8'd207: coeffs_c0__h50923 = 28'hF48421B;
      8'd208: coeffs_c0__h50923 = 28'hF4FA0AB;
      8'd209: coeffs_c0__h50923 = 28'hF56D974;
      8'd210: coeffs_c0__h50923 = 28'hF5DEC64;
      8'd211: coeffs_c0__h50923 = 28'hF64D96A;
      8'd212: coeffs_c0__h50923 = 28'hF6BA074;
      8'd213: coeffs_c0__h50923 = 28'hF724171;
      8'd214: coeffs_c0__h50923 = 28'hF78BC52;
      8'd215: coeffs_c0__h50923 = 28'hF7F1106;
      8'd216: coeffs_c0__h50923 = 28'hF853F7E;
      8'd217: coeffs_c0__h50923 = 28'hF8B47AA;
      8'd218: coeffs_c0__h50923 = 28'hF91297C;
      8'd219: coeffs_c0__h50923 = 28'hF96E4E4;
      8'd220: coeffs_c0__h50923 = 28'hF9C79D6;
      8'd221: coeffs_c0__h50923 = 28'hFA1E843;
      8'd222: coeffs_c0__h50923 = 28'hFA7301D;
      8'd223: coeffs_c0__h50923 = 28'hFAC5159;
      8'd224: coeffs_c0__h50923 = 28'hFB14BE8;
      8'd225: coeffs_c0__h50923 = 28'hFB61FBF;
      8'd226: coeffs_c0__h50923 = 28'hFBACCD2;
      8'd227: coeffs_c0__h50923 = 28'hFBF5315;
      8'd228: coeffs_c0__h50923 = 28'hFC3B27D;
      8'd229: coeffs_c0__h50923 = 28'hFC7EB00;
      8'd230: coeffs_c0__h50923 = 28'hFCBFC92;
      8'd231: coeffs_c0__h50923 = 28'hFCFE72B;
      8'd232: coeffs_c0__h50923 = 28'hFD3AABF;
      8'd233: coeffs_c0__h50923 = 28'hFD74747;
      8'd234: coeffs_c0__h50923 = 28'hFDABCB9;
      8'd235: coeffs_c0__h50923 = 28'hFDE0B0C;
      8'd236: coeffs_c0__h50923 = 28'hFE13238;
      8'd237: coeffs_c0__h50923 = 28'hFE43236;
      8'd238: coeffs_c0__h50923 = 28'hFE70AFF;
      8'd239: coeffs_c0__h50923 = 28'hFE9BC8A;
      8'd240: coeffs_c0__h50923 = 28'hFEC46D2;
      8'd241: coeffs_c0__h50923 = 28'hFEEA9D0;
      8'd242: coeffs_c0__h50923 = 28'hFF0E57E;
      8'd243: coeffs_c0__h50923 = 28'hFF2F9D8;
      8'd244: coeffs_c0__h50923 = 28'hFF4E6D6;
      8'd245: coeffs_c0__h50923 = 28'hFF6AC76;
      8'd246: coeffs_c0__h50923 = 28'hFF84AB3;
      8'd247: coeffs_c0__h50923 = 28'hFF9C188;
      8'd248: coeffs_c0__h50923 = 28'hFFB10F2;
      8'd249: coeffs_c0__h50923 = 28'hFFC38ED;
      8'd250: coeffs_c0__h50923 = 28'hFFD3978;
      8'd251: coeffs_c0__h50923 = 28'hFFE128F;
      8'd252: coeffs_c0__h50923 = 28'hFFEC430;
      8'd253: coeffs_c0__h50923 = 28'hFFF4E5A;
      8'd254: coeffs_c0__h50923 = 28'hFFFB10B;
      8'd255: coeffs_c0__h50923 = 28'hFFFEC43;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  coeffs_c0__h50923 or
	  coeffs_c0__h51325 or
	  coeffs_c0__h59765 or coeffs_c0__h61612 or coeffs_c0__h52111)
  begin
    case (stage5_fifo$D_OUT[41:39])
      3'd0, 3'd1: x__h43377 = coeffs_c0__h50923;
      3'd2: x__h43377 = coeffs_c0__h51325;
      3'd3, 3'd4: x__h43377 = coeffs_c0__h59765;
      3'd5: x__h43377 = coeffs_c0__h61612;
      3'd6: x__h43377 = coeffs_c0__h52111;
      3'd7: x__h43377 = 28'h0;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  y_avValue_snd_fst__h43316 or
	  y_avValue_snd_fst__h43318 or
	  y_avValue_snd_fst__h43322 or c0_term___2__h62652)
  begin
    case (stage5_fifo$D_OUT[41:39])
      3'd0, 3'd1: y_avValue_snd_fst__h43309 = y_avValue_snd_fst__h43316;
      3'd2, 3'd5: y_avValue_snd_fst__h43309 = y_avValue_snd_fst__h43318;
      3'd3, 3'd4: y_avValue_snd_fst__h43309 = y_avValue_snd_fst__h43322;
      3'd6: y_avValue_snd_fst__h43309 = c0_term___2__h62652;
      3'd7: y_avValue_snd_fst__h43309 = 64'd0;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[77:73])
      5'd2:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC90EF;
      5'd3:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC90DB;
      5'd4:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC90C0;
      5'd5:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC909D;
      5'd6:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC9073;
      5'd7:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC9040;
      5'd8:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC9006;
      5'd9:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8FC4;
      5'd10:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8F7B;
      5'd11:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8F29;
      5'd12:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8ED0;
      5'd13:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8E6F;
      5'd14:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8E07;
      5'd15:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8D96;
      5'd16:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8D1E;
      5'd17:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
	      20'hC8C9F;
      default: IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251 =
		   20'd0;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[73:70])
      4'd0:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hED511;
      4'd1:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hEC3F6;
      4'd2:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hEA4F2;
      4'd3:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hE766F;
      4'd4:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hE386C;
      4'd5:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hDEAE8;
      4'd6:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hD8DE3;
      4'd7:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hD215D;
      4'd8:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hCA557;
      4'd9:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hC19D0;
      4'd10:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hB7EC8;
      4'd11:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hAD43F;
      4'd12:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'hA1A36;
      4'd13:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'h950AB;
      4'd14:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'h877A0;
      4'd15:
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 = 20'h78F15;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18 or
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251)
  begin
    case (stage5_fifo$D_OUT[81:74])
      8'd0:
	  coeffs_c1__h50924 =
	      CASE_stage5_fifoD_OUT_BITS_73_TO_70_0_0xED511_ETC__q18;
      8'd1, 8'd2, 8'd3, 8'd4, 8'd5, 8'd6, 8'd7, 8'd8:
	  coeffs_c1__h50924 =
	      IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d2251;
      8'd9: coeffs_c1__h50924 = 20'hC8C19;
      8'd10: coeffs_c1__h50924 = 20'hC8AF3;
      8'd11: coeffs_c1__h50924 = 20'hC89AD;
      8'd12: coeffs_c1__h50924 = 20'hC8849;
      8'd13: coeffs_c1__h50924 = 20'hC86C6;
      8'd14: coeffs_c1__h50924 = 20'hC8524;
      8'd15: coeffs_c1__h50924 = 20'hC8363;
      8'd16: coeffs_c1__h50924 = 20'hC8183;
      8'd17: coeffs_c1__h50924 = 20'hC7F84;
      8'd18: coeffs_c1__h50924 = 20'hC7D67;
      8'd19: coeffs_c1__h50924 = 20'hC7B2A;
      8'd20: coeffs_c1__h50924 = 20'hC78CF;
      8'd21: coeffs_c1__h50924 = 20'hC7655;
      8'd22: coeffs_c1__h50924 = 20'hC73BC;
      8'd23: coeffs_c1__h50924 = 20'hC7105;
      8'd24: coeffs_c1__h50924 = 20'hC6E2F;
      8'd25: coeffs_c1__h50924 = 20'hC6B3A;
      8'd26: coeffs_c1__h50924 = 20'hC6827;
      8'd27: coeffs_c1__h50924 = 20'hC64F5;
      8'd28: coeffs_c1__h50924 = 20'hC61A4;
      8'd29: coeffs_c1__h50924 = 20'hC5E35;
      8'd30: coeffs_c1__h50924 = 20'hC5AA7;
      8'd31: coeffs_c1__h50924 = 20'hC56FB;
      8'd32: coeffs_c1__h50924 = 20'hC5330;
      8'd33: coeffs_c1__h50924 = 20'hC4F47;
      8'd34: coeffs_c1__h50924 = 20'hC4B40;
      8'd35: coeffs_c1__h50924 = 20'hC471A;
      8'd36: coeffs_c1__h50924 = 20'hC42D6;
      8'd37: coeffs_c1__h50924 = 20'hC3E74;
      8'd38: coeffs_c1__h50924 = 20'hC39F3;
      8'd39: coeffs_c1__h50924 = 20'hC3555;
      8'd40: coeffs_c1__h50924 = 20'hC3098;
      8'd41: coeffs_c1__h50924 = 20'hC2BBD;
      8'd42: coeffs_c1__h50924 = 20'hC26C4;
      8'd43: coeffs_c1__h50924 = 20'hC21AD;
      8'd44: coeffs_c1__h50924 = 20'hC1C78;
      8'd45: coeffs_c1__h50924 = 20'hC1726;
      8'd46: coeffs_c1__h50924 = 20'hC11B5;
      8'd47: coeffs_c1__h50924 = 20'hC0C27;
      8'd48: coeffs_c1__h50924 = 20'hC067B;
      8'd49: coeffs_c1__h50924 = 20'hC00B1;
      8'd50: coeffs_c1__h50924 = 20'hBFACA;
      8'd51: coeffs_c1__h50924 = 20'hBF4C5;
      8'd52: coeffs_c1__h50924 = 20'hBEEA2;
      8'd53: coeffs_c1__h50924 = 20'hBE863;
      8'd54: coeffs_c1__h50924 = 20'hBE205;
      8'd55: coeffs_c1__h50924 = 20'hBDB8B;
      8'd56: coeffs_c1__h50924 = 20'hBD4F3;
      8'd57: coeffs_c1__h50924 = 20'hBCE3E;
      8'd58: coeffs_c1__h50924 = 20'hBC76C;
      8'd59: coeffs_c1__h50924 = 20'hBC07D;
      8'd60: coeffs_c1__h50924 = 20'hBB971;
      8'd61: coeffs_c1__h50924 = 20'hBB248;
      8'd62: coeffs_c1__h50924 = 20'hBAB02;
      8'd63: coeffs_c1__h50924 = 20'hBA39F;
      8'd64: coeffs_c1__h50924 = 20'hB9C1F;
      8'd65: coeffs_c1__h50924 = 20'hB9483;
      8'd66: coeffs_c1__h50924 = 20'hB8CCB;
      8'd67: coeffs_c1__h50924 = 20'hB84F5;
      8'd68: coeffs_c1__h50924 = 20'hB7D04;
      8'd69: coeffs_c1__h50924 = 20'hB74F6;
      8'd70: coeffs_c1__h50924 = 20'hB6CCC;
      8'd71: coeffs_c1__h50924 = 20'hB6485;
      8'd72: coeffs_c1__h50924 = 20'hB5C23;
      8'd73: coeffs_c1__h50924 = 20'hB53A4;
      8'd74: coeffs_c1__h50924 = 20'hB4B0A;
      8'd75: coeffs_c1__h50924 = 20'hB4253;
      8'd76: coeffs_c1__h50924 = 20'hB3981;
      8'd77: coeffs_c1__h50924 = 20'hB3093;
      8'd78: coeffs_c1__h50924 = 20'hB278A;
      8'd79: coeffs_c1__h50924 = 20'hB1E65;
      8'd80: coeffs_c1__h50924 = 20'hB1525;
      8'd81: coeffs_c1__h50924 = 20'hB0BC9;
      8'd82: coeffs_c1__h50924 = 20'hB0252;
      8'd83: coeffs_c1__h50924 = 20'hAF8C0;
      8'd84: coeffs_c1__h50924 = 20'hAEF12;
      8'd85: coeffs_c1__h50924 = 20'hAE54A;
      8'd86: coeffs_c1__h50924 = 20'hADB67;
      8'd87: coeffs_c1__h50924 = 20'hAD169;
      8'd88: coeffs_c1__h50924 = 20'hAC751;
      8'd89: coeffs_c1__h50924 = 20'hABD1D;
      8'd90: coeffs_c1__h50924 = 20'hAB2D0;
      8'd91: coeffs_c1__h50924 = 20'hAA868;
      8'd92: coeffs_c1__h50924 = 20'hA9DE5;
      8'd93: coeffs_c1__h50924 = 20'hA9349;
      8'd94: coeffs_c1__h50924 = 20'hA8892;
      8'd95: coeffs_c1__h50924 = 20'hA7DC1;
      8'd96: coeffs_c1__h50924 = 20'hA72D7;
      8'd97: coeffs_c1__h50924 = 20'hA67D3;
      8'd98: coeffs_c1__h50924 = 20'hA5CB5;
      8'd99: coeffs_c1__h50924 = 20'hA517D;
      8'd100: coeffs_c1__h50924 = 20'hA462C;
      8'd101: coeffs_c1__h50924 = 20'hA3AC2;
      8'd102: coeffs_c1__h50924 = 20'hA2F3E;
      8'd103: coeffs_c1__h50924 = 20'hA23A1;
      8'd104: coeffs_c1__h50924 = 20'hA17EC;
      8'd105: coeffs_c1__h50924 = 20'hA0C1D;
      8'd106: coeffs_c1__h50924 = 20'hA0036;
      8'd107: coeffs_c1__h50924 = 20'h9F435;
      8'd108: coeffs_c1__h50924 = 20'h9E81D;
      8'd109: coeffs_c1__h50924 = 20'h9DBEC;
      8'd110: coeffs_c1__h50924 = 20'h9CFA2;
      8'd111: coeffs_c1__h50924 = 20'h9C340;
      8'd112: coeffs_c1__h50924 = 20'h9B6C7;
      8'd113: coeffs_c1__h50924 = 20'h9AA35;
      8'd114: coeffs_c1__h50924 = 20'h99D8B;
      8'd115: coeffs_c1__h50924 = 20'h990CA;
      8'd116: coeffs_c1__h50924 = 20'h983F1;
      8'd117: coeffs_c1__h50924 = 20'h97701;
      8'd118: coeffs_c1__h50924 = 20'h969F9;
      8'd119: coeffs_c1__h50924 = 20'h95CDA;
      8'd120: coeffs_c1__h50924 = 20'h94FA4;
      8'd121: coeffs_c1__h50924 = 20'h94257;
      8'd122: coeffs_c1__h50924 = 20'h934F3;
      8'd123: coeffs_c1__h50924 = 20'h92779;
      8'd124: coeffs_c1__h50924 = 20'h919E8;
      8'd125: coeffs_c1__h50924 = 20'h90C40;
      8'd126: coeffs_c1__h50924 = 20'h8FE82;
      8'd127: coeffs_c1__h50924 = 20'h8F0AE;
      8'd128: coeffs_c1__h50924 = 20'h8E2C4;
      8'd129: coeffs_c1__h50924 = 20'h8D4C3;
      8'd130: coeffs_c1__h50924 = 20'h8C6AE;
      8'd131: coeffs_c1__h50924 = 20'h8B882;
      8'd132: coeffs_c1__h50924 = 20'h8AA41;
      8'd133: coeffs_c1__h50924 = 20'h89BEA;
      8'd134: coeffs_c1__h50924 = 20'h88D7F;
      8'd135: coeffs_c1__h50924 = 20'h87EFE;
      8'd136: coeffs_c1__h50924 = 20'h87068;
      8'd137: coeffs_c1__h50924 = 20'h861BD;
      8'd138: coeffs_c1__h50924 = 20'h852FE;
      8'd139: coeffs_c1__h50924 = 20'h8442A;
      8'd140: coeffs_c1__h50924 = 20'h83542;
      8'd141: coeffs_c1__h50924 = 20'h82646;
      8'd142: coeffs_c1__h50924 = 20'h81735;
      8'd143: coeffs_c1__h50924 = 20'h80811;
      8'd144: coeffs_c1__h50924 = 20'h7F8D8;
      8'd145: coeffs_c1__h50924 = 20'h7E98C;
      8'd146: coeffs_c1__h50924 = 20'h7DA2D;
      8'd147: coeffs_c1__h50924 = 20'h7CABA;
      8'd148: coeffs_c1__h50924 = 20'h7BB34;
      8'd149: coeffs_c1__h50924 = 20'h7AB9A;
      8'd150: coeffs_c1__h50924 = 20'h79BEE;
      8'd151: coeffs_c1__h50924 = 20'h78C2F;
      8'd152: coeffs_c1__h50924 = 20'h77C5E;
      8'd153: coeffs_c1__h50924 = 20'h76C7A;
      8'd154: coeffs_c1__h50924 = 20'h75C83;
      8'd155: coeffs_c1__h50924 = 20'h74C7B;
      8'd156: coeffs_c1__h50924 = 20'h73C60;
      8'd157: coeffs_c1__h50924 = 20'h72C34;
      8'd158: coeffs_c1__h50924 = 20'h71BF6;
      8'd159: coeffs_c1__h50924 = 20'h70BA6;
      8'd160: coeffs_c1__h50924 = 20'h6FB45;
      8'd161: coeffs_c1__h50924 = 20'h6EAD3;
      8'd162: coeffs_c1__h50924 = 20'h6DA50;
      8'd163: coeffs_c1__h50924 = 20'h6C9BC;
      8'd164: coeffs_c1__h50924 = 20'h6B917;
      8'd165: coeffs_c1__h50924 = 20'h6A861;
      8'd166: coeffs_c1__h50924 = 20'h6979B;
      8'd167: coeffs_c1__h50924 = 20'h686C5;
      8'd168: coeffs_c1__h50924 = 20'h675DF;
      8'd169: coeffs_c1__h50924 = 20'h664E8;
      8'd170: coeffs_c1__h50924 = 20'h653E2;
      8'd171: coeffs_c1__h50924 = 20'h642CD;
      8'd172: coeffs_c1__h50924 = 20'h631A8;
      8'd173: coeffs_c1__h50924 = 20'h62073;
      8'd174: coeffs_c1__h50924 = 20'h60F30;
      8'd175: coeffs_c1__h50924 = 20'h5FDDD;
      8'd176: coeffs_c1__h50924 = 20'h5EC7C;
      8'd177: coeffs_c1__h50924 = 20'h5DB0C;
      8'd178: coeffs_c1__h50924 = 20'h5C98E;
      8'd179: coeffs_c1__h50924 = 20'h5B801;
      8'd180: coeffs_c1__h50924 = 20'h5A667;
      8'd181: coeffs_c1__h50924 = 20'h594BE;
      8'd182: coeffs_c1__h50924 = 20'h58308;
      8'd183: coeffs_c1__h50924 = 20'h57144;
      8'd184: coeffs_c1__h50924 = 20'h55F72;
      8'd185: coeffs_c1__h50924 = 20'h54D93;
      8'd186: coeffs_c1__h50924 = 20'h53BA8;
      8'd187: coeffs_c1__h50924 = 20'h529AF;
      8'd188: coeffs_c1__h50924 = 20'h517AA;
      8'd189: coeffs_c1__h50924 = 20'h50598;
      8'd190: coeffs_c1__h50924 = 20'h4F379;
      8'd191: coeffs_c1__h50924 = 20'h4E14F;
      8'd192: coeffs_c1__h50924 = 20'h4CF18;
      8'd193: coeffs_c1__h50924 = 20'h4BCD5;
      8'd194: coeffs_c1__h50924 = 20'h4AA87;
      8'd195: coeffs_c1__h50924 = 20'h4982E;
      8'd196: coeffs_c1__h50924 = 20'h485C8;
      8'd197: coeffs_c1__h50924 = 20'h47358;
      8'd198: coeffs_c1__h50924 = 20'h460DD;
      8'd199: coeffs_c1__h50924 = 20'h44E57;
      8'd200: coeffs_c1__h50924 = 20'h43BC6;
      8'd201: coeffs_c1__h50924 = 20'h4292B;
      8'd202: coeffs_c1__h50924 = 20'h41686;
      8'd203: coeffs_c1__h50924 = 20'h403D7;
      8'd204: coeffs_c1__h50924 = 20'h3F11D;
      8'd205: coeffs_c1__h50924 = 20'h3DE5A;
      8'd206: coeffs_c1__h50924 = 20'h3CB8E;
      8'd207: coeffs_c1__h50924 = 20'h3B8B8;
      8'd208: coeffs_c1__h50924 = 20'h3A5D9;
      8'd209: coeffs_c1__h50924 = 20'h392F1;
      8'd210: coeffs_c1__h50924 = 20'h38000;
      8'd211: coeffs_c1__h50924 = 20'h36D06;
      8'd212: coeffs_c1__h50924 = 20'h35A04;
      8'd213: coeffs_c1__h50924 = 20'h346FA;
      8'd214: coeffs_c1__h50924 = 20'h333E7;
      8'd215: coeffs_c1__h50924 = 20'h320CD;
      8'd216: coeffs_c1__h50924 = 20'h30DAB;
      8'd217: coeffs_c1__h50924 = 20'h2FA81;
      8'd218: coeffs_c1__h50924 = 20'h2E750;
      8'd219: coeffs_c1__h50924 = 20'h2D418;
      8'd220: coeffs_c1__h50924 = 20'h2C0D9;
      8'd221: coeffs_c1__h50924 = 20'h2AD94;
      8'd222: coeffs_c1__h50924 = 20'h29A47;
      8'd223: coeffs_c1__h50924 = 20'h286F4;
      8'd224: coeffs_c1__h50924 = 20'h2739B;
      8'd225: coeffs_c1__h50924 = 20'h2603C;
      8'd226: coeffs_c1__h50924 = 20'h24CD7;
      8'd227: coeffs_c1__h50924 = 20'h2396C;
      8'd228: coeffs_c1__h50924 = 20'h225FC;
      8'd229: coeffs_c1__h50924 = 20'h21287;
      8'd230: coeffs_c1__h50924 = 20'h1FF0C;
      8'd231: coeffs_c1__h50924 = 20'h1EB8D;
      8'd232: coeffs_c1__h50924 = 20'h1D808;
      8'd233: coeffs_c1__h50924 = 20'h1C47F;
      8'd234: coeffs_c1__h50924 = 20'h1B0F2;
      8'd235: coeffs_c1__h50924 = 20'h19D61;
      8'd236: coeffs_c1__h50924 = 20'h189CC;
      8'd237: coeffs_c1__h50924 = 20'h17633;
      8'd238: coeffs_c1__h50924 = 20'h16296;
      8'd239: coeffs_c1__h50924 = 20'h14EF6;
      8'd240: coeffs_c1__h50924 = 20'h13B52;
      8'd241: coeffs_c1__h50924 = 20'h127AC;
      8'd242: coeffs_c1__h50924 = 20'h11403;
      8'd243: coeffs_c1__h50924 = 20'h10057;
      8'd244: coeffs_c1__h50924 = 20'h0ECA8;
      8'd245: coeffs_c1__h50924 = 20'h0D8F8;
      8'd246: coeffs_c1__h50924 = 20'h0C545;
      8'd247: coeffs_c1__h50924 = 20'h0B190;
      8'd248: coeffs_c1__h50924 = 20'h09DDA;
      8'd249: coeffs_c1__h50924 = 20'h08A22;
      8'd250: coeffs_c1__h50924 = 20'h07669;
      8'd251: coeffs_c1__h50924 = 20'h062AE;
      8'd252: coeffs_c1__h50924 = 20'h04EF3;
      8'd253: coeffs_c1__h50924 = 20'h03B37;
      8'd254: coeffs_c1__h50924 = 20'h0277A;
      8'd255: coeffs_c1__h50924 = 20'h013BD;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  coeffs_c1__h50924 or
	  coeffs_c1__h51326 or
	  coeffs_c1__h59766 or coeffs_c1__h61613 or coeffs_c1__h52112)
  begin
    case (stage5_fifo$D_OUT[41:39])
      3'd0, 3'd1: coeffs_c1__h61679 = coeffs_c1__h50924;
      3'd2: coeffs_c1__h61679 = coeffs_c1__h51326;
      3'd3, 3'd4: coeffs_c1__h61679 = coeffs_c1__h59766;
      3'd5: coeffs_c1__h61679 = coeffs_c1__h61613;
      3'd6: coeffs_c1__h61679 = coeffs_c1__h52112;
      3'd7: coeffs_c1__h61679 = 20'hED511;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  y_avValue_snd_snd_fst__h62777 or
	  y_avValue_snd_snd_fst__h62779 or
	  y_avValue_snd_snd_fst__h62783 or
	  y_avValue_snd_snd_fst__h62785 or y_avValue_snd_snd_fst__h62781)
  begin
    case (stage5_fifo$D_OUT[41:39])
      3'd0, 3'd1:
	  y_avValue_snd_snd_fst__h62770 = y_avValue_snd_snd_fst__h62777;
      3'd2: y_avValue_snd_snd_fst__h62770 = y_avValue_snd_snd_fst__h62779;
      3'd3, 3'd4:
	  y_avValue_snd_snd_fst__h62770 = y_avValue_snd_snd_fst__h62783;
      3'd5: y_avValue_snd_snd_fst__h62770 = y_avValue_snd_snd_fst__h62785;
      3'd6: y_avValue_snd_snd_fst__h62770 = y_avValue_snd_snd_fst__h62781;
      3'd7: y_avValue_snd_snd_fst__h62770 = 64'd0;
    endcase
  end
  always@(stage5_fifo$D_OUT)
  begin
    case (stage5_fifo$D_OUT[77:73])
      5'd2:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0273;
      5'd3:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0344;
      5'd4:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0444;
      5'd5:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0534;
      5'd6:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0655;
      5'd7:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0725;
      5'd8:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0826;
      5'd9:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0916;
      5'd10:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0A36;
      5'd11:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0B06;
      5'd12:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0C06;
      5'd13:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0CF6;
      5'd14:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0E15;
      5'd15:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0EE4;
      5'd16:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h0FE2;
      5'd17:
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
	      14'h1110;
      default: IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119 =
		   14'd0;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119)
  begin
    case (stage5_fifo$D_OUT[81:74])
      8'd0: coeffs_c2__h50925 = 14'h0;
      8'd1, 8'd2, 8'd3, 8'd4, 8'd5, 8'd6, 8'd7, 8'd8:
	  coeffs_c2__h50925 =
	      IF_stage5_fifo_first__02_BITS_77_TO_73_60_EQ_2_ETC___d3119;
      8'd9: coeffs_c2__h50925 = 14'h024C;
      8'd10: coeffs_c2__h50925 = 14'h028C;
      8'd11: coeffs_c2__h50925 = 14'h02C7;
      8'd12: coeffs_c2__h50925 = 14'h0306;
      8'd13: coeffs_c2__h50925 = 14'h0345;
      8'd14: coeffs_c2__h50925 = 14'h0383;
      8'd15: coeffs_c2__h50925 = 14'h03C0;
      8'd16: coeffs_c2__h50925 = 14'h03FE;
      8'd17: coeffs_c2__h50925 = 14'h043A;
      8'd18: coeffs_c2__h50925 = 14'h047A;
      8'd19: coeffs_c2__h50925 = 14'h04B5;
      8'd20: coeffs_c2__h50925 = 14'h04F4;
      8'd21: coeffs_c2__h50925 = 14'h0531;
      8'd22: coeffs_c2__h50925 = 14'h056D;
      8'd23: coeffs_c2__h50925 = 14'h05AC;
      8'd24: coeffs_c2__h50925 = 14'h05EA;
      8'd25: coeffs_c2__h50925 = 14'h0627;
      8'd26: coeffs_c2__h50925 = 14'h0666;
      8'd27: coeffs_c2__h50925 = 14'h06A3;
      8'd28: coeffs_c2__h50925 = 14'h06DF;
      8'd29: coeffs_c2__h50925 = 14'h071C;
      8'd30: coeffs_c2__h50925 = 14'h0758;
      8'd31: coeffs_c2__h50925 = 14'h0796;
      8'd32: coeffs_c2__h50925 = 14'h07D1;
      8'd33: coeffs_c2__h50925 = 14'h080E;
      8'd34: coeffs_c2__h50925 = 14'h084C;
      8'd35: coeffs_c2__h50925 = 14'h0888;
      8'd36: coeffs_c2__h50925 = 14'h08C5;
      8'd37: coeffs_c2__h50925 = 14'h0902;
      8'd38: coeffs_c2__h50925 = 14'h093D;
      8'd39: coeffs_c2__h50925 = 14'h097B;
      8'd40: coeffs_c2__h50925 = 14'h09B7;
      8'd41: coeffs_c2__h50925 = 14'h09F2;
      8'd42: coeffs_c2__h50925 = 14'h0A2E;
      8'd43: coeffs_c2__h50925 = 14'h0A69;
      8'd44: coeffs_c2__h50925 = 14'h0AA4;
      8'd45: coeffs_c2__h50925 = 14'h0AE3;
      8'd46: coeffs_c2__h50925 = 14'h0B1D;
      8'd47: coeffs_c2__h50925 = 14'h0B59;
      8'd48: coeffs_c2__h50925 = 14'h0B95;
      8'd49: coeffs_c2__h50925 = 14'h0BCF;
      8'd50: coeffs_c2__h50925 = 14'h0C0B;
      8'd51: coeffs_c2__h50925 = 14'h0C46;
      8'd52: coeffs_c2__h50925 = 14'h0C7E;
      8'd53: coeffs_c2__h50925 = 14'h0CBC;
      8'd54: coeffs_c2__h50925 = 14'h0CF4;
      8'd55: coeffs_c2__h50925 = 14'h0D30;
      8'd56: coeffs_c2__h50925 = 14'h0D6A;
      8'd57: coeffs_c2__h50925 = 14'h0DA4;
      8'd58: coeffs_c2__h50925 = 14'h0DDF;
      8'd59: coeffs_c2__h50925 = 14'h0E19;
      8'd60: coeffs_c2__h50925 = 14'h0E54;
      8'd61: coeffs_c2__h50925 = 14'h0E8E;
      8'd62: coeffs_c2__h50925 = 14'h0EC7;
      8'd63: coeffs_c2__h50925 = 14'h0F00;
      8'd64: coeffs_c2__h50925 = 14'h0F37;
      8'd65: coeffs_c2__h50925 = 14'h0F70;
      8'd66: coeffs_c2__h50925 = 14'h0FAC;
      8'd67: coeffs_c2__h50925 = 14'h0FE2;
      8'd68: coeffs_c2__h50925 = 14'h101D;
      8'd69: coeffs_c2__h50925 = 14'h1055;
      8'd70: coeffs_c2__h50925 = 14'h108E;
      8'd71: coeffs_c2__h50925 = 14'h10C4;
      8'd72: coeffs_c2__h50925 = 14'h10FE;
      8'd73: coeffs_c2__h50925 = 14'h1134;
      8'd74: coeffs_c2__h50925 = 14'h116E;
      8'd75: coeffs_c2__h50925 = 14'h11A3;
      8'd76: coeffs_c2__h50925 = 14'h11DB;
      8'd77: coeffs_c2__h50925 = 14'h1212;
      8'd78: coeffs_c2__h50925 = 14'h124A;
      8'd79: coeffs_c2__h50925 = 14'h1281;
      8'd80: coeffs_c2__h50925 = 14'h12B9;
      8'd81: coeffs_c2__h50925 = 14'h12EF;
      8'd82: coeffs_c2__h50925 = 14'h1325;
      8'd83: coeffs_c2__h50925 = 14'h135C;
      8'd84: coeffs_c2__h50925 = 14'h138F;
      8'd85: coeffs_c2__h50925 = 14'h13C6;
      8'd86: coeffs_c2__h50925 = 14'h13FC;
      8'd87: coeffs_c2__h50925 = 14'h1430;
      8'd88: coeffs_c2__h50925 = 14'h1468;
      8'd89: coeffs_c2__h50925 = 14'h149A;
      8'd90: coeffs_c2__h50925 = 14'h14D1;
      8'd91: coeffs_c2__h50925 = 14'h1506;
      8'd92: coeffs_c2__h50925 = 14'h1538;
      8'd93: coeffs_c2__h50925 = 14'h156E;
      8'd94: coeffs_c2__h50925 = 14'h15A1;
      8'd95: coeffs_c2__h50925 = 14'h15D3;
      8'd96: coeffs_c2__h50925 = 14'h1609;
      8'd97: coeffs_c2__h50925 = 14'h163D;
      8'd98: coeffs_c2__h50925 = 14'h1671;
      8'd99: coeffs_c2__h50925 = 14'h16A2;
      8'd100: coeffs_c2__h50925 = 14'h16D4;
      8'd101: coeffs_c2__h50925 = 14'h1708;
      8'd102: coeffs_c2__h50925 = 14'h1739;
      8'd103: coeffs_c2__h50925 = 14'h176A;
      8'd104: coeffs_c2__h50925 = 14'h179F;
      8'd105: coeffs_c2__h50925 = 14'h17CF;
      8'd106: coeffs_c2__h50925 = 14'h1802;
      8'd107: coeffs_c2__h50925 = 14'h1830;
      8'd108: coeffs_c2__h50925 = 14'h1863;
      8'd109: coeffs_c2__h50925 = 14'h1894;
      8'd110: coeffs_c2__h50925 = 14'h18C3;
      8'd111: coeffs_c2__h50925 = 14'h18F2;
      8'd112: coeffs_c2__h50925 = 14'h1924;
      8'd113: coeffs_c2__h50925 = 14'h1953;
      8'd114: coeffs_c2__h50925 = 14'h1981;
      8'd115: coeffs_c2__h50925 = 14'h19B1;
      8'd116: coeffs_c2__h50925 = 14'h19E0;
      8'd117: coeffs_c2__h50925 = 14'h1A10;
      8'd118: coeffs_c2__h50925 = 14'h1A3D;
      8'd119: coeffs_c2__h50925 = 14'h1A6B;
      8'd120: coeffs_c2__h50925 = 14'h1A99;
      8'd121: coeffs_c2__h50925 = 14'h1AC7;
      8'd122: coeffs_c2__h50925 = 14'h1AF4;
      8'd123: coeffs_c2__h50925 = 14'h1B23;
      8'd124: coeffs_c2__h50925 = 14'h1B51;
      8'd125: coeffs_c2__h50925 = 14'h1B7C;
      8'd126: coeffs_c2__h50925 = 14'h1BA8;
      8'd127: coeffs_c2__h50925 = 14'h1BD5;
      8'd128: coeffs_c2__h50925 = 14'h1C02;
      8'd129: coeffs_c2__h50925 = 14'h1C2A;
      8'd130: coeffs_c2__h50925 = 14'h1C59;
      8'd131: coeffs_c2__h50925 = 14'h1C82;
      8'd132: coeffs_c2__h50925 = 14'h1CAD;
      8'd133: coeffs_c2__h50925 = 14'h1CD6;
      8'd134: coeffs_c2__h50925 = 14'h1D03;
      8'd135: coeffs_c2__h50925 = 14'h1D2C;
      8'd136: coeffs_c2__h50925 = 14'h1D55;
      8'd137: coeffs_c2__h50925 = 14'h1D7D;
      8'd138: coeffs_c2__h50925 = 14'h1DA7;
      8'd139: coeffs_c2__h50925 = 14'h1DCF;
      8'd140: coeffs_c2__h50925 = 14'h1DF8;
      8'd141: coeffs_c2__h50925 = 14'h1E22;
      8'd142: coeffs_c2__h50925 = 14'h1E49;
      8'd143: coeffs_c2__h50925 = 14'h1E72;
      8'd144: coeffs_c2__h50925 = 14'h1E97;
      8'd145: coeffs_c2__h50925 = 14'h1EBE;
      8'd146: coeffs_c2__h50925 = 14'h1EE7;
      8'd147: coeffs_c2__h50925 = 14'h1F0D;
      8'd148: coeffs_c2__h50925 = 14'h1F34;
      8'd149: coeffs_c2__h50925 = 14'h1F57;
      8'd150: coeffs_c2__h50925 = 14'h1F7D;
      8'd151: coeffs_c2__h50925 = 14'h1FA2;
      8'd152: coeffs_c2__h50925 = 14'h1FC9;
      8'd153: coeffs_c2__h50925 = 14'h1FEE;
      8'd154: coeffs_c2__h50925 = 14'h2010;
      8'd155: coeffs_c2__h50925 = 14'h2036;
      8'd156: coeffs_c2__h50925 = 14'h2057;
      8'd157: coeffs_c2__h50925 = 14'h207C;
      8'd158: coeffs_c2__h50925 = 14'h20A0;
      8'd159: coeffs_c2__h50925 = 14'h20C1;
      8'd160: coeffs_c2__h50925 = 14'h20E3;
      8'd161: coeffs_c2__h50925 = 14'h2106;
      8'd162: coeffs_c2__h50925 = 14'h2129;
      8'd163: coeffs_c2__h50925 = 14'h214B;
      8'd164: coeffs_c2__h50925 = 14'h216C;
      8'd165: coeffs_c2__h50925 = 14'h218B;
      8'd166: coeffs_c2__h50925 = 14'h21AC;
      8'd167: coeffs_c2__h50925 = 14'h21CD;
      8'd168: coeffs_c2__h50925 = 14'h21EE;
      8'd169: coeffs_c2__h50925 = 14'h220B;
      8'd170: coeffs_c2__h50925 = 14'h222A;
      8'd171: coeffs_c2__h50925 = 14'h224C;
      8'd172: coeffs_c2__h50925 = 14'h226A;
      8'd173: coeffs_c2__h50925 = 14'h2286;
      8'd174: coeffs_c2__h50925 = 14'h22A6;
      8'd175: coeffs_c2__h50925 = 14'h22C2;
      8'd176: coeffs_c2__h50925 = 14'h22E0;
      8'd177: coeffs_c2__h50925 = 14'h22FC;
      8'd178: coeffs_c2__h50925 = 14'h231A;
      8'd179: coeffs_c2__h50925 = 14'h2334;
      8'd180: coeffs_c2__h50925 = 14'h2353;
      8'd181: coeffs_c2__h50925 = 14'h236D;
      8'd182: coeffs_c2__h50925 = 14'h238A;
      8'd183: coeffs_c2__h50925 = 14'h23A5;
      8'd184: coeffs_c2__h50925 = 14'h23BD;
      8'd185: coeffs_c2__h50925 = 14'h23D6;
      8'd186: coeffs_c2__h50925 = 14'h23F3;
      8'd187: coeffs_c2__h50925 = 14'h240B;
      8'd188: coeffs_c2__h50925 = 14'h2426;
      8'd189: coeffs_c2__h50925 = 14'h243F;
      8'd190: coeffs_c2__h50925 = 14'h2455;
      8'd191: coeffs_c2__h50925 = 14'h246F;
      8'd192: coeffs_c2__h50925 = 14'h2485;
      8'd193: coeffs_c2__h50925 = 14'h249B;
      8'd194: coeffs_c2__h50925 = 14'h24B2;
      8'd195: coeffs_c2__h50925 = 14'h24CC;
      8'd196: coeffs_c2__h50925 = 14'h24DE;
      8'd197: coeffs_c2__h50925 = 14'h24F5;
      8'd198: coeffs_c2__h50925 = 14'h250C;
      8'd199: coeffs_c2__h50925 = 14'h2521;
      8'd200: coeffs_c2__h50925 = 14'h2534;
      8'd201: coeffs_c2__h50925 = 14'h2549;
      8'd202: coeffs_c2__h50925 = 14'h255E;
      8'd203: coeffs_c2__h50925 = 14'h2574;
      8'd204: coeffs_c2__h50925 = 14'h2584;
      8'd205: coeffs_c2__h50925 = 14'h2598;
      8'd206: coeffs_c2__h50925 = 14'h25AD;
      8'd207: coeffs_c2__h50925 = 14'h25BF;
      8'd208: coeffs_c2__h50925 = 14'h25D1;
      8'd209: coeffs_c2__h50925 = 14'h25E4;
      8'd210: coeffs_c2__h50925 = 14'h25F5;
      8'd211: coeffs_c2__h50925 = 14'h2604;
      8'd212: coeffs_c2__h50925 = 14'h2615;
      8'd213: coeffs_c2__h50925 = 14'h2626;
      8'd214: coeffs_c2__h50925 = 14'h2634;
      8'd215: coeffs_c2__h50925 = 14'h2644;
      8'd216: coeffs_c2__h50925 = 14'h2653;
      8'd217: coeffs_c2__h50925 = 14'h2660;
      8'd218: coeffs_c2__h50925 = 14'h266E;
      8'd219: coeffs_c2__h50925 = 14'h267C;
      8'd220: coeffs_c2__h50925 = 14'h268A;
      8'd221: coeffs_c2__h50925 = 14'h269B;
      8'd222: coeffs_c2__h50925 = 14'h26A5;
      8'd223: coeffs_c2__h50925 = 14'h26B1;
      8'd224: coeffs_c2__h50925 = 14'h26BE;
      8'd225: coeffs_c2__h50925 = 14'h26CA;
      8'd226: coeffs_c2__h50925 = 14'h26D5;
      8'd227: coeffs_c2__h50925 = 14'h26DF;
      8'd228: coeffs_c2__h50925 = 14'h26EB;
      8'd229: coeffs_c2__h50925 = 14'h26F7;
      8'd230: coeffs_c2__h50925 = 14'h26FF;
      8'd231: coeffs_c2__h50925 = 14'h270A;
      8'd232: coeffs_c2__h50925 = 14'h2711;
      8'd233: coeffs_c2__h50925 = 14'h2719;
      8'd234: coeffs_c2__h50925 = 14'h2722;
      8'd235: coeffs_c2__h50925 = 14'h272B;
      8'd236: coeffs_c2__h50925 = 14'h2734;
      8'd237: coeffs_c2__h50925 = 14'h273B;
      8'd238: coeffs_c2__h50925 = 14'h2741;
      8'd239: coeffs_c2__h50925 = 14'h2748;
      8'd240: coeffs_c2__h50925 = 14'h274C;
      8'd241: coeffs_c2__h50925 = 14'h2753;
      8'd242: coeffs_c2__h50925 = 14'h2759;
      8'd243: coeffs_c2__h50925 = 14'h275E;
      8'd244: coeffs_c2__h50925 = 14'h2760;
      8'd245: coeffs_c2__h50925 = 14'h2767;
      8'd246: coeffs_c2__h50925 = 14'h276A;
      8'd247: coeffs_c2__h50925 = 14'h276C;
      8'd248: coeffs_c2__h50925 = 14'h2771;
      8'd249: coeffs_c2__h50925 = 14'h2773;
      8'd250: coeffs_c2__h50925 = 14'h2776;
      8'd251: coeffs_c2__h50925 = 14'h2775;
      8'd252: coeffs_c2__h50925 = 14'h2778;
      8'd253, 8'd255: coeffs_c2__h50925 = 14'h277A;
      8'd254: coeffs_c2__h50925 = 14'h2779;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  coeffs_c2__h50925 or
	  coeffs_c2__h51327 or
	  coeffs_c2__h59767 or coeffs_c2__h61614 or coeffs_c2__h52113)
  begin
    case (stage5_fifo$D_OUT[41:39])
      3'd0, 3'd1: x__h63846 = coeffs_c2__h50925;
      3'd2: x__h63846 = coeffs_c2__h51327;
      3'd3, 3'd4: x__h63846 = coeffs_c2__h59767;
      3'd5: x__h63846 = coeffs_c2__h61614;
      3'd6: x__h63846 = coeffs_c2__h52113;
      3'd7: x__h63846 = 14'h0;
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  y_avValue_snd_snd_snd__h62778 or
	  y_avValue_snd_snd_snd__h62780 or
	  y_avValue_snd_snd_snd__h62784 or y_avValue_snd_snd_snd__h62786)
  begin
    case (stage5_fifo$D_OUT[41:39])
      3'd0, 3'd1:
	  y_avValue_snd_snd_snd__h62771 = y_avValue_snd_snd_snd__h62778;
      3'd2: y_avValue_snd_snd_snd__h62771 = y_avValue_snd_snd_snd__h62780;
      3'd3, 3'd4, 3'd6:
	  y_avValue_snd_snd_snd__h62771 = y_avValue_snd_snd_snd__h62784;
      3'd5: y_avValue_snd_snd_snd__h62771 = y_avValue_snd_snd_snd__h62786;
      3'd7: y_avValue_snd_snd_snd__h62771 = 64'd0;
    endcase
  end
  always@(stage7_fifo$D_OUT or
	  result___1__h66095 or
	  v__h65313 or result___1__h77118 or v__h65683 or result___1__h76757)
  begin
    case (stage7_fifo$D_OUT[50:48])
      3'd0, 3'd1: y_avValue_snd_fst__h66071 = result___1__h66095;
      3'd2: y_avValue_snd_fst__h66071 = v__h65313;
      3'd3, 3'd4: y_avValue_snd_fst__h66071 = result___1__h77118;
      3'd5: y_avValue_snd_fst__h66071 = v__h65683;
      3'd6: y_avValue_snd_fst__h66071 = result___1__h76757;
      3'd7: y_avValue_snd_fst__h66071 = 32'd0;
    endcase
  end
  always@(stage7_fifo$D_OUT or aux_data___1__h77119)
  begin
    case (stage7_fifo$D_OUT[50:48])
      3'd0, 3'd1, 3'd2, 3'd6: y_avValue_fst__h66032 = stage7_fifo$D_OUT[35:2];
      3'd3, 3'd4: y_avValue_fst__h66032 = aux_data___1__h77119;
      default: y_avValue_fst__h66032 = stage7_fifo$D_OUT[35:2];
    endcase
  end
  always@(stage8_fifo$D_OUT or final_result__h98689 or final_result__h99502)
  begin
    case (stage8_fifo$D_OUT[41:39])
      3'd0, 3'd1: v__h98656 = final_result__h98689;
      3'd3: v__h98656 = final_result__h99502;
      default: v__h98656 = stage8_fifo$D_OUT[73:42];
    endcase
  end
  always@(stage1_fifo$D_OUT or
	  stage1_fifo_first_BITS_33_TO_26_2_ULT_0b1110011___d14)
  begin
    case (stage1_fifo$D_OUT[34:3])
      32'd0: CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q20 = 3'd3;
      32'h80000000:
	  CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q20 = 3'd4;
      default: CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q20 =
		   (stage1_fifo$D_OUT[33:26] == 8'b11111111) ?
		     3'd5 :
		     (stage1_fifo_first_BITS_33_TO_26_2_ULT_0b1110011___d14 ?
			3'd7 :
			3'd0);
    endcase
  end
  always@(stage1_fifo$D_OUT)
  begin
    case (stage1_fifo$D_OUT[34:3])
      32'd0: CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q21 = 3'd3;
      32'h80000000:
	  CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q21 = 3'd4;
      default: CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q21 =
		   (stage1_fifo$D_OUT[34] ||
		    stage1_fifo$D_OUT[33:26] == 8'b11111111 &&
		    stage1_fifo$D_OUT[25:3] != 23'b0) ?
		     3'd5 :
		     ((stage1_fifo$D_OUT[34:3] == 32'h7F800000) ?
			3'd1 :
			3'd0);
    endcase
  end
  always@(stage1_fifo$D_OUT)
  begin
    case (stage1_fifo$D_OUT[34:3])
      32'd0: CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_1_0x7F80_ETC__q22 = 3'd1;
      32'h7F800000:
	  CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_1_0x7F80_ETC__q22 = 3'd3;
      32'h80000000:
	  CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_1_0x7F80_ETC__q22 = 3'd2;
      32'hFF800000:
	  CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_1_0x7F80_ETC__q22 = 3'd4;
      default: CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_1_0x7F80_ETC__q22 = 3'd0;
    endcase
  end
  always@(stage1_fifo$D_OUT or
	  CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q20 or
	  stage1_fifo_first_BITS_33_TO_26_2_ULT_0b1110011___d14 or
	  IF_stage1_fifo_first_BITS_33_TO_3_0_EQ_0_1_THE_ETC___d49 or
	  CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q21 or
	  CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_1_0x7F80_ETC__q22)
  begin
    case (stage1_fifo$D_OUT[2:0])
      3'd0:
	  IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68 =
	      CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q20;
      3'd1:
	  IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68 =
	      (stage1_fifo$D_OUT[33:3] == 31'd0) ?
		3'd6 :
		((stage1_fifo$D_OUT[33:26] == 8'b11111111) ?
		   3'd5 :
		   (stage1_fifo_first_BITS_33_TO_26_2_ULT_0b1110011___d14 ?
		      3'd6 :
		      3'd0));
      3'd2:
	  IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68 =
	      (stage1_fifo$D_OUT[33:26] < 8'd103) ?
		3'd6 :
		((stage1_fifo$D_OUT[33:26] == 8'b11111111 &&
		  stage1_fifo$D_OUT[25:3] != 23'b0) ?
		   3'd5 :
		   ((stage1_fifo$D_OUT[34:3] >= 32'h42B17218 &&
		     !stage1_fifo$D_OUT[34]) ?
		      3'd1 :
		      ((stage1_fifo$D_OUT[34:3] <= 32'hC2CE8ED0) ?
			 3'd0 :
			 3'd3)));
      3'd3, 3'd4:
	  IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68 =
	      IF_stage1_fifo_first_BITS_33_TO_3_0_EQ_0_1_THE_ETC___d49;
      3'd5:
	  IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68 =
	      CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_3_0x8000_ETC__q21;
      3'd6:
	  IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68 =
	      (stage1_fifo$D_OUT[33:26] == 8'b11111111 &&
	       stage1_fifo$D_OUT[25:3] != 23'b0) ?
		3'd5 :
		CASE_stage1_fifoD_OUT_BITS_34_TO_3_0_1_0x7F80_ETC__q22;
      3'd7: IF_stage1_fifo_first_BITS_2_TO_0_EQ_0_THEN_IF__ETC___d68 = 3'd0;
    endcase
  end
  always@(stage3_fifo$D_OUT or
	  IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_1_ETC___d652 or
	  IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_0_ETC___d676)
  begin
    case (stage3_fifo$D_OUT[39:37])
      3'd0:
	  CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_IF_stag_ETC__q23 =
	      IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_1_ETC___d652;
      3'd1:
	  CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_IF_stag_ETC__q23 =
	      IF_stage3_fifo_first__44_BITS_80_TO_72_49_EQ_0_ETC___d676;
      default: CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_IF_stag_ETC__q23 =
		   stage3_fifo$D_OUT[0];
    endcase
  end
  always@(stage2_fifo$D_OUT or
	  _1_CONCAT_stage2_fifo_first__3_BITS_29_TO_7_0_1_ETC___d221 or
	  _0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239 or
	  IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC___d295 or
	  IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q25 or
	  IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q26 or
	  IF_stage2_fifo_first__3_BIT_29_47_THEN_0_ELSE__ETC___d292)
  begin
    case (stage2_fifo$D_OUT[5:3])
      3'd0, 3'd1:
	  IF_stage2_fifo_first__3_BITS_5_TO_3_6_EQ_0_7_O_ETC___d310 =
	      { 7'd0,
		_1_CONCAT_stage2_fifo_first__3_BITS_29_TO_7_0_1_ETC___d221[80:79] };
      3'd2:
	  IF_stage2_fifo_first__3_BITS_5_TO_3_6_EQ_0_7_O_ETC___d310 =
	      stage2_fifo$D_OUT[6] ?
		-_0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239[74:66] :
		_0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239[74:66];
      3'd3, 3'd4:
	  IF_stage2_fifo_first__3_BITS_5_TO_3_6_EQ_0_7_O_ETC___d310 =
	      IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC___d295;
      3'd5:
	  IF_stage2_fifo_first__3_BITS_5_TO_3_6_EQ_0_7_O_ETC___d310 =
	      IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC___d295[0] ?
		{ IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q25[7],
		  IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q25 } :
		{ IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q26[7],
		  IF_stage2_fifo_first__3_BITS_37_TO_30_3_EQ_0_4_ETC__q26 };
      3'd6:
	  IF_stage2_fifo_first__3_BITS_5_TO_3_6_EQ_0_7_O_ETC___d310 =
	      (stage2_fifo$D_OUT[37:30] == 8'd0) ?
		9'd127 +
		{ 4'd0,
		  IF_stage2_fifo_first__3_BIT_29_47_THEN_0_ELSE__ETC___d292 } :
		9'd127 - { 1'd0, stage2_fifo$D_OUT[37:30] };
      3'd7: IF_stage2_fifo_first__3_BITS_5_TO_3_6_EQ_0_7_O_ETC___d310 = 9'd0;
    endcase
  end
  always@(stage7_fifo$D_OUT or
	  IF_stage7_fifo_first__995_BITS_114_TO_113_485__ETC___d4487 or
	  stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4185)
  begin
    case (stage7_fifo$D_OUT[50:48])
      3'd0, 3'd1:
	  CASE_stage7_fifoD_OUT_BITS_50_TO_48_0_IF_stag_ETC__q27 =
	      IF_stage7_fifo_first__995_BITS_114_TO_113_485__ETC___d4487;
      3'd2:
	  CASE_stage7_fifoD_OUT_BITS_50_TO_48_0_IF_stag_ETC__q27 =
	      stage7_fifo$D_OUT[38:36];
      3'd6:
	  CASE_stage7_fifoD_OUT_BITS_50_TO_48_0_IF_stag_ETC__q27 =
	      stage7_fifo_first__995_BITS_47_TO_39_153_MINUS_ETC___d4185 ?
		stage7_fifo$D_OUT[38:36] :
		(stage7_fifo$D_OUT[0] ? 3'd2 : 3'd1);
      default: CASE_stage7_fifoD_OUT_BITS_50_TO_48_0_IF_stag_ETC__q27 =
		   stage7_fifo$D_OUT[38:36];
    endcase
  end
  always@(stage2_fifo$D_OUT or
	  _0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239)
  begin
    case (stage2_fifo$D_OUT[5:3])
      3'd0, 3'd1:
	  CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_stage2_fi_ETC__q28 =
	      stage2_fifo$D_OUT[2:0];
      3'd2:
	  CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_stage2_fi_ETC__q28 =
	      _0_CONCAT_IF_0_CONCAT_stage2_fifo_first__3_BITS_ETC___d239[74] ?
		3'd1 :
		stage2_fifo$D_OUT[2:0];
      default: CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_stage2_fi_ETC__q28 =
		   stage2_fifo$D_OUT[2:0];
    endcase
  end
  always@(stage2_fifo$D_OUT or
	  _1_CONCAT_stage2_fifo_first__3_BITS_29_TO_7_0_1_ETC___d221)
  begin
    case (stage2_fifo$D_OUT[5:3])
      3'd0, 3'd1:
	  CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_1_CONCAT__ETC__q29 =
	      { _1_CONCAT_stage2_fifo_first__3_BITS_29_TO_7_0_1_ETC___d221[46:15],
		stage2_fifo$D_OUT[6] && stage2_fifo$D_OUT[5:3] == 3'd0 };
      default: CASE_stage2_fifoD_OUT_BITS_5_TO_3_0_1_CONCAT__ETC__q29 =
		   stage2_fifo$D_OUT[38:6];
    endcase
  end
  always@(stage3_fifo$D_OUT or
	  IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d490 or
	  IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d624)
  begin
    case (stage3_fifo$D_OUT[39:37])
      3'd0:
	  CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_0_CONCA_ETC__q30 =
	      { 2'd0,
		IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d490 };
      3'd1:
	  CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_0_CONCA_ETC__q30 =
	      { 2'd0,
		IF_IF_stage3_fifo_first__44_BITS_80_TO_72_49_E_ETC___d624 };
      3'd2:
	  CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_0_CONCA_ETC__q30 =
	      stage3_fifo$D_OUT[0] ?
		stage3_fifo$D_OUT[80:72] - 9'd1 :
		stage3_fifo$D_OUT[80:72];
      default: CASE_stage3_fifoD_OUT_BITS_39_TO_37_0_0_CONCA_ETC__q30 =
		   stage3_fifo$D_OUT[80:72];
    endcase
  end
  always@(stage4_fifo$D_OUT or
	  stage4_fifo_first__12_BITS_82_TO_74_13_SLE_11___d720)
  begin
    case (stage4_fifo$D_OUT[41:39])
      3'd0, 3'd1:
	  CASE_stage4_fifoD_OUT_BITS_41_TO_39_0_NOT_sta_ETC__q31 =
	      !stage4_fifo_first__12_BITS_82_TO_74_13_SLE_11___d720 ||
	      stage4_fifo$D_OUT[1];
      default: CASE_stage4_fifoD_OUT_BITS_41_TO_39_0_NOT_sta_ETC__q31 =
		   stage4_fifo$D_OUT[1];
    endcase
  end
  always@(stage5_fifo$D_OUT or
	  IF_stage5_fifo_first__02_BITS_81_TO_74_09_EQ_0_ETC___d3947)
  begin
    case (stage5_fifo$D_OUT[41:39])
      3'd0, 3'd1:
	  CASE_stage5_fifoD_OUT_BITS_41_TO_39_0_IF_stag_ETC__q32 =
	      IF_stage5_fifo_first__02_BITS_81_TO_74_09_EQ_0_ETC___d3947;
      default: CASE_stage5_fifoD_OUT_BITS_41_TO_39_0_IF_stag_ETC__q32 =
		   stage5_fifo$D_OUT[90:82];
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        two_over_pi_reg <= `BSV_ASSIGNMENT_DELAY
	    200'h7F8209C23C99A946DB03BB2CAF8BEAE43F94A8227276C19F45;
      end
    else
      begin
        if (two_over_pi_reg$EN)
	  two_over_pi_reg <= `BSV_ASSIGNMENT_DELAY two_over_pi_reg$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    two_over_pi_reg = 200'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkTranscendentalUnit

