# Dadda Multiplier - Verilog HDL Project

## âš¡ Description
This project implements a high-speed **Dadda Multiplier** using Verilog HDL. It is optimized for area and delay using Daddaâ€™s reduction technique.

## ğŸ“‚ File Structure
- `/src/dadda_multiplier.v` â†’ RTL Code
- `/tb/dadda_tb.v` â†’ Testbench
- `/waveform/simulation_waveform.png` â†’ Simulation output (e.g., from ModelSim)

## ğŸ”§ Tools Used
- ModelSim / Vivado / Cadence NC-Sim (your tool name)
- Verilog HDL

## ğŸ“ˆ Output
![Waveform](waves.shm/CMOS-implementation-of-a-NAND-gate.png)

## ğŸ‘¨â€ğŸ’» Developer
**Rohith Kumar**  
B.Tech â€“ ECE  
Bonam Venkata Chalamayya Engineering College  
