Time resolution is 1 ps
Starting FIFO testbench...
Time=0 | clk=0 reset=1 w_enb=0 r_enb=0 din=0000 dout=0000 full=0 empty=1
Time=5000 | clk=1 reset=1 w_enb=0 r_enb=0 din=0000 dout=0000 full=0 empty=1
Time=10000 | clk=0 reset=1 w_enb=0 r_enb=0 din=0000 dout=0000 full=0 empty=1
Time=15000 | clk=1 reset=0 w_enb=0 r_enb=0 din=0000 dout=0000 full=0 empty=1
Time=20000 | clk=0 reset=0 w_enb=0 r_enb=0 din=0000 dout=0000 full=0 empty=1

--- Write Test ---
Time=25000 | clk=1 reset=0 w_enb=1 r_enb=0 din=3524 dout=0000 full=0 empty=0
Time=30000 | clk=0 reset=0 w_enb=1 r_enb=0 din=3524 dout=0000 full=0 empty=0
Time=35000 | clk=1 reset=0 w_enb=1 r_enb=0 din=5e81 dout=0000 full=0 empty=0
Time=40000 | clk=0 reset=0 w_enb=1 r_enb=0 din=5e81 dout=0000 full=0 empty=0
Time=45000 | clk=1 reset=0 w_enb=1 r_enb=0 din=d609 dout=0000 full=0 empty=0
Time=50000 | clk=0 reset=0 w_enb=1 r_enb=0 din=d609 dout=0000 full=0 empty=0
Time=55000 | clk=1 reset=0 w_enb=1 r_enb=0 din=5663 dout=0000 full=0 empty=0
Time=60000 | clk=0 reset=0 w_enb=1 r_enb=0 din=5663 dout=0000 full=0 empty=0
Time=65000 | clk=1 reset=0 w_enb=1 r_enb=0 din=7b0d dout=0000 full=0 empty=0
Time=70000 | clk=0 reset=0 w_enb=1 r_enb=0 din=7b0d dout=0000 full=0 empty=0
Time=75000 | clk=1 reset=0 w_enb=1 r_enb=0 din=998d dout=0000 full=0 empty=0
Time=80000 | clk=0 reset=0 w_enb=1 r_enb=0 din=998d dout=0000 full=0 empty=0
Time=85000 | clk=1 reset=0 w_enb=1 r_enb=0 din=8465 dout=0000 full=0 empty=0
Time=90000 | clk=0 reset=0 w_enb=1 r_enb=0 din=8465 dout=0000 full=0 empty=0
Time=95000 | clk=1 reset=0 w_enb=1 r_enb=0 din=5212 dout=0000 full=1 empty=0
Time=100000 | clk=0 reset=0 w_enb=1 r_enb=0 din=5212 dout=0000 full=1 empty=0

--- Overflow Test ---
Time=105000 | clk=1 reset=0 w_enb=0 r_enb=0 din=5212 dout=0000 full=1 empty=0
Time=110000 | clk=0 reset=0 w_enb=0 r_enb=0 din=5212 dout=0000 full=1 empty=0
Time=115000 | clk=1 reset=0 w_enb=1 r_enb=0 din=e301 dout=0000 full=1 empty=0
Time=120000 | clk=0 reset=0 w_enb=1 r_enb=0 din=e301 dout=0000 full=1 empty=0

--- Read Test ---
Time=125000 | clk=1 reset=0 w_enb=0 r_enb=0 din=cd0d dout=0000 full=1 empty=0
Time=130000 | clk=0 reset=0 w_enb=0 r_enb=0 din=cd0d dout=0000 full=1 empty=0
Time=135000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=3524 full=0 empty=0
Time=140000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=3524 full=0 empty=0
Time=145000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=5e81 full=0 empty=0
Time=150000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=5e81 full=0 empty=0
Time=155000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=d609 full=0 empty=0
Time=160000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=d609 full=0 empty=0
Time=165000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=5663 full=0 empty=0
Time=170000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=5663 full=0 empty=0
Time=175000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=7b0d full=0 empty=0
Time=180000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=7b0d full=0 empty=0
Time=185000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=998d full=0 empty=0
Time=190000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=998d full=0 empty=0
Time=195000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=8465 full=0 empty=0
Time=200000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=8465 full=0 empty=0
Time=205000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=5212 full=0 empty=1
Time=210000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=5212 full=0 empty=1

--- Underflow Test ---
Time=215000 | clk=1 reset=0 w_enb=0 r_enb=0 din=cd0d dout=5212 full=0 empty=1
Time=220000 | clk=0 reset=0 w_enb=0 r_enb=0 din=cd0d dout=5212 full=0 empty=1
Time=225000 | clk=1 reset=0 w_enb=0 r_enb=1 din=cd0d dout=5212 full=0 empty=1
Time=230000 | clk=0 reset=0 w_enb=0 r_enb=1 din=cd0d dout=5212 full=0 empty=1

--- Simultaneous Read/Write Test ---
Time=235000 | clk=1 reset=0 w_enb=0 r_enb=0 din=cd0d dout=5212 full=0 empty=1
Time=240000 | clk=0 reset=0 w_enb=0 r_enb=0 din=cd0d dout=5212 full=0 empty=1
Time=245000 | clk=1 reset=0 w_enb=1 r_enb=1 din=f176 dout=5212 full=0 empty=0
Time=250000 | clk=0 reset=0 w_enb=1 r_enb=1 din=f176 dout=5212 full=0 empty=0
Time=255000 | clk=1 reset=0 w_enb=1 r_enb=1 din=cd3d dout=f176 full=0 empty=0
Time=260000 | clk=0 reset=0 w_enb=1 r_enb=1 din=cd3d dout=f176 full=0 empty=0
Time=265000 | clk=1 reset=0 w_enb=1 r_enb=1 din=57ed dout=cd3d full=0 empty=0
Time=270000 | clk=0 reset=0 w_enb=1 r_enb=1 din=57ed dout=cd3d full=0 empty=0

--- Alternating Read/Write Test ---
Time=275000 | clk=1 reset=0 w_enb=0 r_enb=0 din=f78c dout=cd3d full=0 empty=0
Time=280000 | clk=0 reset=0 w_enb=0 r_enb=0 din=f78c dout=cd3d full=0 empty=0
Time=285000 | clk=1 reset=0 w_enb=1 r_enb=0 din=e9f9 dout=cd3d full=0 empty=0
Time=290000 | clk=0 reset=0 w_enb=1 r_enb=0 din=e9f9 dout=cd3d full=0 empty=0
Time=295000 | clk=1 reset=0 w_enb=0 r_enb=1 din=e9f9 dout=57ed full=0 empty=0
Time=300000 | clk=0 reset=0 w_enb=0 r_enb=1 din=e9f9 dout=57ed full=0 empty=0
Time=305000 | clk=1 reset=0 w_enb=1 r_enb=0 din=24c6 dout=57ed full=0 empty=0
Time=310000 | clk=0 reset=0 w_enb=1 r_enb=0 din=24c6 dout=57ed full=0 empty=0
Time=315000 | clk=1 reset=0 w_enb=0 r_enb=1 din=24c6 dout=e9f9 full=0 empty=0
Time=320000 | clk=0 reset=0 w_enb=0 r_enb=1 din=24c6 dout=e9f9 full=0 empty=0
Time=325000 | clk=1 reset=0 w_enb=1 r_enb=0 din=84c5 dout=e9f9 full=0 empty=0
Time=330000 | clk=0 reset=0 w_enb=1 r_enb=0 din=84c5 dout=e9f9 full=0 empty=0
Time=335000 | clk=1 reset=0 w_enb=0 r_enb=1 din=84c5 dout=24c6 full=0 empty=0
Time=340000 | clk=0 reset=0 w_enb=0 r_enb=1 din=84c5 dout=24c6 full=0 empty=0
Time=345000 | clk=1 reset=0 w_enb=1 r_enb=0 din=d2aa dout=24c6 full=0 empty=0
Time=350000 | clk=0 reset=0 w_enb=1 r_enb=0 din=d2aa dout=24c6 full=0 empty=0
Time=355000 | clk=1 reset=0 w_enb=0 r_enb=1 din=d2aa dout=84c5 full=0 empty=0
Time=360000 | clk=0 reset=0 w_enb=0 r_enb=1 din=d2aa dout=84c5 full=0 empty=0
Time=365000 | clk=1 reset=0 w_enb=1 r_enb=0 din=f7e5 dout=84c5 full=0 empty=0
Time=370000 | clk=0 reset=0 w_enb=1 r_enb=0 din=f7e5 dout=84c5 full=0 empty=0
Time=375000 | clk=1 reset=0 w_enb=0 r_enb=1 din=f7e5 dout=d2aa full=0 empty=0
Time=380000 | clk=0 reset=0 w_enb=0 r_enb=1 din=f7e5 dout=d2aa full=0 empty=0
Time=385000 | clk=1 reset=0 w_enb=1 r_enb=0 din=7277 dout=d2aa full=0 empty=0
Time=390000 | clk=0 reset=0 w_enb=1 r_enb=0 din=7277 dout=d2aa full=0 empty=0
Time=395000 | clk=1 reset=0 w_enb=0 r_enb=1 din=7277 dout=f7e5 full=0 empty=0
Time=400000 | clk=0 reset=0 w_enb=0 r_enb=1 din=7277 dout=f7e5 full=0 empty=0
Time=405000 | clk=1 reset=0 w_enb=1 r_enb=0 din=d612 dout=f7e5 full=0 empty=0
Time=410000 | clk=0 reset=0 w_enb=1 r_enb=0 din=d612 dout=f7e5 full=0 empty=0
Time=415000 | clk=1 reset=0 w_enb=0 r_enb=1 din=d612 dout=7277 full=0 empty=0
Time=420000 | clk=0 reset=0 w_enb=0 r_enb=1 din=d612 dout=7277 full=0 empty=0
Time=425000 | clk=1 reset=0 w_enb=1 r_enb=0 din=db8f dout=7277 full=0 empty=0
Time=430000 | clk=0 reset=0 w_enb=1 r_enb=0 din=db8f dout=7277 full=0 empty=0

Testbench completed.
Time=435000 | clk=1 reset=0 w_enb=0 r_enb=1 din=db8f dout=d612 full=0 empty=0
Time=440000 | clk=0 reset=0 w_enb=0 r_enb=1 din=db8f dout=d612 full=0 empty=0
Time=445000 | clk=1 reset=0 w_enb=0 r_enb=1 din=db8f dout=db8f full=0 empty=1
Time=450000 | clk=0 reset=0 w_enb=0 r_enb=1 din=db8f dout=db8f full=0 empty=1
Time=455000 | clk=1 reset=0 w_enb=0 r_enb=1 din=db8f dout=db8f full=0 empty=1
Time=460000 | clk=0 reset=0 w_enb=0 r_enb=1 din=db8f dout=db8f full=0 empty=1
Time=465000 | clk=1 reset=0 w_enb=0 r_enb=1 din=db8f dout=db8f full=0 empty=1
Time=470000 | clk=0 reset=0 w_enb=0 r_enb=1 din=db8f dout=db8f full=0 empty=1
Time=475000 | clk=1 reset=0 w_enb=0 r_enb=1 din=db8f dout=db8f full=0 empty=1
Time=480000 | clk=0 reset=0 w_enb=0 r_enb=1 din=db8f dout=db8f full=0 empty=1
$finish called at time : 485 ns : File "C:/Users/Kranthi Uppada/FIFO/FIFO.srcs/sim_1/new/sync_fifo_tb.v" Line 115
