("NAND2:/\tNAND2 cad3 schematic" (("open" (nil hierarchy "/{cad3 NAND2 schematic }:a"))) (((-2.53125 -1.63125) (1.95625 1.8625)) "a" "Schematics" 89))("loaded_nand:/\tloaded_nand cad3 schematic" (("open" (nil hierarchy "/{cad3 loaded_nand schematic }:a"))) (((-1.5375 -1.16875) (2.675 1.9375)) "a" "analogArtist-Schematic" 87))("loaded_nand:/\tloaded_nand cad3 layout" (("open" (nil hierarchy "/{cad3 loaded_nand layout }:a"))) (((-0.286 -1.165) (5.404 2.997)) "a" "Layout" 84))("NAND2_balanced_tb:/\tNAND2_balanced_tb cad3 schematic" (("open" (nil hierarchy "/{cad3 NAND2_balanced_tb schematic }:a"))) (((-2.3125 -2.1) (2.10625 1.34375)) "a" "Schematics" 78))("NAND2_balanced:/\tNAND2_balanced cad3 schematic" (("open" (nil hierarchy "/{cad3 NAND2_balanced schematic }:a"))) (((-2.53125 -1.63125) (1.95625 1.8625)) "a" "Schematics" 75))("NAND2:/\tNAND2 cad3 layout" (("open" (nil hierarchy "/{cad3 NAND2 layout }:a"))) (((-0.095 0.048) (0.521 0.498)) "a" "Layout" 53))("INVD1:/\tINVD1 cad2 layout" (("open" (nil hierarchy "/{cad2 INVD1 layout }:a"))) (((-0.039 -0.345) (1.427 0.727)) "a" "Layout" 40))("INVD1:/\tINVD1 cad2 symbol" (("open" (nil hierarchy "/{cad2 INVD1 symbol }:a"))) (((-0.4875 -1.075) (1.7875 0.7)) "a" "Symbol" 30))("loaded_inverter:/\tloaded_inverter cad2 schematic" (("open" (nil hierarchy "/{cad2 loaded_inverter schematic }:a"))) (((-2.58125 -1.975) (2.58125 2.04375)) "a" "Schematics" 31))("INVD1:/\tINVD1 cad2 schematic" (("open" (nil hierarchy "/{cad2 INVD1 schematic }:a"))) (((-1.38125 -0.9375) (1.19375 1.06875)) "a" "Schematics" 26))