/home/luca/languages/rust/stm32g4/target/debug/deps/vcell-91ceadf5f1ee75ac.rmeta: /home/luca/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.3/src/lib.rs

/home/luca/languages/rust/stm32g4/target/debug/deps/libvcell-91ceadf5f1ee75ac.rlib: /home/luca/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.3/src/lib.rs

/home/luca/languages/rust/stm32g4/target/debug/deps/vcell-91ceadf5f1ee75ac.d: /home/luca/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.3/src/lib.rs

/home/luca/.cargo/registry/src/github.com-1ecc6299db9ec823/vcell-0.1.3/src/lib.rs:
