/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 232 144)
	(text "Block2a" (rect 5 0 52 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Stwo[1..0]" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "Stwo[1..0]" (rect 21 27 81 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Sone[1..0]" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "Sone[1..0]" (rect 21 43 81 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 59 44 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "V[3..0]" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "V[3..0]" (rect 21 75 59 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "IN[3..0]" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "IN[3..0]" (rect 21 91 64 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 216 32)
		(output)
		(text "ORA[3..0]" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "ORA[3..0]" (rect 139 27 195 46)(font "Intel Clear" (font_size 8)))
		(line (pt 216 32)(pt 200 32)(line_width 3))
	)
	(port
		(pt 216 48)
		(output)
		(text "Opernadone[3..0]" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "Opernadone[3..0]" (rect 92 43 195 62)(font "Intel Clear" (font_size 8)))
		(line (pt 216 48)(pt 200 48)(line_width 3))
	)
	(port
		(pt 216 64)
		(output)
		(text "ORB[3..0]" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "ORB[3..0]" (rect 139 59 195 78)(font "Intel Clear" (font_size 8)))
		(line (pt 216 64)(pt 200 64)(line_width 3))
	)
	(port
		(pt 216 80)
		(output)
		(text "Operandtwo[3..0]" (rect 0 0 103 19)(font "Intel Clear" (font_size 8)))
		(text "Operandtwo[3..0]" (rect 92 75 195 94)(font "Intel Clear" (font_size 8)))
		(line (pt 216 80)(pt 200 80)(line_width 3))
	)
	(port
		(pt 216 96)
		(output)
		(text "ORC[3..0]" (rect 0 0 56 19)(font "Intel Clear" (font_size 8)))
		(text "ORC[3..0]" (rect 139 91 195 110)(font "Intel Clear" (font_size 8)))
		(line (pt 216 96)(pt 200 96)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 200 112))
	)
)
