# Deriving-FSM-from-the-verilog-design