// Seed: 1383319850
`define pp_3 0
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input reg   id_0,
    input logic id_1,
    input logic id_2
);
  initial begin
    id_3 <= id_0;
    id_3 = 1;
  end
endmodule
