[INF:CM0023] Creating log file ../../../../build/regression/YosysOldI2c/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CP0300] Compilation...

[INF:CP0303] rtl/i2c_master_bit_ctrl.v:129: Compile module "work@i2c_master_bit_ctrl".

[INF:CP0303] rtl/i2c_master_byte_ctrl.v:75: Compile module "work@i2c_master_byte_ctrl".

[INF:CP0303] rtl/i2c_master_top.v:79: Compile module "work@i2c_master_top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] rtl/i2c_master_bit_ctrl.v:132:9: Implicit port type (wire) for "scl_o",
there are 1 more instances of this message.

[NTE:CP0309] rtl/i2c_master_byte_ctrl.v:77:20: Implicit port type (wire) for "dout",
there are 6 more instances of this message.

[NTE:CP0309] rtl/i2c_master_top.v:82:13: Implicit port type (wire) for "scl_pad_o",
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] rtl/i2c_master_top.v:79: Top level module "work@i2c_master_top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysOldI2c/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 8


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_bit_ctrl.v  | ${SURELOG_DIR}/build/regression/YosysOldI2c/roundtrip/i2c_master_bit_ctrl_000.v  | 218 | 535 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_byte_ctrl.v | ${SURELOG_DIR}/build/regression/YosysOldI2c/roundtrip/i2c_master_byte_ctrl_000.v | 138 | 344 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/i2c/rtl/i2c_master_top.v       | ${SURELOG_DIR}/build/regression/YosysOldI2c/roundtrip/i2c_master_top_000.v       | 127 | 301 | 

