 
****************************************
Report : qor
Design : dig_tx_system
Version: O-2018.06-SP1
Date   : Wed May 14 22:01:56 2025
****************************************


  Timing Path Group 'INOUT'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.08
  Critical Path Slack:           0.98
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INREG'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.13
  Critical Path Slack:           1.13
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.46
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'spi_gated_clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.63
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'sys_clock'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.10
  Critical Path Slack:          -0.02
  Critical Path Clk Period:      1.42
  Total Negative Slack:         -0.39
  No. of Violating Paths:       47.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'sys_gated_clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          1.10
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.42
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         24
  Hierarchical Port Count:        459
  Leaf Cell Count:               1445
  Buf/Inv Cell Count:             198
  Buf Cell Count:                  13
  Inv Cell Count:                 185
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:      1067
  Sequential Cell Count:          378
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2614.125221
  Noncombinational Area:  2640.047924
  Buf/Inv Area:            305.481090
  Total Buffer Area:            37.11
  Total Inverter Area:         268.38
  Macro/Black Box Area:      0.000000
  Net Area:                984.150641
  -----------------------------------
  Cell Area:              5254.173145
  Design Area:            6238.323785


  Design Rules
  -----------------------------------
  Total Number of Nets:          1559
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.14
  Logic Optimization:                  0.08
  Mapping Optimization:                2.63
  -----------------------------------------
  Overall Compile Time:               15.18
  Overall Compile Wall Clock Time:    16.94

  --------------------------------------------------------------------

  Design  WNS: 0.02  TNS: 0.39  Number of Violating Paths: 47


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
