// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _exp_generic_double_s_HH_
#define _exp_generic_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_mul_72bTr.h"
#include "Bert_layer_mul_36bUr.h"
#include "Bert_layer_mul_44bVr.h"
#include "Bert_layer_mul_50bOq.h"
#include "Bert_layer_mac_mubPq.h"
#include "pow_generic_doublbxn.h"
#include "pow_generic_doublbyn.h"
#include "pow_generic_doublbzo.h"

namespace ap_rtl {

struct exp_generic_double_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > x;
    sc_out< sc_lv<64> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    exp_generic_double_s(sc_module_name name);
    SC_HAS_PROCESS(exp_generic_double_s);

    ~exp_generic_double_s();

    sc_trace_file* mVcdFile;

    pow_generic_doublbxn* table_exp_Z1_array_s_U;
    pow_generic_doublbyn* table_f_Z3_array_V_U;
    pow_generic_doublbzo* table_f_Z2_array_V_U;
    Bert_layer_mul_72bTr<1,5,72,13,84>* Bert_layer_mul_72bTr_U8876;
    Bert_layer_mul_36bUr<1,2,36,43,79>* Bert_layer_mul_36bUr_U8877;
    Bert_layer_mul_44bVr<1,2,44,49,93>* Bert_layer_mul_44bVr_U8878;
    Bert_layer_mul_50bOq<1,2,50,50,100>* Bert_layer_mul_50bOq_U8879;
    Bert_layer_mac_mubPq<1,1,16,16,19,31>* Bert_layer_mac_mubPq_U8880;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > table_exp_Z1_array_s_address0;
    sc_signal< sc_logic > table_exp_Z1_array_s_ce0;
    sc_signal< sc_lv<58> > table_exp_Z1_array_s_q0;
    sc_signal< sc_lv<8> > table_f_Z3_array_V_address0;
    sc_signal< sc_logic > table_f_Z3_array_V_ce0;
    sc_signal< sc_lv<26> > table_f_Z3_array_V_q0;
    sc_signal< sc_lv<8> > table_f_Z3_array_V_address1;
    sc_signal< sc_logic > table_f_Z3_array_V_ce1;
    sc_signal< sc_lv<26> > table_f_Z3_array_V_q1;
    sc_signal< sc_lv<8> > table_f_Z2_array_V_address0;
    sc_signal< sc_logic > table_f_Z2_array_V_ce0;
    sc_signal< sc_lv<42> > table_f_Z2_array_V_q0;
    sc_signal< sc_lv<1> > p_Result_64_fu_267_p3;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter12_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter13_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter14_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter15_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter16_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter17_reg;
    sc_signal< sc_lv<1> > p_Result_64_reg_1128_pp0_iter18_reg;
    sc_signal< sc_lv<11> > tmp_V_reg_1133;
    sc_signal< sc_lv<1> > icmp_ln837_fu_289_p2;
    sc_signal< sc_lv<1> > icmp_ln837_reg_1140;
    sc_signal< sc_lv<1> > icmp_ln833_6_fu_295_p2;
    sc_signal< sc_lv<1> > icmp_ln833_6_reg_1145;
    sc_signal< sc_lv<54> > select_ln253_fu_315_p3;
    sc_signal< sc_lv<54> > select_ln253_reg_1150;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter1_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter2_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter3_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter4_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter5_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter6_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter7_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter8_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter9_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter10_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter11_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter12_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter13_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter14_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter15_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter16_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter17_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1150_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln209_fu_328_p2;
    sc_signal< sc_lv<1> > and_ln209_reg_1156;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln209_reg_1156_pp0_iter18_reg;
    sc_signal< sc_lv<1> > and_ln18_fu_333_p2;
    sc_signal< sc_lv<1> > and_ln18_reg_1163;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter2_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter9_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter10_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter11_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter12_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter13_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter14_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter15_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter16_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter17_reg;
    sc_signal< sc_lv<1> > and_ln18_reg_1163_pp0_iter18_reg;
    sc_signal< sc_lv<71> > sext_ln682_fu_354_p1;
    sc_signal< sc_lv<71> > sext_ln682_reg_1169;
    sc_signal< sc_lv<1> > isNeg_fu_358_p3;
    sc_signal< sc_lv<1> > isNeg_reg_1174;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_383_p1;
    sc_signal< sc_lv<32> > sext_ln1311_1_reg_1179;
    sc_signal< sc_lv<71> > r_V_49_fu_411_p3;
    sc_signal< sc_lv<71> > r_V_49_reg_1184;
    sc_signal< sc_lv<71> > r_V_49_reg_1184_pp0_iter2_reg;
    sc_signal< sc_lv<71> > r_V_49_reg_1184_pp0_iter3_reg;
    sc_signal< sc_lv<71> > r_V_49_reg_1184_pp0_iter4_reg;
    sc_signal< sc_lv<71> > r_V_49_reg_1184_pp0_iter5_reg;
    sc_signal< sc_lv<71> > r_V_49_reg_1184_pp0_iter6_reg;
    sc_signal< sc_lv<71> > r_V_49_reg_1184_pp0_iter7_reg;
    sc_signal< sc_lv<64> > m_fix_l_V_reg_1189;
    sc_signal< sc_lv<16> > m_fix_hi_V_reg_1195;
    sc_signal< sc_lv<1> > p_Result_65_reg_1200;
    sc_signal< sc_lv<1> > icmp_ln338_fu_447_p2;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1205_pp0_iter18_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_fu_519_p3;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter3_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter4_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter5_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter6_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter7_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter8_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter9_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter10_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter11_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter12_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter13_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter14_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter15_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter16_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter17_reg;
    sc_signal< sc_lv<13> > r_exp_V_6_reg_1213_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_fu_542_p2;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln338_1_reg_1220_pp0_iter18_reg;
    sc_signal< sc_lv<71> > tmp_16_reg_1230;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1235;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1235_pp0_iter9_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1235_pp0_iter10_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1235_pp0_iter11_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1235_pp0_iter12_reg;
    sc_signal< sc_lv<8> > m_diff_hi_V_reg_1235_pp0_iter13_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1240;
    sc_signal< sc_lv<8> > Z2_V_reg_1240_pp0_iter9_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1240_pp0_iter10_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1240_pp0_iter11_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1240_pp0_iter12_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1240_pp0_iter13_reg;
    sc_signal< sc_lv<8> > Z2_V_reg_1240_pp0_iter14_reg;
    sc_signal< sc_lv<8> > Z3_V_fu_606_p4;
    sc_signal< sc_lv<8> > Z3_V_reg_1247;
    sc_signal< sc_lv<8> > Z3_V_reg_1247_pp0_iter9_reg;
    sc_signal< sc_lv<35> > Z4_V_fu_616_p1;
    sc_signal< sc_lv<35> > Z4_V_reg_1252;
    sc_signal< sc_lv<36> > ret_V_26_fu_657_p2;
    sc_signal< sc_lv<36> > ret_V_26_reg_1267;
    sc_signal< sc_lv<36> > ret_V_26_reg_1267_pp0_iter10_reg;
    sc_signal< sc_lv<36> > ret_V_26_reg_1267_pp0_iter11_reg;
    sc_signal< sc_lv<26> > p_Val2_111_reg_1273;
    sc_signal< sc_lv<43> > tmp_i_fu_663_p4;
    sc_signal< sc_lv<43> > tmp_i_reg_1278;
    sc_signal< sc_lv<43> > tmp_i_reg_1278_pp0_iter11_reg;
    sc_signal< sc_lv<20> > tmp_17_reg_1293;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_fu_713_p2;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1303;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1303_pp0_iter13_reg;
    sc_signal< sc_lv<44> > exp_Z2P_m_1_V_reg_1303_pp0_iter14_reg;
    sc_signal< sc_lv<40> > tmp_18_reg_1309;
    sc_signal< sc_lv<40> > tmp_18_reg_1309_pp0_iter13_reg;
    sc_signal< sc_lv<40> > tmp_18_reg_1309_pp0_iter14_reg;
    sc_signal< sc_lv<36> > tmp_19_reg_1330;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1335;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1335_pp0_iter16_reg;
    sc_signal< sc_lv<58> > exp_Z1_V_reg_1335_pp0_iter17_reg;
    sc_signal< sc_lv<50> > exp_Z1P_m_1_V_reg_1340;
    sc_signal< sc_lv<50> > exp_Z1_hi_V_reg_1345;
    sc_signal< sc_lv<100> > grp_fu_822_p2;
    sc_signal< sc_lv<100> > r_V_54_reg_1360;
    sc_signal< sc_lv<100> > r_V_54_reg_1360_pp0_iter18_reg;
    sc_signal< sc_lv<59> > ret_V_28_fu_831_p2;
    sc_signal< sc_lv<59> > ret_V_28_reg_1366;
    sc_signal< sc_lv<107> > add_ln1146_7_fu_852_p2;
    sc_signal< sc_lv<107> > add_ln1146_7_reg_1371;
    sc_signal< sc_lv<1> > tmp_174_reg_1376;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln498_10_fu_630_p1;
    sc_signal< sc_lv<64> > zext_ln498_11_fu_635_p1;
    sc_signal< sc_lv<64> > zext_ln498_12_fu_694_p1;
    sc_signal< sc_lv<64> > zext_ln498_fu_750_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_263_p1;
    sc_signal< sc_lv<52> > tmp_V_7_fu_285_p1;
    sc_signal< sc_lv<54> > p_Result_s_fu_301_p3;
    sc_signal< sc_lv<54> > e_frac_V_fu_309_p2;
    sc_signal< sc_lv<1> > icmp_ln833_fu_323_p2;
    sc_signal< sc_lv<12> > zext_ln502_fu_338_p1;
    sc_signal< sc_lv<61> > m_frac_l_V_fu_347_p3;
    sc_signal< sc_lv<12> > m_exp_fu_341_p2;
    sc_signal< sc_lv<11> > sub_ln1311_fu_366_p2;
    sc_signal< sc_lv<12> > sext_ln1311_fu_371_p1;
    sc_signal< sc_lv<12> > m_exp_2_fu_375_p3;
    sc_signal< sc_lv<61> > zext_ln1285_fu_391_p1;
    sc_signal< sc_lv<61> > r_V_fu_395_p2;
    sc_signal< sc_lv<71> > zext_ln1287_fu_387_p1;
    sc_signal< sc_lv<71> > sext_ln1287_fu_401_p1;
    sc_signal< sc_lv<71> > r_V_37_fu_405_p2;
    sc_signal< sc_lv<64> > zext_ln1253_fu_453_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_469_p3;
    sc_signal< sc_lv<31> > grp_fu_1117_p3;
    sc_signal< sc_lv<18> > trunc_ln805_fu_496_p1;
    sc_signal< sc_lv<13> > tmp_s_fu_480_p4;
    sc_signal< sc_lv<1> > icmp_ln805_fu_499_p2;
    sc_signal< sc_lv<13> > add_ln313_fu_505_p2;
    sc_signal< sc_lv<1> > p_Result_56_fu_489_p3;
    sc_signal< sc_lv<13> > select_ln313_fu_511_p3;
    sc_signal< sc_lv<64> > r_V_39_fu_456_p2;
    sc_signal< sc_lv<64> > r_V_40_fu_461_p2;
    sc_signal< sc_lv<64> > select_ln1322_fu_527_p3;
    sc_signal< sc_lv<71> > shl_ln_fu_534_p3;
    sc_signal< sc_lv<72> > grp_fu_550_p0;
    sc_signal< sc_lv<84> > grp_fu_550_p2;
    sc_signal< sc_lv<72> > rhs_V_16_fu_569_p3;
    sc_signal< sc_lv<73> > lhs_V_fu_566_p1;
    sc_signal< sc_lv<73> > sext_ln682_2_fu_576_p1;
    sc_signal< sc_lv<73> > ret_V_25_fu_580_p2;
    sc_signal< sc_lv<8> > Z4_ind_V_fu_620_p4;
    sc_signal< sc_lv<10> > f_Z4_V_fu_640_p4;
    sc_signal< sc_lv<36> > rhs_V_17_fu_653_p1;
    sc_signal< sc_lv<36> > lhs_V_19_fu_650_p1;
    sc_signal< sc_lv<36> > grp_fu_678_p0;
    sc_signal< sc_lv<43> > grp_fu_678_p1;
    sc_signal< sc_lv<79> > grp_fu_678_p2;
    sc_signal< sc_lv<36> > zext_ln657_fu_701_p1;
    sc_signal< sc_lv<36> > add_ln657_fu_704_p2;
    sc_signal< sc_lv<44> > ret_V_27_fu_698_p1;
    sc_signal< sc_lv<44> > zext_ln657_28_fu_709_p1;
    sc_signal< sc_lv<49> > lshr_ln662_s_fu_729_p4;
    sc_signal< sc_lv<44> > grp_fu_744_p0;
    sc_signal< sc_lv<49> > grp_fu_744_p1;
    sc_signal< sc_lv<93> > grp_fu_744_p2;
    sc_signal< sc_lv<51> > lhs_V_20_fu_764_p5;
    sc_signal< sc_lv<44> > zext_ln657_29_fu_778_p1;
    sc_signal< sc_lv<44> > add_ln657_11_fu_781_p2;
    sc_signal< sc_lv<52> > zext_ln682_fu_774_p1;
    sc_signal< sc_lv<52> > zext_ln657_30_fu_786_p1;
    sc_signal< sc_lv<52> > exp_Z1P_m_1_l_V_fu_790_p2;
    sc_signal< sc_lv<50> > grp_fu_822_p0;
    sc_signal< sc_lv<50> > grp_fu_822_p1;
    sc_signal< sc_lv<59> > lhs_V_21_fu_828_p1;
    sc_signal< sc_lv<58> > trunc_ln1146_fu_840_p1;
    sc_signal< sc_lv<107> > zext_ln1146_fu_837_p1;
    sc_signal< sc_lv<107> > trunc_ln1146_2_fu_844_p3;
    sc_signal< sc_lv<1> > xor_ln936_fu_866_p2;
    sc_signal< sc_lv<1> > x_is_pinf_fu_871_p2;
    sc_signal< sc_lv<1> > or_ln214_fu_876_p2;
    sc_signal< sc_lv<64> > select_ln214_fu_881_p3;
    sc_signal< sc_lv<108> > zext_ln657_26_fu_907_p1;
    sc_signal< sc_lv<108> > lhs_V_22_fu_900_p3;
    sc_signal< sc_lv<13> > r_exp_V_fu_916_p2;
    sc_signal< sc_lv<13> > r_exp_V_5_fu_921_p3;
    sc_signal< sc_lv<3> > tmp_175_fu_927_p4;
    sc_signal< sc_lv<1> > icmp_ln849_fu_937_p2;
    sc_signal< sc_lv<1> > tmp_176_fu_948_p3;
    sc_signal< sc_lv<108> > ret_V_29_fu_910_p2;
    sc_signal< sc_lv<52> > tmp_fu_969_p4;
    sc_signal< sc_lv<52> > tmp_3_fu_979_p4;
    sc_signal< sc_lv<11> > trunc_ln168_fu_995_p1;
    sc_signal< sc_lv<11> > out_exp_V_fu_999_p2;
    sc_signal< sc_lv<52> > tmp_V_8_fu_988_p3;
    sc_signal< sc_lv<64> > p_Result_66_fu_1005_p4;
    sc_signal< sc_lv<1> > or_ln214_1_fu_888_p2;
    sc_signal< sc_lv<1> > or_ln338_fu_943_p2;
    sc_signal< sc_lv<1> > xor_ln338_fu_1030_p2;
    sc_signal< sc_lv<1> > and_ln338_fu_1025_p2;
    sc_signal< sc_lv<1> > and_ln849_fu_1035_p2;
    sc_signal< sc_lv<1> > or_ln849_fu_1041_p2;
    sc_signal< sc_lv<1> > xor_ln214_fu_1019_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1047_p2;
    sc_signal< sc_lv<64> > select_ln339_fu_955_p3;
    sc_signal< sc_lv<64> > bitcast_ln512_fu_1015_p1;
    sc_signal< sc_lv<64> > select_ln214_1_fu_892_p3;
    sc_signal< sc_lv<64> > sel_tmp6_fu_1053_p3;
    sc_signal< sc_lv<1> > xor_ln338_1_fu_1069_p2;
    sc_signal< sc_lv<1> > or_ln849_1_fu_1080_p2;
    sc_signal< sc_lv<1> > and_ln338_1_fu_1075_p2;
    sc_signal< sc_lv<1> > xor_ln849_fu_1085_p2;
    sc_signal< sc_lv<1> > or_ln849_2_fu_1091_p2;
    sc_signal< sc_lv<1> > tmp19_fu_1097_p2;
    sc_signal< sc_lv<1> > icmp_ln853_fu_963_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_1103_p2;
    sc_signal< sc_lv<64> > select_ln214_2_fu_1061_p3;
    sc_signal< sc_lv<16> > grp_fu_1117_p0;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to18;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<79> > grp_fu_678_p00;
    sc_signal< sc_lv<79> > grp_fu_678_p10;
    sc_signal< sc_lv<93> > grp_fu_744_p00;
    sc_signal< sc_lv<93> > grp_fu_744_p10;
    sc_signal< sc_lv<100> > grp_fu_822_p00;
    sc_signal< sc_lv<100> > grp_fu_822_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<84> ap_const_lv84_58B90BFBE8E7BCD5E4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<59> ap_const_lv59_10;
    static const sc_lv<49> ap_const_lv49_0;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_7FFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_7FF0000000000000;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<13> ap_const_lv13_1C02;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<31> ap_const_lv31_5C55;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Z3_V_fu_606_p4();
    void thread_Z4_V_fu_616_p1();
    void thread_Z4_ind_V_fu_620_p4();
    void thread_add_ln1146_7_fu_852_p2();
    void thread_add_ln313_fu_505_p2();
    void thread_add_ln657_11_fu_781_p2();
    void thread_add_ln657_fu_704_p2();
    void thread_and_ln18_fu_333_p2();
    void thread_and_ln209_fu_328_p2();
    void thread_and_ln338_1_fu_1075_p2();
    void thread_and_ln338_fu_1025_p2();
    void thread_and_ln849_fu_1035_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to18();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_bitcast_ln512_fu_1015_p1();
    void thread_e_frac_V_fu_309_p2();
    void thread_exp_Z1P_m_1_l_V_fu_790_p2();
    void thread_exp_Z2P_m_1_V_fu_713_p2();
    void thread_f_Z4_V_fu_640_p4();
    void thread_grp_fu_1117_p0();
    void thread_grp_fu_550_p0();
    void thread_grp_fu_678_p0();
    void thread_grp_fu_678_p00();
    void thread_grp_fu_678_p1();
    void thread_grp_fu_678_p10();
    void thread_grp_fu_744_p0();
    void thread_grp_fu_744_p00();
    void thread_grp_fu_744_p1();
    void thread_grp_fu_744_p10();
    void thread_grp_fu_822_p0();
    void thread_grp_fu_822_p00();
    void thread_grp_fu_822_p1();
    void thread_grp_fu_822_p10();
    void thread_icmp_ln338_1_fu_542_p2();
    void thread_icmp_ln338_fu_447_p2();
    void thread_icmp_ln805_fu_499_p2();
    void thread_icmp_ln833_6_fu_295_p2();
    void thread_icmp_ln833_fu_323_p2();
    void thread_icmp_ln837_fu_289_p2();
    void thread_icmp_ln849_fu_937_p2();
    void thread_icmp_ln853_fu_963_p2();
    void thread_isNeg_fu_358_p3();
    void thread_lhs_V_19_fu_650_p1();
    void thread_lhs_V_20_fu_764_p5();
    void thread_lhs_V_21_fu_828_p1();
    void thread_lhs_V_22_fu_900_p3();
    void thread_lhs_V_fu_566_p1();
    void thread_lshr_ln662_s_fu_729_p4();
    void thread_m_exp_2_fu_375_p3();
    void thread_m_exp_fu_341_p2();
    void thread_m_frac_l_V_fu_347_p3();
    void thread_or_ln214_1_fu_888_p2();
    void thread_or_ln214_fu_876_p2();
    void thread_or_ln338_fu_943_p2();
    void thread_or_ln849_1_fu_1080_p2();
    void thread_or_ln849_2_fu_1091_p2();
    void thread_or_ln849_fu_1041_p2();
    void thread_out_exp_V_fu_999_p2();
    void thread_p_Result_56_fu_489_p3();
    void thread_p_Result_64_fu_267_p3();
    void thread_p_Result_66_fu_1005_p4();
    void thread_p_Result_s_fu_301_p3();
    void thread_p_Val2_s_fu_263_p1();
    void thread_r_V_37_fu_405_p2();
    void thread_r_V_39_fu_456_p2();
    void thread_r_V_40_fu_461_p2();
    void thread_r_V_49_fu_411_p3();
    void thread_r_V_fu_395_p2();
    void thread_r_exp_V_5_fu_921_p3();
    void thread_r_exp_V_6_fu_519_p3();
    void thread_r_exp_V_fu_916_p2();
    void thread_ret_V_25_fu_580_p2();
    void thread_ret_V_26_fu_657_p2();
    void thread_ret_V_27_fu_698_p1();
    void thread_ret_V_28_fu_831_p2();
    void thread_ret_V_29_fu_910_p2();
    void thread_rhs_V_16_fu_569_p3();
    void thread_rhs_V_17_fu_653_p1();
    void thread_rhs_V_fu_469_p3();
    void thread_sel_tmp16_fu_1103_p2();
    void thread_sel_tmp5_fu_1047_p2();
    void thread_sel_tmp6_fu_1053_p3();
    void thread_select_ln1322_fu_527_p3();
    void thread_select_ln214_1_fu_892_p3();
    void thread_select_ln214_2_fu_1061_p3();
    void thread_select_ln214_fu_881_p3();
    void thread_select_ln253_fu_315_p3();
    void thread_select_ln313_fu_511_p3();
    void thread_select_ln339_fu_955_p3();
    void thread_sext_ln1287_fu_401_p1();
    void thread_sext_ln1311_1_fu_383_p1();
    void thread_sext_ln1311_fu_371_p1();
    void thread_sext_ln682_2_fu_576_p1();
    void thread_sext_ln682_fu_354_p1();
    void thread_shl_ln_fu_534_p3();
    void thread_sub_ln1311_fu_366_p2();
    void thread_table_exp_Z1_array_s_address0();
    void thread_table_exp_Z1_array_s_ce0();
    void thread_table_f_Z2_array_V_address0();
    void thread_table_f_Z2_array_V_ce0();
    void thread_table_f_Z3_array_V_address0();
    void thread_table_f_Z3_array_V_address1();
    void thread_table_f_Z3_array_V_ce0();
    void thread_table_f_Z3_array_V_ce1();
    void thread_tmp19_fu_1097_p2();
    void thread_tmp_175_fu_927_p4();
    void thread_tmp_176_fu_948_p3();
    void thread_tmp_3_fu_979_p4();
    void thread_tmp_V_7_fu_285_p1();
    void thread_tmp_V_8_fu_988_p3();
    void thread_tmp_fu_969_p4();
    void thread_tmp_i_fu_663_p4();
    void thread_tmp_s_fu_480_p4();
    void thread_trunc_ln1146_2_fu_844_p3();
    void thread_trunc_ln1146_fu_840_p1();
    void thread_trunc_ln168_fu_995_p1();
    void thread_trunc_ln805_fu_496_p1();
    void thread_x_is_pinf_fu_871_p2();
    void thread_xor_ln214_fu_1019_p2();
    void thread_xor_ln338_1_fu_1069_p2();
    void thread_xor_ln338_fu_1030_p2();
    void thread_xor_ln849_fu_1085_p2();
    void thread_xor_ln936_fu_866_p2();
    void thread_zext_ln1146_fu_837_p1();
    void thread_zext_ln1253_fu_453_p1();
    void thread_zext_ln1285_fu_391_p1();
    void thread_zext_ln1287_fu_387_p1();
    void thread_zext_ln498_10_fu_630_p1();
    void thread_zext_ln498_11_fu_635_p1();
    void thread_zext_ln498_12_fu_694_p1();
    void thread_zext_ln498_fu_750_p1();
    void thread_zext_ln502_fu_338_p1();
    void thread_zext_ln657_26_fu_907_p1();
    void thread_zext_ln657_28_fu_709_p1();
    void thread_zext_ln657_29_fu_778_p1();
    void thread_zext_ln657_30_fu_786_p1();
    void thread_zext_ln657_fu_701_p1();
    void thread_zext_ln682_fu_774_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
