Timing Analyzer report for exercicio2_top
Thu Nov 27 19:47:17 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'CLK_50MHz'
 12. Setup: 'divisor:U1|temp2'
 13. Setup: 'divisor:U1|temp1'
 14. Hold: 'CLK_50MHz'
 15. Hold: 'divisor:U1|temp1'
 16. Hold: 'divisor:U1|temp2'
 17. Setup Transfers
 18. Hold Transfers
 19. Report TCCS
 20. Report RSKM
 21. Unconstrained Paths Summary
 22. Clock Status Summary
 23. Unconstrained Input Ports
 24. Unconstrained Output Ports
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; exercicio2_top                                      ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; Clock Name       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets              ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; CLK_50MHz        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }        ;
; divisor:U1|temp1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:U1|temp1 } ;
; divisor:U1|temp2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:U1|temp2 } ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+


+--------------------------------------------------------+
; Fmax Summary                                           ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 82.69 MHz  ; 82.69 MHz       ; CLK_50MHz        ;      ;
; 179.08 MHz ; 179.08 MHz      ; divisor:U1|temp2 ;      ;
; 198.1 MHz  ; 198.1 MHz       ; divisor:U1|temp1 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Setup Summary                              ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; CLK_50MHz        ; -11.094 ; -361.940      ;
; divisor:U1|temp2 ; -4.584  ; -29.240       ;
; divisor:U1|temp1 ; -4.048  ; -23.930       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Hold Summary                              ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLK_50MHz        ; -1.617 ; -3.214        ;
; divisor:U1|temp1 ; 1.079  ; 0.000         ;
; divisor:U1|temp2 ; 1.921  ; 0.000         ;
+------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+-------------------------------------------+
; Minimum Pulse Width Summary               ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; CLK_50MHz        ; -2.289 ; -2.289        ;
; divisor:U1|temp1 ; 0.234  ; 0.000         ;
; divisor:U1|temp2 ; 0.234  ; 0.000         ;
+------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_50MHz'                                                                                                                          ;
+---------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -11.094 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.761     ;
; -11.091 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.758     ;
; -11.078 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.745     ;
; -11.070 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.737     ;
; -11.021 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.688     ;
; -11.020 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.687     ;
; -11.019 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.686     ;
; -11.018 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.685     ;
; -11.010 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.677     ;
; -11.007 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.674     ;
; -11.000 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.667     ;
; -10.834 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.501     ;
; -10.831 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.498     ;
; -10.818 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.485     ;
; -10.815 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.482     ;
; -10.815 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.482     ;
; -10.814 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|temp2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.481     ;
; -10.813 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[7]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.480     ;
; -10.810 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.477     ;
; -10.806 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[17] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.473     ;
; -10.803 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.470     ;
; -10.802 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count2[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.469     ;
; -10.791 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.458     ;
; -10.788 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.455     ;
; -10.779 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[16] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.446     ;
; -10.779 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.446     ;
; -10.778 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|temp2             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.445     ;
; -10.777 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[7]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.444     ;
; -10.775 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.442     ;
; -10.775 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.442     ;
; -10.772 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.439     ;
; -10.770 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[17] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.437     ;
; -10.767 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.434     ;
; -10.767 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.434     ;
; -10.766 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.433     ;
; -10.766 ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count2[15] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.433     ;
; -10.763 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.430     ;
; -10.761 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.428     ;
; -10.760 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.427     ;
; -10.759 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.426     ;
; -10.759 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.426     ;
; -10.758 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.425     ;
; -10.751 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.418     ;
; -10.750 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.417     ;
; -10.750 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.417     ;
; -10.747 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.414     ;
; -10.742 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.409     ;
; -10.740 ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.407     ;
; -10.718 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.385     ;
; -10.717 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.384     ;
; -10.716 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.383     ;
; -10.715 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.382     ;
; -10.707 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.374     ;
; -10.704 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.371     ;
; -10.702 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.369     ;
; -10.701 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.368     ;
; -10.700 ; divisor:U1|\P_div:count1[12] ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.367     ;
; -10.699 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.366     ;
; -10.697 ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.364     ;
; -10.693 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.360     ;
; -10.692 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.359     ;
; -10.691 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.358     ;
; -10.691 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.358     ;
; -10.691 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.358     ;
; -10.690 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.357     ;
; -10.688 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.355     ;
; -10.688 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.355     ;
; -10.682 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.349     ;
; -10.681 ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.348     ;
; -10.679 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.346     ;
; -10.677 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.344     ;
; -10.675 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.342     ;
; -10.674 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.341     ;
; -10.672 ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.339     ;
; -10.667 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.334     ;
; -10.661 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.328     ;
; -10.653 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.320     ;
; -10.634 ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.301     ;
; -10.631 ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.298     ;
; -10.618 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.285     ;
; -10.618 ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.285     ;
; -10.617 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.284     ;
; -10.616 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.283     ;
; -10.615 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.282     ;
; -10.614 ; divisor:U1|\P_div:count1[20] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.281     ;
; -10.611 ; divisor:U1|\P_div:count1[20] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.278     ;
; -10.610 ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.277     ;
; -10.607 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.274     ;
; -10.604 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.271     ;
; -10.604 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.271     ;
; -10.603 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[19] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.270     ;
; -10.602 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|temp1             ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.269     ;
; -10.601 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[22] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.268     ;
; -10.598 ; divisor:U1|\P_div:count1[20] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.265     ;
; -10.597 ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[13] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.264     ;
; -10.593 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[21] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.260     ;
; -10.590 ; divisor:U1|\P_div:count1[20] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.257     ;
; -10.590 ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.257     ;
; -10.590 ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[18] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.257     ;
; -10.587 ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz    ; CLK_50MHz   ; 1.000        ; 0.000      ; 11.254     ;
+---------+------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor:U1|temp2'                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+
; -4.584 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.251      ;
; -4.584 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.251      ;
; -4.584 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.251      ;
; -4.584 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.251      ;
; -4.584 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.251      ;
; -4.385 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.052      ;
; -4.385 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.052      ;
; -4.385 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.052      ;
; -4.385 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.052      ;
; -4.385 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.052      ;
; -4.373 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 5.040      ;
; -4.317 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.984      ;
; -4.317 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.984      ;
; -4.317 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.984      ;
; -4.317 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.984      ;
; -4.317 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.984      ;
; -4.174 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.841      ;
; -4.106 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.773      ;
; -4.064 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.731      ;
; -4.064 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.731      ;
; -4.064 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.731      ;
; -4.064 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.731      ;
; -4.064 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.731      ;
; -4.037 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.704      ;
; -4.037 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.704      ;
; -4.037 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.704      ;
; -4.037 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.704      ;
; -4.037 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.704      ;
; -3.853 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.520      ;
; -3.826 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.493      ;
; -3.565 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.232      ;
; -3.565 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.232      ;
; -3.565 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.232      ;
; -3.565 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.232      ;
; -3.565 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.232      ;
; -3.354 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 4.021      ;
; -3.307 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.974      ;
; -3.307 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.974      ;
; -3.307 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.974      ;
; -3.307 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.974      ;
; -3.307 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.974      ;
; -3.096 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.763      ;
; -2.796 ; debounce_v1:U2|result         ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 3.463      ;
; -1.947 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|flipflops[1]   ; divisor:U1|temp2 ; divisor:U1|temp2 ; 1.000        ; 0.000      ; 2.614      ;
+--------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divisor:U1|temp1'                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.048 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.715      ;
; -4.048 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.715      ;
; -4.048 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.715      ;
; -4.048 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.715      ;
; -4.048 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.715      ;
; -3.621 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.288      ;
; -3.621 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 4.288      ;
; -2.927 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.594      ;
; -2.872 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.539      ;
; -2.804 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.471      ;
; -2.798 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.465      ;
; -2.743 ; sequencia_ra_vhdl:U_CORE|contador[3] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.410      ;
; -2.681 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.348      ;
; -2.677 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.344      ;
; -2.675 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.342      ;
; -2.635 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.302      ;
; -2.635 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.302      ;
; -2.635 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.302      ;
; -2.635 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.302      ;
; -2.635 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.302      ;
; -2.558 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.225      ;
; -2.554 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.221      ;
; -2.552 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 3.219      ;
; -2.300 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.967      ;
; -1.897 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 1.239      ; 3.803      ;
; -1.897 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 1.239      ; 3.803      ;
; -1.897 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 1.239      ; 3.803      ;
; -1.897 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 1.239      ; 3.803      ;
; -1.897 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 1.239      ; 3.803      ;
; -1.787 ; sequencia_ra_vhdl:U_CORE|contador[3] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.454      ;
; -1.711 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.378      ;
; -1.707 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.374      ;
; -1.707 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.374      ;
; -1.705 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 1.000        ; 0.000      ; 2.372      ;
; -0.818 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|start_last  ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 1.239      ; 2.724      ;
; -0.633 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp2 ; divisor:U1|temp1 ; 1.000        ; 1.239      ; 2.539      ;
+--------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_50MHz'                                                                                                                              ;
+--------+------------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------+-------------+--------------+------------+------------+
; -1.617 ; divisor:U1|temp1             ; divisor:U1|temp1             ; divisor:U1|temp1 ; CLK_50MHz   ; 0.000        ; 3.348      ; 2.328      ;
; -1.597 ; divisor:U1|temp2             ; divisor:U1|temp2             ; divisor:U1|temp2 ; CLK_50MHz   ; 0.000        ; 3.348      ; 2.348      ;
; -1.117 ; divisor:U1|temp1             ; divisor:U1|temp1             ; divisor:U1|temp1 ; CLK_50MHz   ; -0.500       ; 3.348      ; 2.328      ;
; -1.097 ; divisor:U1|temp2             ; divisor:U1|temp2             ; divisor:U1|temp2 ; CLK_50MHz   ; -0.500       ; 3.348      ; 2.348      ;
; 2.835  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.056      ;
; 2.841  ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.062      ;
; 3.095  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.316      ;
; 3.656  ; divisor:U1|\P_div:count2[10] ; divisor:U1|\P_div:count2[10] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.877      ;
; 3.683  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 3.904      ;
; 3.909  ; divisor:U1|\P_div:count2[13] ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.130      ;
; 3.946  ; divisor:U1|\P_div:count2[11] ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.167      ;
; 3.950  ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.171      ;
; 3.977  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.198      ;
; 4.088  ; divisor:U1|\P_div:count2[9]  ; divisor:U1|\P_div:count2[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.309      ;
; 4.218  ; divisor:U1|\P_div:count1[6]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.439      ;
; 4.293  ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.514      ;
; 4.411  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.632      ;
; 4.499  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.720      ;
; 4.502  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[0]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.723      ;
; 4.531  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.752      ;
; 4.618  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.839      ;
; 4.667  ; divisor:U1|\P_div:count2[9]  ; divisor:U1|\P_div:count2[10] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.888      ;
; 4.738  ; divisor:U1|\P_div:count2[10] ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.959      ;
; 4.756  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.977      ;
; 4.764  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 4.985      ;
; 4.805  ; divisor:U1|\P_div:count2[4]  ; divisor:U1|\P_div:count2[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.026      ;
; 4.840  ; divisor:U1|\P_div:count2[11] ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.061      ;
; 4.872  ; divisor:U1|\P_div:count1[15] ; divisor:U1|\P_div:count1[15] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.093      ;
; 4.878  ; divisor:U1|\P_div:count2[6]  ; divisor:U1|\P_div:count2[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.099      ;
; 4.884  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.105      ;
; 4.914  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.135      ;
; 4.936  ; divisor:U1|\P_div:count2[10] ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.157      ;
; 4.950  ; divisor:U1|\P_div:count2[3]  ; divisor:U1|\P_div:count2[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.171      ;
; 4.996  ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[7]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.217      ;
; 5.017  ; divisor:U1|\P_div:count1[9]  ; divisor:U1|\P_div:count1[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.238      ;
; 5.024  ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.245      ;
; 5.053  ; divisor:U1|\P_div:count2[9]  ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.274      ;
; 5.061  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.282      ;
; 5.092  ; divisor:U1|\P_div:count1[10] ; divisor:U1|\P_div:count1[10] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.313      ;
; 5.102  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[10] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.323      ;
; 5.104  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.325      ;
; 5.105  ; divisor:U1|\P_div:count1[23] ; divisor:U1|\P_div:count1[23] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.326      ;
; 5.120  ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.341      ;
; 5.189  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.410      ;
; 5.217  ; divisor:U1|\P_div:count1[11] ; divisor:U1|\P_div:count1[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.438      ;
; 5.231  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[5]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.452      ;
; 5.238  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.459      ;
; 5.251  ; divisor:U1|\P_div:count2[9]  ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.472      ;
; 5.269  ; divisor:U1|\P_div:count2[12] ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.490      ;
; 5.326  ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[14] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.547      ;
; 5.349  ; divisor:U1|\P_div:count1[22] ; divisor:U1|\P_div:count1[22] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.570      ;
; 5.353  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.574      ;
; 5.358  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.579      ;
; 5.372  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[1]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.593      ;
; 5.377  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.598      ;
; 5.378  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.599      ;
; 5.386  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.607      ;
; 5.389  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.610      ;
; 5.399  ; divisor:U1|\P_div:count1[24] ; divisor:U1|\P_div:count1[24] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.620      ;
; 5.408  ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[20] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.629      ;
; 5.421  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[3]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.642      ;
; 5.426  ; divisor:U1|\P_div:count1[15] ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.647      ;
; 5.437  ; divisor:U1|\P_div:count1[6]  ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.658      ;
; 5.472  ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[18] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.693      ;
; 5.523  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[15] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.744      ;
; 5.537  ; divisor:U1|\P_div:count1[16] ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.758      ;
; 5.541  ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[19] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.762      ;
; 5.543  ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.764      ;
; 5.546  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.767      ;
; 5.563  ; divisor:U1|\P_div:count1[4]  ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.784      ;
; 5.598  ; divisor:U1|\P_div:count1[19] ; divisor:U1|\P_div:count1[19] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.819      ;
; 5.604  ; divisor:U1|\P_div:count1[12] ; divisor:U1|\P_div:count1[12] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.825      ;
; 5.620  ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[23] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.841      ;
; 5.620  ; divisor:U1|\P_div:count1[18] ; divisor:U1|\P_div:count1[18] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.841      ;
; 5.625  ; divisor:U1|\P_div:count1[16] ; divisor:U1|\P_div:count1[16] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.846      ;
; 5.628  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[7]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.849      ;
; 5.630  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[6]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.851      ;
; 5.630  ; divisor:U1|\P_div:count1[11] ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.851      ;
; 5.664  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[10] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.885      ;
; 5.665  ; divisor:U1|\P_div:count2[12] ; divisor:U1|\P_div:count2[12] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.886      ;
; 5.681  ; divisor:U1|\P_div:count1[3]  ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.902      ;
; 5.685  ; divisor:U1|\P_div:count1[14] ; divisor:U1|\P_div:count1[15] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.906      ;
; 5.687  ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.908      ;
; 5.690  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.911      ;
; 5.695  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[4]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.916      ;
; 5.706  ; divisor:U1|\P_div:count1[1]  ; divisor:U1|\P_div:count1[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.927      ;
; 5.717  ; divisor:U1|\P_div:count2[15] ; divisor:U1|\P_div:count2[15] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.938      ;
; 5.732  ; divisor:U1|\P_div:count1[10] ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.953      ;
; 5.738  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.959      ;
; 5.748  ; divisor:U1|\P_div:count2[2]  ; divisor:U1|\P_div:count2[2]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.969      ;
; 5.770  ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.991      ;
; 5.771  ; divisor:U1|\P_div:count1[13] ; divisor:U1|\P_div:count1[13] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 5.992      ;
; 5.782  ; divisor:U1|\P_div:count2[8]  ; divisor:U1|\P_div:count2[8]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.003      ;
; 5.801  ; divisor:U1|\P_div:count1[2]  ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.022      ;
; 5.821  ; divisor:U1|\P_div:count1[0]  ; divisor:U1|\P_div:count1[1]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.042      ;
; 5.823  ; divisor:U1|\P_div:count1[17] ; divisor:U1|\P_div:count1[22] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.044      ;
; 5.832  ; divisor:U1|\P_div:count1[7]  ; divisor:U1|\P_div:count1[9]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.053      ;
; 5.850  ; divisor:U1|\P_div:count1[5]  ; divisor:U1|\P_div:count1[11] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.071      ;
; 5.859  ; divisor:U1|\P_div:count2[5]  ; divisor:U1|\P_div:count2[7]  ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.080      ;
; 5.860  ; divisor:U1|\P_div:count1[8]  ; divisor:U1|\P_div:count1[17] ; CLK_50MHz        ; CLK_50MHz   ; 0.000        ; 0.000      ; 6.081      ;
+--------+------------------------------+------------------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor:U1|temp1'                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+
; 1.079 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 1.239      ; 2.539      ;
; 1.264 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|start_last  ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 1.239      ; 2.724      ;
; 2.117 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.338      ;
; 2.151 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.372      ;
; 2.153 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.374      ;
; 2.153 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.374      ;
; 2.157 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.378      ;
; 2.233 ; sequencia_ra_vhdl:U_CORE|contador[3] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.454      ;
; 2.343 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 1.239      ; 3.803      ;
; 2.343 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 1.239      ; 3.803      ;
; 2.343 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 1.239      ; 3.803      ;
; 2.343 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 1.239      ; 3.803      ;
; 2.343 ; debounce_v1:U2|result                ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp2 ; divisor:U1|temp1 ; 0.000        ; 1.239      ; 3.803      ;
; 2.746 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 2.967      ;
; 2.983 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.204      ;
; 2.985 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.206      ;
; 2.989 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.210      ;
; 3.081 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.302      ;
; 3.081 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.302      ;
; 3.081 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.302      ;
; 3.081 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.302      ;
; 3.081 ; sequencia_ra_vhdl:U_CORE|start_last  ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.302      ;
; 3.094 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.315      ;
; 3.096 ; sequencia_ra_vhdl:U_CORE|contador[2] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.317      ;
; 3.100 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.321      ;
; 3.173 ; sequencia_ra_vhdl:U_CORE|contador[3] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.394      ;
; 3.205 ; sequencia_ra_vhdl:U_CORE|contador[1] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.426      ;
; 3.211 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.432      ;
; 3.318 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|rodando     ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.539      ;
; 3.322 ; sequencia_ra_vhdl:U_CORE|contador[0] ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 3.543      ;
; 4.067 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.288      ;
; 4.067 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.288      ;
; 4.067 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.288      ;
; 4.067 ; sequencia_ra_vhdl:U_CORE|contador[4] ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.288      ;
; 4.294 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[3] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.515      ;
; 4.294 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[2] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.515      ;
; 4.294 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[1] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.515      ;
; 4.294 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[0] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.515      ;
; 4.294 ; sequencia_ra_vhdl:U_CORE|rodando     ; sequencia_ra_vhdl:U_CORE|contador[4] ; divisor:U1|temp1 ; divisor:U1|temp1 ; 0.000        ; 0.000      ; 4.515      ;
+-------+--------------------------------------+--------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divisor:U1|temp2'                                                                                                                             ;
+-------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+
; 1.921 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.142      ;
; 2.116 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.337      ;
; 2.143 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.364      ;
; 2.143 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.364      ;
; 2.233 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.454      ;
; 2.241 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.462      ;
; 2.393 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|flipflops[1]   ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 2.614      ;
; 2.948 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.169      ;
; 2.975 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.196      ;
; 2.975 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.196      ;
; 3.059 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.280      ;
; 3.086 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.307      ;
; 3.086 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.307      ;
; 3.170 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.391      ;
; 3.181 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.402      ;
; 3.197 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.418      ;
; 3.242 ; debounce_v1:U2|result         ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.463      ;
; 3.281 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.502      ;
; 3.542 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.763      ;
; 3.608 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.829      ;
; 3.608 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.829      ;
; 3.608 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.829      ;
; 3.608 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.829      ;
; 3.608 ; debounce_v1:U2|flipflops[1]   ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.829      ;
; 3.753 ; debounce_v1:U2|counter_out[1] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 3.974      ;
; 4.107 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[4] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.328      ;
; 4.107 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.328      ;
; 4.107 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.328      ;
; 4.107 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.328      ;
; 4.107 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.328      ;
; 4.272 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.493      ;
; 4.299 ; debounce_v1:U2|flipflops[0]   ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.520      ;
; 4.483 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.704      ;
; 4.483 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.704      ;
; 4.483 ; debounce_v1:U2|counter_out[3] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.704      ;
; 4.552 ; debounce_v1:U2|counter_out[0] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.773      ;
; 4.620 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 4.841      ;
; 4.819 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|result         ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 5.040      ;
; 4.831 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[3] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 5.052      ;
; 4.831 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[2] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 5.052      ;
; 4.831 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 5.052      ;
; 4.831 ; debounce_v1:U2|counter_out[4] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 5.052      ;
; 5.030 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[1] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 5.251      ;
; 5.030 ; debounce_v1:U2|counter_out[2] ; debounce_v1:U2|counter_out[0] ; divisor:U1|temp2 ; divisor:U1|temp2 ; 0.000        ; 0.000      ; 5.251      ;
+-------+-------------------------------+-------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------+
; Setup Transfers                                                                 ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; CLK_50MHz        ; CLK_50MHz        ; 10403    ; 0        ; 0        ; 0        ;
; divisor:U1|temp1 ; CLK_50MHz        ; 1        ; 1        ; 0        ; 0        ;
; divisor:U1|temp2 ; CLK_50MHz        ; 1        ; 1        ; 0        ; 0        ;
; divisor:U1|temp1 ; divisor:U1|temp1 ; 48       ; 0        ; 0        ; 0        ;
; divisor:U1|temp2 ; divisor:U1|temp1 ; 7        ; 0        ; 0        ; 0        ;
; divisor:U1|temp2 ; divisor:U1|temp2 ; 80       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Hold Transfers                                                                  ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; CLK_50MHz        ; CLK_50MHz        ; 10403    ; 0        ; 0        ; 0        ;
; divisor:U1|temp1 ; CLK_50MHz        ; 1        ; 1        ; 0        ; 0        ;
; divisor:U1|temp2 ; CLK_50MHz        ; 1        ; 1        ; 0        ; 0        ;
; divisor:U1|temp1 ; divisor:U1|temp1 ; 48       ; 0        ; 0        ; 0        ;
; divisor:U1|temp2 ; divisor:U1|temp1 ; 7        ; 0        ; 0        ; 0        ;
; divisor:U1|temp2 ; divisor:U1|temp2 ; 80       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+----------------------------------------------------------+
; Clock Status Summary                                     ;
+------------------+------------------+------+-------------+
; Target           ; Clock            ; Type ; Status      ;
+------------------+------------------+------+-------------+
; CLK_50MHz        ; CLK_50MHz        ; Base ; Constrained ;
; divisor:U1|temp1 ; divisor:U1|temp1 ; Base ; Constrained ;
; divisor:U1|temp2 ; divisor:U1|temp2 ; Base ; Constrained ;
+------------------+------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BTN_START  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D7S_LSD[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_LSD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_MSD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BTN_START  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D7S_LSD[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_LSD[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7S_MSD[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_LSD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DP_MSD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Nov 27 19:47:16 2025
Info: Command: quartus_sta exercicio2_top -c exercicio2_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'exercicio2_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor:U1|temp1 divisor:U1|temp1
    Info (332105): create_clock -period 1.000 -name divisor:U1|temp2 divisor:U1|temp2
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.094            -361.940 CLK_50MHz 
    Info (332119):    -4.584             -29.240 divisor:U1|temp2 
    Info (332119):    -4.048             -23.930 divisor:U1|temp1 
Info (332146): Worst-case hold slack is -1.617
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.617              -3.214 CLK_50MHz 
    Info (332119):     1.079               0.000 divisor:U1|temp1 
    Info (332119):     1.921               0.000 divisor:U1|temp2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 CLK_50MHz 
    Info (332119):     0.234               0.000 divisor:U1|temp1 
    Info (332119):     0.234               0.000 divisor:U1|temp2 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Thu Nov 27 19:47:17 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


