   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_rcc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	RCC_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	RCC_DeInit:
  24              	.LFB110:
  25              		.file 1 "../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
   1:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.0.0
   6:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    30-September-2011
   7:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Internal/external clocks, PLL, CSS and MCO configuration
  10:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - System, AHB and APB busses clocks configuration
  11:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Peripheral clocks configuration
  12:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Interrupts and flags management
  13:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @verbatim
  15:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               
  16:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  17:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                               RCC specific features
  18:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          ===================================================================
  19:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  20:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          After reset the device is running from Internal High Speed oscillator 
  21:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  22:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          and I-Cache are disabled, and all peripherals are off except internal
  23:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SRAM, Flash and JTAG.
  24:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  25:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             all peripherals mapped on these busses are running at HSI speed.
  26:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       	  - The clock for all peripherals is switched off, except the SRAM and FLASH.
  27:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - All GPIOs are in input floating state, except the JTAG pins which
  28:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             are assigned to be used for debug purpose.
  29:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
  30:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          Once the device started from reset, the user application has to:        
  31:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source to be used to drive the System clock
  32:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             (if the application needs higher frequency/performance)
  33:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the System clock frequency and Flash settings  
  34:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the AHB and APB busses prescalers
  35:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Enable the clock for the peripheral(s) to be used
  36:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - Configure the clock source(s) for peripherals which clocks are not
  37:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)      
  38:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                        
  39:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  @endverbatim
  40:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
  41:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  42:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  43:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  45:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  46:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  47:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  48:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  49:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  50:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  51:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  52:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  53:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  54:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  55:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  56:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  57:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  58:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  59:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  60:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  61:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  62:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  63:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  64:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  65:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  66:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  67:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  68:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  69:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  70:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  71:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  72:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  73:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  74:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  75:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  76:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  77:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  78:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  79:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  80:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  81:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  82:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  83:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  84:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  85:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  86:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  87:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
  88:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  89:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  90:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  91:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  93:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
  94:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
  95:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
  96:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  97:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  98:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
  99:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
 126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Internal/external clocks, PLL, CSS and MCO configuration functions
 142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the internal/external clocks,
 145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   PLLs, CSS and MCO pins.
 146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      the PLL as System clock source.
 149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock source.
 152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      through the PLL as System clock source. Can be used also as RTC clock source.
 155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   5. PLL (clocked by HSI or HSE), featuring two different output clocks:
 159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The first output is used to generate the high speed system clock (up to 168 MHz)
 160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       - The second output is used to generate the clock for the USB OTG FS (48 MHz),
 161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   6. PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      high-quality audio performance on the I2S interface.
 165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   7. CSS (Clock security system), once enable and if a HSE clock failure occurs 
 167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      (HSE used directly or through PLL as System clock source), the System clock
 168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      is automatically switched to HSI and an interrupt is generated if enabled. 
 169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      exception vector.   
 171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   8. MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PA8 pin.
 174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   9. MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      clock (through a configurable prescaler) on PC9 pin.
 177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks
 192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  26              		.loc 1 197 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
 198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  31              		.loc 1 199 0
  32 0000 0A4B     		ldr	r3, .L2
  33 0002 1A68     		ldr	r2, [r3]
  34 0004 42F00102 		orr	r2, r2, #1
  35 0008 1A60     		str	r2, [r3]
 200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  36              		.loc 1 202 0
  37 000a 0021     		movs	r1, #0
  38 000c 9960     		str	r1, [r3, #8]
 203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  39              		.loc 1 205 0
  40 000e 1A68     		ldr	r2, [r3]
  41 0010 22F08472 		bic	r2, r2, #17301504
  42 0014 22F48032 		bic	r2, r2, #65536
  43 0018 1A60     		str	r2, [r3]
 206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  44              		.loc 1 208 0
  45 001a 054A     		ldr	r2, .L2+4
  46 001c 5A60     		str	r2, [r3, #4]
 209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  47              		.loc 1 211 0
  48 001e 1A68     		ldr	r2, [r3]
  49 0020 22F48022 		bic	r2, r2, #262144
  50 0024 1A60     		str	r2, [r3]
 212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  51              		.loc 1 214 0
  52 0026 D960     		str	r1, [r3, #12]
  53 0028 7047     		bx	lr
  54              	.L3:
  55 002a 00BF     		.align	2
  56              	.L2:
  57 002c 00380240 		.word	1073887232
  58 0030 10300024 		.word	603992080
  59              		.cfi_endproc
  60              	.LFE110:
  62              		.align	2
  63              		.global	RCC_HSEConfig
  64              		.thumb
  65              		.thumb_func
  67              	RCC_HSEConfig:
  68              	.LFB111:
 215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  69              		.loc 1 238 0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74              	.LVL0:
 239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
  75              		.loc 1 243 0
  76 0034 024B     		ldr	r3, .L5
  77 0036 0022     		movs	r2, #0
  78 0038 1A70     		strb	r2, [r3]
 244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
  79              		.loc 1 246 0
  80 003a 1870     		strb	r0, [r3]
  81 003c 7047     		bx	lr
  82              	.L6:
  83 003e 00BF     		.align	2
  84              	.L5:
  85 0040 02380240 		.word	1073887234
  86              		.cfi_endproc
  87              	.LFE111:
  89              		.align	2
  90              		.global	RCC_AdjustHSICalibrationValue
  91              		.thumb
  92              		.thumb_func
  94              	RCC_AdjustHSICalibrationValue:
  95              	.LFB113:
 247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  96              		.loc 1 293 0
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 101              	.LVL1:
 294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 102              		.loc 1 298 0
 103 0044 034B     		ldr	r3, .L8
 104 0046 1A68     		ldr	r2, [r3]
 105              	.LVL2:
 299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 106              		.loc 1 301 0
 107 0048 22F0F802 		bic	r2, r2, #248
 108              	.LVL3:
 302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 109              		.loc 1 304 0
 110 004c 42EAC000 		orr	r0, r2, r0, lsl #3
 111              	.LVL4:
 305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 112              		.loc 1 307 0
 113 0050 1860     		str	r0, [r3]
 114 0052 7047     		bx	lr
 115              	.L9:
 116              		.align	2
 117              	.L8:
 118 0054 00380240 		.word	1073887232
 119              		.cfi_endproc
 120              	.LFE113:
 122              		.align	2
 123              		.global	RCC_HSICmd
 124              		.thumb
 125              		.thumb_func
 127              	RCC_HSICmd:
 128              	.LFB114:
 308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 129              		.loc 1 329 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 134              	.LVL5:
 330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 135              		.loc 1 333 0
 136 0058 014B     		ldr	r3, .L11
 137 005a 1860     		str	r0, [r3]
 138 005c 7047     		bx	lr
 139              	.L12:
 140 005e 00BF     		.align	2
 141              	.L11:
 142 0060 00004742 		.word	1111949312
 143              		.cfi_endproc
 144              	.LFE114:
 146              		.align	2
 147              		.global	RCC_LSEConfig
 148              		.thumb
 149              		.thumb_func
 151              	RCC_LSEConfig:
 152              	.LFB115:
 334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
 339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 153              		.loc 1 354 0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 0
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157              		@ link register save eliminated.
 158              	.LVL6:
 355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 159              		.loc 1 360 0
 160 0064 084B     		ldr	r3, .L17
 161 0066 0022     		movs	r2, #0
 162 0068 1A70     		strb	r2, [r3]
 361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 163              		.loc 1 363 0
 164 006a 1A70     		strb	r2, [r3]
 364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 165              		.loc 1 366 0
 166 006c 0128     		cmp	r0, #1
 167 006e 02D0     		beq	.L15
 168 0070 0428     		cmp	r0, #4
 169 0072 04D0     		beq	.L16
 170 0074 7047     		bx	lr
 171              	.L15:
 367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 172              		.loc 1 370 0
 173 0076 0122     		movs	r2, #1
 174 0078 034B     		ldr	r3, .L17
 175 007a 1A70     		strb	r2, [r3]
 371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 176              		.loc 1 371 0
 177 007c 7047     		bx	lr
 178              	.L16:
 372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 179              		.loc 1 374 0
 180 007e 0522     		movs	r2, #5
 181 0080 014B     		ldr	r3, .L17
 182 0082 1A70     		strb	r2, [r3]
 183 0084 7047     		bx	lr
 184              	.L18:
 185 0086 00BF     		.align	2
 186              	.L17:
 187 0088 70380240 		.word	1073887344
 188              		.cfi_endproc
 189              	.LFE115:
 191              		.align	2
 192              		.global	RCC_LSICmd
 193              		.thumb
 194              		.thumb_func
 196              	RCC_LSICmd:
 197              	.LFB116:
 375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 198              		.loc 1 394 0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 202              		@ link register save eliminated.
 203              	.LVL7:
 395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 204              		.loc 1 398 0
 205 008c 014B     		ldr	r3, .L20
 206 008e 1860     		str	r0, [r3]
 207 0090 7047     		bx	lr
 208              	.L21:
 209 0092 00BF     		.align	2
 210              	.L20:
 211 0094 800E4742 		.word	1111953024
 212              		.cfi_endproc
 213              	.LFE116:
 215              		.align	2
 216              		.global	RCC_PLLConfig
 217              		.thumb
 218              		.thumb_func
 220              	RCC_PLLConfig:
 221              	.LFB117:
 399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 222              		.loc 1 437 0
 223              		.cfi_startproc
 224              		@ args = 4, pretend = 0, frame = 0
 225              		@ frame_needed = 0, uses_anonymous_args = 0
 226              		@ link register save eliminated.
 227              	.LVL8:
 438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 228              		.loc 1 445 0
 229 0098 41EA8212 		orr	r2, r1, r2, lsl #6
 230              	.LVL9:
 231 009c 5B08     		lsrs	r3, r3, #1
 232              	.LVL10:
 233 009e 013B     		subs	r3, r3, #1
 234 00a0 42EA0342 		orr	r2, r2, r3, lsl #16
 235 00a4 1043     		orrs	r0, r0, r2
 236              	.LVL11:
 237 00a6 009B     		ldr	r3, [sp]
 238 00a8 40EA0363 		orr	r3, r0, r3, lsl #24
 239 00ac 0149     		ldr	r1, .L23
 240              	.LVL12:
 241 00ae 4B60     		str	r3, [r1, #4]
 242              	.LVL13:
 243 00b0 7047     		bx	lr
 244              	.L24:
 245 00b2 00BF     		.align	2
 246              	.L23:
 247 00b4 00380240 		.word	1073887232
 248              		.cfi_endproc
 249              	.LFE117:
 251              		.align	2
 252              		.global	RCC_PLLCmd
 253              		.thumb
 254              		.thumb_func
 256              	RCC_PLLCmd:
 257              	.LFB118:
 446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 258              		.loc 1 460 0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262              		@ link register save eliminated.
 263              	.LVL14:
 461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 264              		.loc 1 463 0
 265 00b8 014B     		ldr	r3, .L26
 266 00ba 1860     		str	r0, [r3]
 267 00bc 7047     		bx	lr
 268              	.L27:
 269 00be 00BF     		.align	2
 270              	.L26:
 271 00c0 60004742 		.word	1111949408
 272              		.cfi_endproc
 273              	.LFE118:
 275              		.align	2
 276              		.global	RCC_PLLI2SConfig
 277              		.thumb
 278              		.thumb_func
 280              	RCC_PLLI2SConfig:
 281              	.LFB119:
 464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 192 and 432.
 475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 192 and 432 MHz.
 477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 282              		.loc 1 486 0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 287              	.LVL15:
 487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 288              		.loc 1 491 0
 289 00c4 0907     		lsls	r1, r1, #28
 290              	.LVL16:
 291 00c6 41EA8010 		orr	r0, r1, r0, lsl #6
 292              	.LVL17:
 293 00ca 024B     		ldr	r3, .L29
 294 00cc C3F88400 		str	r0, [r3, #132]
 295 00d0 7047     		bx	lr
 296              	.L30:
 297 00d2 00BF     		.align	2
 298              	.L29:
 299 00d4 00380240 		.word	1073887232
 300              		.cfi_endproc
 301              	.LFE119:
 303              		.align	2
 304              		.global	RCC_PLLI2SCmd
 305              		.thumb
 306              		.thumb_func
 308              	RCC_PLLI2SCmd:
 309              	.LFB120:
 492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 310              		.loc 1 501 0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 0
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 314              		@ link register save eliminated.
 315              	.LVL18:
 502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 316              		.loc 1 504 0
 317 00d8 014B     		ldr	r3, .L32
 318 00da 1860     		str	r0, [r3]
 319 00dc 7047     		bx	lr
 320              	.L33:
 321 00de 00BF     		.align	2
 322              	.L32:
 323 00e0 68004742 		.word	1111949416
 324              		.cfi_endproc
 325              	.LFE120:
 327              		.align	2
 328              		.global	RCC_ClockSecuritySystemCmd
 329              		.thumb
 330              		.thumb_func
 332              	RCC_ClockSecuritySystemCmd:
 333              	.LFB121:
 505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 334              		.loc 1 519 0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              		@ link register save eliminated.
 339              	.LVL19:
 520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 340              		.loc 1 522 0
 341 00e4 014B     		ldr	r3, .L35
 342 00e6 1860     		str	r0, [r3]
 343 00e8 7047     		bx	lr
 344              	.L36:
 345 00ea 00BF     		.align	2
 346              	.L35:
 347 00ec 4C004742 		.word	1111949388
 348              		.cfi_endproc
 349              	.LFE121:
 351              		.align	2
 352              		.global	RCC_MCO1Config
 353              		.thumb
 354              		.thumb_func
 356              	RCC_MCO1Config:
 357              	.LFB122:
 523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 358              		.loc 1 544 0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 363              	.LVL20:
 545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 364              		.loc 1 551 0
 365 00f0 034B     		ldr	r3, .L38
 366 00f2 9A68     		ldr	r2, [r3, #8]
 367              	.LVL21:
 552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 368              		.loc 1 554 0
 369 00f4 22F0EC62 		bic	r2, r2, #123731968
 370              	.LVL22:
 555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 371              		.loc 1 557 0
 372 00f8 0143     		orrs	r1, r1, r0
 373              	.LVL23:
 374 00fa 0A43     		orrs	r2, r2, r1
 375              	.LVL24:
 558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 376              		.loc 1 560 0
 377 00fc 9A60     		str	r2, [r3, #8]
 378 00fe 7047     		bx	lr
 379              	.L39:
 380              		.align	2
 381              	.L38:
 382 0100 00380240 		.word	1073887232
 383              		.cfi_endproc
 384              	.LFE122:
 386              		.align	2
 387              		.global	RCC_MCO2Config
 388              		.thumb
 389              		.thumb_func
 391              	RCC_MCO2Config:
 392              	.LFB123:
 561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source
 570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 393              		.loc 1 582 0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397              		@ link register save eliminated.
 398              	.LVL25:
 583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 399              		.loc 1 589 0
 400 0104 034B     		ldr	r3, .L41
 401 0106 9A68     		ldr	r2, [r3, #8]
 402              	.LVL26:
 590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 403              		.loc 1 592 0
 404 0108 22F07842 		bic	r2, r2, #-134217728
 405              	.LVL27:
 593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 406              		.loc 1 595 0
 407 010c 0143     		orrs	r1, r1, r0
 408              	.LVL28:
 409 010e 0A43     		orrs	r2, r2, r1
 410              	.LVL29:
 596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;  
 411              		.loc 1 598 0
 412 0110 9A60     		str	r2, [r3, #8]
 413 0112 7047     		bx	lr
 414              	.L42:
 415              		.align	2
 416              	.L41:
 417 0114 00380240 		.word	1073887232
 418              		.cfi_endproc
 419              	.LFE123:
 421              		.align	2
 422              		.global	RCC_SYSCLKConfig
 423              		.thumb
 424              		.thumb_func
 426              	RCC_SYSCLKConfig:
 427              	.LFB124:
 599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              System, AHB and APB busses clocks configuration functions
 611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the System, AHB, APB1 and 
 614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   APB2 busses clocks.
 615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      HSE and PLL.
 618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      The AHB clock (HCLK) is derived from System clock through configurable prescaler
 619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
 620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
 621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      configurable prescalers and used to clock the peripherals mapped on these busses.
 622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @note All the peripheral clocks are derived from the System clock (SYSCLK) except:
 625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from an external clock mapped on the I2S_CKIN pin. 
 627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You have to use RCC_I2SCLKConfig() function to configure this clock. 
 628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           functions to configure this clock. 
 631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
 632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to work correctly, while the SDIO require a frequency equal or lower than
 633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           to 48. This clock is derived of the main PLL through PLLQ divider.
 634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        - IWDG clock which is always the LSI clock.
 635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
 636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
 637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      Depending on the device voltage range, the maximum frequency should be 
 638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      adapted accordingly:
 639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+     
 640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|     
 642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+    
 661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    @note When VOS bit (in PWR_CR register) is reset to '0, the maximum value of HCLK is 144 MHz.
 662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
 676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
 678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
 679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
 680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI:    HSI selected as system clock source
 683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
 684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
 685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 428              		.loc 1 688 0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 433              	.LVL30:
 689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 434              		.loc 1 694 0
 435 0118 034B     		ldr	r3, .L44
 436 011a 9A68     		ldr	r2, [r3, #8]
 437              	.LVL31:
 695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
 697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 438              		.loc 1 697 0
 439 011c 22F00302 		bic	r2, r2, #3
 440              	.LVL32:
 698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 441              		.loc 1 700 0
 442 0120 1043     		orrs	r0, r0, r2
 443              	.LVL33:
 701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 444              		.loc 1 703 0
 445 0122 9860     		str	r0, [r3, #8]
 446 0124 7047     		bx	lr
 447              	.L45:
 448 0126 00BF     		.align	2
 449              	.L44:
 450 0128 00380240 		.word	1073887232
 451              		.cfi_endproc
 452              	.LFE124:
 454              		.align	2
 455              		.global	RCC_GetSYSCLKSource
 456              		.thumb
 457              		.thumb_func
 459              	RCC_GetSYSCLKSource:
 460              	.LFB125:
 704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
 708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
 710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
 711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
 712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
 713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock
 714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 461              		.loc 1 716 0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              		@ link register save eliminated.
 717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 466              		.loc 1 717 0
 467 012c 024B     		ldr	r3, .L47
 468 012e 9868     		ldr	r0, [r3, #8]
 718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 469              		.loc 1 718 0
 470 0130 00F00C00 		and	r0, r0, #12
 471 0134 7047     		bx	lr
 472              	.L48:
 473 0136 00BF     		.align	2
 474              	.L47:
 475 0138 00380240 		.word	1073887232
 476              		.cfi_endproc
 477              	.LFE125:
 479              		.align	2
 480              		.global	RCC_HCLKConfig
 481              		.thumb
 482              		.thumb_func
 484              	RCC_HCLKConfig:
 485              	.LFB126:
 719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
 724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
 725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
 726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
 728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 486              		.loc 1 741 0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 0
 489              		@ frame_needed = 0, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 491              	.LVL34:
 742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 492              		.loc 1 747 0
 493 013c 034B     		ldr	r3, .L50
 494 013e 9A68     		ldr	r2, [r3, #8]
 495              	.LVL35:
 748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
 750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 496              		.loc 1 750 0
 497 0140 22F0F002 		bic	r2, r2, #240
 498              	.LVL36:
 751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 499              		.loc 1 753 0
 500 0144 1043     		orrs	r0, r0, r2
 501              	.LVL37:
 754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 502              		.loc 1 756 0
 503 0146 9860     		str	r0, [r3, #8]
 504 0148 7047     		bx	lr
 505              	.L51:
 506 014a 00BF     		.align	2
 507              	.L50:
 508 014c 00380240 		.word	1073887232
 509              		.cfi_endproc
 510              	.LFE126:
 512              		.align	2
 513              		.global	RCC_PCLK1Config
 514              		.thumb
 515              		.thumb_func
 517              	RCC_PCLK1Config:
 518              	.LFB127:
 757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
 766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
 767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
 768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
 769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 519              		.loc 1 773 0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 0
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 523              		@ link register save eliminated.
 524              	.LVL38:
 774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 525              		.loc 1 779 0
 526 0150 034B     		ldr	r3, .L53
 527 0152 9A68     		ldr	r2, [r3, #8]
 528              	.LVL39:
 780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
 782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 529              		.loc 1 782 0
 530 0154 22F4E052 		bic	r2, r2, #7168
 531              	.LVL40:
 783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 532              		.loc 1 785 0
 533 0158 1043     		orrs	r0, r0, r2
 534              	.LVL41:
 786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 535              		.loc 1 788 0
 536 015a 9860     		str	r0, [r3, #8]
 537 015c 7047     		bx	lr
 538              	.L54:
 539 015e 00BF     		.align	2
 540              	.L53:
 541 0160 00380240 		.word	1073887232
 542              		.cfi_endproc
 543              	.LFE127:
 545              		.align	2
 546              		.global	RCC_PCLK2Config
 547              		.thumb
 548              		.thumb_func
 550              	RCC_PCLK2Config:
 551              	.LFB128:
 789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 790:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 791:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 792:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 793:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 794:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
 795:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
 797:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
 798:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
 799:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
 800:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 801:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 802:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 804:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 552              		.loc 1 804 0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 0
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 556              		@ link register save eliminated.
 557              	.LVL42:
 805:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 806:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 807:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 808:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 809:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 810:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 558              		.loc 1 810 0
 559 0164 034B     		ldr	r3, .L56
 560 0166 9A68     		ldr	r2, [r3, #8]
 561              	.LVL43:
 811:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 812:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
 813:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 562              		.loc 1 813 0
 563 0168 22F46042 		bic	r2, r2, #57344
 564              	.LVL44:
 814:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 815:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 816:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 565              		.loc 1 816 0
 566 016c 42EAC000 		orr	r0, r2, r0, lsl #3
 567              	.LVL45:
 817:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 818:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 819:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 568              		.loc 1 819 0
 569 0170 9860     		str	r0, [r3, #8]
 570 0172 7047     		bx	lr
 571              	.L57:
 572              		.align	2
 573              	.L56:
 574 0174 00380240 		.word	1073887232
 575              		.cfi_endproc
 576              	.LFE128:
 578              		.align	2
 579              		.global	RCC_GetClocksFreq
 580              		.thumb
 581              		.thumb_func
 583              	RCC_GetClocksFreq:
 584              	.LFB129:
 820:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 821:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 822:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 823:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
 824:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.       
 825:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 826:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 827:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 828:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
 829:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 830:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 831:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
 832:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
 833:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 834:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 835:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
 836:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 837:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 838:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 839:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
 840:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
 841:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 842:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
 843:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 844:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 845:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
 846:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
 847:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
 848:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 849:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
 850:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
 851:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
 852:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 853:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 854:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 855:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 856:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 585              		.loc 1 856 0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589              		@ link register save eliminated.
 590              	.LVL46:
 591 0178 10B4     		push	{r4}
 592              		.cfi_def_cfa_offset 4
 593              		.cfi_offset 4, -4
 594              	.LVL47:
 857:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 858:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 859:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 860:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 595              		.loc 1 860 0
 596 017a 254B     		ldr	r3, .L67
 597 017c 9B68     		ldr	r3, [r3, #8]
 598 017e 03F00C03 		and	r3, r3, #12
 599              	.LVL48:
 861:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 862:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 600              		.loc 1 862 0
 601 0182 042B     		cmp	r3, #4
 602 0184 05D0     		beq	.L60
 603 0186 082B     		cmp	r3, #8
 604 0188 06D0     		beq	.L61
 605 018a 0BBB     		cbnz	r3, .L66
 863:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 864:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x00:  /* HSI used as system clock source */
 865:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 606              		.loc 1 865 0
 607 018c 214B     		ldr	r3, .L67+4
 608              	.LVL49:
 609 018e 0360     		str	r3, [r0]
 866:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 610              		.loc 1 866 0
 611 0190 20E0     		b	.L63
 612              	.LVL50:
 613              	.L60:
 867:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x04:  /* HSE used as system clock  source */
 868:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 614              		.loc 1 868 0
 615 0192 214B     		ldr	r3, .L67+8
 616              	.LVL51:
 617 0194 0360     		str	r3, [r0]
 869:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 618              		.loc 1 869 0
 619 0196 1DE0     		b	.L63
 620              	.LVL52:
 621              	.L61:
 870:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case 0x08:  /* PLL used as system clock  source */
 871:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 872:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 873:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          SYSCLK = PLL_VCO / PLLP
 874:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          */    
 875:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 622              		.loc 1 875 0
 623 0198 1D4B     		ldr	r3, .L67
 624              	.LVL53:
 625 019a 5A68     		ldr	r2, [r3, #4]
 626              	.LVL54:
 876:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 627              		.loc 1 876 0
 628 019c 5B68     		ldr	r3, [r3, #4]
 629 019e 03F03F03 		and	r3, r3, #63
 630              	.LVL55:
 877:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       
 878:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       if (pllsource != 0)
 631              		.loc 1 878 0
 632 01a2 12F4800F 		tst	r2, #4194304
 879:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 880:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSE used as PLL clock source */
 881:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 633              		.loc 1 881 0
 634 01a6 14BF     		ite	ne
 635 01a8 1B4A     		ldrne	r2, .L67+8
 636              	.LVL56:
 882:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 883:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       else
 884:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       {
 885:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         /* HSI used as PLL clock source */
 886:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 637              		.loc 1 886 0
 638 01aa 1A4A     		ldreq	r2, .L67+4
 639 01ac B2FBF3F3 		udiv	r3, r2, r3
 640              	.LVL57:
 641 01b0 174A     		ldr	r2, .L67
 642 01b2 5268     		ldr	r2, [r2, #4]
 643 01b4 C2F38812 		ubfx	r2, r2, #6, #9
 644 01b8 02FB03F3 		mul	r3, r2, r3
 645              	.LVL58:
 887:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       }
 888:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 889:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 646              		.loc 1 889 0
 647 01bc 144A     		ldr	r2, .L67
 648 01be 5268     		ldr	r2, [r2, #4]
 649 01c0 C2F30142 		ubfx	r2, r2, #16, #2
 650 01c4 0132     		adds	r2, r2, #1
 651 01c6 5200     		lsls	r2, r2, #1
 652              	.LVL59:
 890:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 653              		.loc 1 890 0
 654 01c8 B3FBF2F3 		udiv	r3, r3, r2
 655              	.LVL60:
 656 01cc 0360     		str	r3, [r0]
 891:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 657              		.loc 1 891 0
 658 01ce 01E0     		b	.L63
 659              	.LVL61:
 660              	.L66:
 892:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 893:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 661              		.loc 1 893 0
 662 01d0 104B     		ldr	r3, .L67+4
 663              	.LVL62:
 664 01d2 0360     		str	r3, [r0]
 665              	.LVL63:
 666              	.L63:
 894:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 895:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 896:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 897:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 898:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
 899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 667              		.loc 1 899 0
 668 01d4 0E49     		ldr	r1, .L67
 669 01d6 8B68     		ldr	r3, [r1, #8]
 670              	.LVL64:
 900:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 671              		.loc 1 900 0
 672 01d8 C3F30313 		ubfx	r3, r3, #4, #4
 673              	.LVL65:
 901:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 674              		.loc 1 901 0
 675 01dc 0F4A     		ldr	r2, .L67+12
 676 01de D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 677              	.LVL66:
 678 01e0 DBB2     		uxtb	r3, r3
 679              	.LVL67:
 902:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
 903:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 680              		.loc 1 903 0
 681 01e2 0468     		ldr	r4, [r0]
 682 01e4 24FA03F3 		lsr	r3, r4, r3
 683              	.LVL68:
 684 01e8 4360     		str	r3, [r0, #4]
 904:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 905:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
 906:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 685              		.loc 1 906 0
 686 01ea 8C68     		ldr	r4, [r1, #8]
 687              	.LVL69:
 907:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 688              		.loc 1 907 0
 689 01ec C4F38224 		ubfx	r4, r4, #10, #3
 690              	.LVL70:
 908:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 691              		.loc 1 908 0
 692 01f0 145D     		ldrb	r4, [r2, r4]	@ zero_extendqisi2
 693              	.LVL71:
 694 01f2 E4B2     		uxtb	r4, r4
 695              	.LVL72:
 909:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
 910:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 696              		.loc 1 910 0
 697 01f4 23FA04F4 		lsr	r4, r3, r4
 698              	.LVL73:
 699 01f8 8460     		str	r4, [r0, #8]
 911:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 912:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
 913:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 700              		.loc 1 913 0
 701 01fa 8968     		ldr	r1, [r1, #8]
 702              	.LVL74:
 914:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 703              		.loc 1 914 0
 704 01fc C1F34231 		ubfx	r1, r1, #13, #3
 705              	.LVL75:
 915:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 706              		.loc 1 915 0
 707 0200 525C     		ldrb	r2, [r2, r1]	@ zero_extendqisi2
 708 0202 D2B2     		uxtb	r2, r2
 709              	.LVL76:
 916:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
 917:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 710              		.loc 1 917 0
 711 0204 D340     		lsrs	r3, r3, r2
 712 0206 C360     		str	r3, [r0, #12]
 918:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 713              		.loc 1 918 0
 714 0208 5DF8044B 		ldr	r4, [sp], #4
 715 020c 7047     		bx	lr
 716              	.L68:
 717 020e 00BF     		.align	2
 718              	.L67:
 719 0210 00380240 		.word	1073887232
 720 0214 0024F400 		.word	16000000
 721 0218 00127A00 		.word	8000000
 722 021c 00000000 		.word	.LANCHOR0
 723              		.cfi_endproc
 724              	.LFE129:
 726              		.align	2
 727              		.global	RCC_RTCCLKConfig
 728              		.thumb
 729              		.thumb_func
 731              	RCC_RTCCLKConfig:
 732              	.LFB130:
 919:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 920:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 921:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 922:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 923:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 924:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
 925:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
 926:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 927:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 928:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 929:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Peripheral clocks configuration functions
 930:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 931:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 932:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   This section provide functions allowing to configure the Peripheral clocks. 
 933:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 934:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
 935:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 936:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   2. After restart from Reset or wakeup from STANDBY, all peripherals are off
 937:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      except internal SRAM, Flash and JTAG. Before to start using a peripheral you
 938:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
 939:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
 940:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 941:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   3. To reset the peripherals configuration (to the default state after device reset)
 942:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
 943:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphResetCmd() functions.
 944:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 945:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   4. To further reduce power consumption in SLEEP mode the peripheral clocks can
 946:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      be disabled prior to executing the WFI or WFE instructions. You can do this
 947:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
 948:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      RCC_APB1PeriphClockLPModeCmd() functions.  
 949:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 950:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
 951:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 952:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 953:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 954:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 955:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 956:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
 957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
 958:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
 959:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
 960:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
 961:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
 962:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
 963:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 965:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 966:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 967:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 968:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
 969:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
 970:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 971:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
 972:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
 973:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
 974:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
 975:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
 976:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
 977:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 978:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 979:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 980:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 981:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 733              		.loc 1 981 0
 734              		.cfi_startproc
 735              		@ args = 0, pretend = 0, frame = 0
 736              		@ frame_needed = 0, uses_anonymous_args = 0
 737              		@ link register save eliminated.
 738              	.LVL77:
 982:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 983:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 984:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 985:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 986:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 987:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 739              		.loc 1 987 0
 740 0220 00F44073 		and	r3, r0, #768
 741 0224 B3F5407F 		cmp	r3, #768
 742 0228 09D1     		bne	.L70
 988:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
 989:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
 743              		.loc 1 989 0
 744 022a 084A     		ldr	r2, .L71
 745 022c 9168     		ldr	r1, [r2, #8]
 746              	.LVL78:
 990:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 991:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
 992:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
 747              		.loc 1 992 0
 748 022e 21F4F811 		bic	r1, r1, #2031616
 749              	.LVL79:
 993:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 994:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
 995:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 750              		.loc 1 995 0
 751 0232 20F07043 		bic	r3, r0, #-268435456
 752 0236 23F44073 		bic	r3, r3, #768
 753 023a 0B43     		orrs	r3, r3, r1
 754              	.LVL80:
 996:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 997:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
 998:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
 755              		.loc 1 998 0
 756 023c 9360     		str	r3, [r2, #8]
 757              	.LVL81:
 758              	.L70:
 999:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1000:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1001:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1002:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 759              		.loc 1 1002 0
 760 023e 034B     		ldr	r3, .L71
 761 0240 1A6F     		ldr	r2, [r3, #112]
 762 0242 C0F30B00 		ubfx	r0, r0, #0, #12
 763              	.LVL82:
 764 0246 1043     		orrs	r0, r0, r2
 765 0248 1867     		str	r0, [r3, #112]
 766 024a 7047     		bx	lr
 767              	.L72:
 768              		.align	2
 769              	.L71:
 770 024c 00380240 		.word	1073887232
 771              		.cfi_endproc
 772              	.LFE130:
 774              		.align	2
 775              		.global	RCC_RTCCLKCmd
 776              		.thumb
 777              		.thumb_func
 779              	RCC_RTCCLKCmd:
 780              	.LFB131:
1003:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1004:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1005:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1006:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1007:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1008:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1009:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1010:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1011:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1012:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1013:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 781              		.loc 1 1013 0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785              		@ link register save eliminated.
 786              	.LVL83:
1014:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1015:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1016:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1017:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 787              		.loc 1 1017 0
 788 0250 014B     		ldr	r3, .L74
 789 0252 1860     		str	r0, [r3]
 790 0254 7047     		bx	lr
 791              	.L75:
 792 0256 00BF     		.align	2
 793              	.L74:
 794 0258 3C0E4742 		.word	1111952956
 795              		.cfi_endproc
 796              	.LFE131:
 798              		.align	2
 799              		.global	RCC_BackupResetCmd
 800              		.thumb
 801              		.thumb_func
 803              	RCC_BackupResetCmd:
 804              	.LFB132:
1018:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1019:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1020:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1021:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1022:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1023:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1024:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1025:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1026:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1027:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1028:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1029:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1030:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 805              		.loc 1 1030 0
 806              		.cfi_startproc
 807              		@ args = 0, pretend = 0, frame = 0
 808              		@ frame_needed = 0, uses_anonymous_args = 0
 809              		@ link register save eliminated.
 810              	.LVL84:
1031:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1032:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1033:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 811              		.loc 1 1033 0
 812 025c 014B     		ldr	r3, .L77
 813 025e 1860     		str	r0, [r3]
 814 0260 7047     		bx	lr
 815              	.L78:
 816 0262 00BF     		.align	2
 817              	.L77:
 818 0264 400E4742 		.word	1111952960
 819              		.cfi_endproc
 820              	.LFE132:
 822              		.align	2
 823              		.global	RCC_I2SCLKConfig
 824              		.thumb
 825              		.thumb_func
 827              	RCC_I2SCLKConfig:
 828              	.LFB133:
1034:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1035:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1036:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1037:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1038:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1039:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1040:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1041:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1042:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1043:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1044:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1045:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1046:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1047:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 829              		.loc 1 1047 0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833              		@ link register save eliminated.
 834              	.LVL85:
1048:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1049:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1050:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1051:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 835              		.loc 1 1051 0
 836 0268 014B     		ldr	r3, .L80
 837 026a 1860     		str	r0, [r3]
 838 026c 7047     		bx	lr
 839              	.L81:
 840 026e 00BF     		.align	2
 841              	.L80:
 842 0270 5C014742 		.word	1111949660
 843              		.cfi_endproc
 844              	.LFE133:
 846              		.align	2
 847              		.global	RCC_AHB1PeriphClockCmd
 848              		.thumb
 849              		.thumb_func
 851              	RCC_AHB1PeriphClockCmd:
 852              	.LFB134:
1052:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1053:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1054:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1055:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
1056:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1057:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1058:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
1059:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1060:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1061:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1062:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1063:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1064:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1065:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1066:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1067:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1068:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1069:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1070:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1071:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1072:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
1073:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1074:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1075:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1076:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1077:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1078:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1079:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1080:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1081:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1082:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1083:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1084:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1085:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1086:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 853              		.loc 1 1086 0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 0
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		@ link register save eliminated.
 858              	.LVL86:
1087:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1088:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
1089:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1090:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1091:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 859              		.loc 1 1091 0
 860 0274 21B1     		cbz	r1, .L83
1092:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1093:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 861              		.loc 1 1093 0
 862 0276 054B     		ldr	r3, .L85
 863 0278 1A6B     		ldr	r2, [r3, #48]
 864 027a 1043     		orrs	r0, r0, r2
 865              	.LVL87:
 866 027c 1863     		str	r0, [r3, #48]
 867 027e 7047     		bx	lr
 868              	.LVL88:
 869              	.L83:
1094:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1095:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1096:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1097:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 870              		.loc 1 1097 0
 871 0280 024B     		ldr	r3, .L85
 872 0282 1A6B     		ldr	r2, [r3, #48]
 873 0284 22EA0000 		bic	r0, r2, r0
 874              	.LVL89:
 875 0288 1863     		str	r0, [r3, #48]
 876 028a 7047     		bx	lr
 877              	.L86:
 878              		.align	2
 879              	.L85:
 880 028c 00380240 		.word	1073887232
 881              		.cfi_endproc
 882              	.LFE134:
 884              		.align	2
 885              		.global	RCC_AHB2PeriphClockCmd
 886              		.thumb
 887              		.thumb_func
 889              	RCC_AHB2PeriphClockCmd:
 890              	.LFB135:
1098:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1099:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
1103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 891              		.loc 1 1118 0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895              		@ link register save eliminated.
 896              	.LVL90:
1119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 897              		.loc 1 1123 0
 898 0290 21B1     		cbz	r1, .L88
1124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 899              		.loc 1 1125 0
 900 0292 054B     		ldr	r3, .L90
 901 0294 5A6B     		ldr	r2, [r3, #52]
 902 0296 1043     		orrs	r0, r0, r2
 903              	.LVL91:
 904 0298 5863     		str	r0, [r3, #52]
 905 029a 7047     		bx	lr
 906              	.LVL92:
 907              	.L88:
1126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 908              		.loc 1 1129 0
 909 029c 024B     		ldr	r3, .L90
 910 029e 5A6B     		ldr	r2, [r3, #52]
 911 02a0 22EA0000 		bic	r0, r2, r0
 912              	.LVL93:
 913 02a4 5863     		str	r0, [r3, #52]
 914 02a6 7047     		bx	lr
 915              	.L91:
 916              		.align	2
 917              	.L90:
 918 02a8 00380240 		.word	1073887232
 919              		.cfi_endproc
 920              	.LFE135:
 922              		.align	2
 923              		.global	RCC_AHB3PeriphClockCmd
 924              		.thumb
 925              		.thumb_func
 927              	RCC_AHB3PeriphClockCmd:
 928              	.LFB136:
1130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
1135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 929              		.loc 1 1145 0
 930              		.cfi_startproc
 931              		@ args = 0, pretend = 0, frame = 0
 932              		@ frame_needed = 0, uses_anonymous_args = 0
 933              		@ link register save eliminated.
 934              	.LVL94:
1146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
1148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 935              		.loc 1 1150 0
 936 02ac 21B1     		cbz	r1, .L93
1151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 937              		.loc 1 1152 0
 938 02ae 054B     		ldr	r3, .L95
 939 02b0 9A6B     		ldr	r2, [r3, #56]
 940 02b2 1043     		orrs	r0, r0, r2
 941              	.LVL95:
 942 02b4 9863     		str	r0, [r3, #56]
 943 02b6 7047     		bx	lr
 944              	.LVL96:
 945              	.L93:
1153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 946              		.loc 1 1156 0
 947 02b8 024B     		ldr	r3, .L95
 948 02ba 9A6B     		ldr	r2, [r3, #56]
 949 02bc 22EA0000 		bic	r0, r2, r0
 950              	.LVL97:
 951 02c0 9863     		str	r0, [r3, #56]
 952 02c2 7047     		bx	lr
 953              	.L96:
 954              		.align	2
 955              	.L95:
 956 02c4 00380240 		.word	1073887232
 957              		.cfi_endproc
 958              	.LFE136:
 960              		.align	2
 961              		.global	RCC_APB1PeriphClockCmd
 962              		.thumb
 963              		.thumb_func
 965              	RCC_APB1PeriphClockCmd:
 966              	.LFB137:
1157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
1165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 967              		.loc 1 1195 0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 972              	.LVL98:
1196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
1198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 973              		.loc 1 1200 0
 974 02c8 21B1     		cbz	r1, .L98
1201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 975              		.loc 1 1202 0
 976 02ca 054B     		ldr	r3, .L100
 977 02cc 1A6C     		ldr	r2, [r3, #64]
 978 02ce 1043     		orrs	r0, r0, r2
 979              	.LVL99:
 980 02d0 1864     		str	r0, [r3, #64]
 981 02d2 7047     		bx	lr
 982              	.LVL100:
 983              	.L98:
1203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 984              		.loc 1 1206 0
 985 02d4 024B     		ldr	r3, .L100
 986 02d6 1A6C     		ldr	r2, [r3, #64]
 987 02d8 22EA0000 		bic	r0, r2, r0
 988              	.LVL101:
 989 02dc 1864     		str	r0, [r3, #64]
 990 02de 7047     		bx	lr
 991              	.L101:
 992              		.align	2
 993              	.L100:
 994 02e0 00380240 		.word	1073887232
 995              		.cfi_endproc
 996              	.LFE137:
 998              		.align	2
 999              		.global	RCC_APB2PeriphClockCmd
 1000              		.thumb
 1001              		.thumb_func
 1003              	RCC_APB2PeriphClockCmd:
 1004              	.LFB138:
1207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
1213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
1214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
1215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1005              		.loc 1 1235 0
 1006              		.cfi_startproc
 1007              		@ args = 0, pretend = 0, frame = 0
 1008              		@ frame_needed = 0, uses_anonymous_args = 0
 1009              		@ link register save eliminated.
 1010              	.LVL102:
1236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1011              		.loc 1 1240 0
 1012 02e4 21B1     		cbz	r1, .L103
1241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1013              		.loc 1 1242 0
 1014 02e6 054B     		ldr	r3, .L105
 1015 02e8 5A6C     		ldr	r2, [r3, #68]
 1016 02ea 1043     		orrs	r0, r0, r2
 1017              	.LVL103:
 1018 02ec 5864     		str	r0, [r3, #68]
 1019 02ee 7047     		bx	lr
 1020              	.LVL104:
 1021              	.L103:
1243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1022              		.loc 1 1246 0
 1023 02f0 024B     		ldr	r3, .L105
 1024 02f2 5A6C     		ldr	r2, [r3, #68]
 1025 02f4 22EA0000 		bic	r0, r2, r0
 1026              	.LVL105:
 1027 02f8 5864     		str	r0, [r3, #68]
 1028 02fa 7047     		bx	lr
 1029              	.L106:
 1030              		.align	2
 1031              	.L105:
 1032 02fc 00380240 		.word	1073887232
 1033              		.cfi_endproc
 1034              	.LFE138:
 1036              		.align	2
 1037              		.global	RCC_AHB1PeriphResetCmd
 1038              		.thumb
 1039              		.thumb_func
 1041              	RCC_AHB1PeriphResetCmd:
 1042              	.LFB139:
1247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
1252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
1253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
1255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
1256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
1257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
1258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
1259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
1260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
1262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
1263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
1264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
1265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
1266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
1267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
1268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                  
1269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1043              		.loc 1 1274 0
 1044              		.cfi_startproc
 1045              		@ args = 0, pretend = 0, frame = 0
 1046              		@ frame_needed = 0, uses_anonymous_args = 0
 1047              		@ link register save eliminated.
 1048              	.LVL106:
1275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
1277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1049              		.loc 1 1279 0
 1050 0300 21B1     		cbz	r1, .L108
1280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1051              		.loc 1 1281 0
 1052 0302 054B     		ldr	r3, .L110
 1053 0304 1A69     		ldr	r2, [r3, #16]
 1054 0306 1043     		orrs	r0, r0, r2
 1055              	.LVL107:
 1056 0308 1861     		str	r0, [r3, #16]
 1057 030a 7047     		bx	lr
 1058              	.LVL108:
 1059              	.L108:
1282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1060              		.loc 1 1285 0
 1061 030c 024B     		ldr	r3, .L110
 1062 030e 1A69     		ldr	r2, [r3, #16]
 1063 0310 22EA0000 		bic	r0, r2, r0
 1064              	.LVL109:
 1065 0314 1861     		str	r0, [r3, #16]
 1066 0316 7047     		bx	lr
 1067              	.L111:
 1068              		.align	2
 1069              	.L110:
 1070 0318 00380240 		.word	1073887232
 1071              		.cfi_endproc
 1072              	.LFE139:
 1074              		.align	2
 1075              		.global	RCC_AHB2PeriphResetCmd
 1076              		.thumb
 1077              		.thumb_func
 1079              	RCC_AHB2PeriphResetCmd:
 1080              	.LFB140:
1286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
1291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
1292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
1298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1081              		.loc 1 1303 0
 1082              		.cfi_startproc
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
 1085              		@ link register save eliminated.
 1086              	.LVL110:
1304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1087              		.loc 1 1308 0
 1088 031c 21B1     		cbz	r1, .L113
1309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1089              		.loc 1 1310 0
 1090 031e 054B     		ldr	r3, .L115
 1091 0320 5A69     		ldr	r2, [r3, #20]
 1092 0322 1043     		orrs	r0, r0, r2
 1093              	.LVL111:
 1094 0324 5861     		str	r0, [r3, #20]
 1095 0326 7047     		bx	lr
 1096              	.LVL112:
 1097              	.L113:
1311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1098              		.loc 1 1314 0
 1099 0328 024B     		ldr	r3, .L115
 1100 032a 5A69     		ldr	r2, [r3, #20]
 1101 032c 22EA0000 		bic	r0, r2, r0
 1102              	.LVL113:
 1103 0330 5861     		str	r0, [r3, #20]
 1104 0332 7047     		bx	lr
 1105              	.L116:
 1106              		.align	2
 1107              	.L115:
 1108 0334 00380240 		.word	1073887232
 1109              		.cfi_endproc
 1110              	.LFE140:
 1112              		.align	2
 1113              		.global	RCC_AHB3PeriphResetCmd
 1114              		.thumb
 1115              		.thumb_func
 1117              	RCC_AHB3PeriphResetCmd:
 1118              	.LFB141:
1315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
1320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
1321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1119              		.loc 1 1327 0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
 1124              	.LVL114:
1328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1125              		.loc 1 1332 0
 1126 0338 21B1     		cbz	r1, .L118
1333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1127              		.loc 1 1334 0
 1128 033a 054B     		ldr	r3, .L120
 1129 033c 9A69     		ldr	r2, [r3, #24]
 1130 033e 1043     		orrs	r0, r0, r2
 1131              	.LVL115:
 1132 0340 9861     		str	r0, [r3, #24]
 1133 0342 7047     		bx	lr
 1134              	.LVL116:
 1135              	.L118:
1335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1136              		.loc 1 1338 0
 1137 0344 024B     		ldr	r3, .L120
 1138 0346 9A69     		ldr	r2, [r3, #24]
 1139 0348 22EA0000 		bic	r0, r2, r0
 1140              	.LVL117:
 1141 034c 9861     		str	r0, [r3, #24]
 1142 034e 7047     		bx	lr
 1143              	.L121:
 1144              		.align	2
 1145              	.L120:
 1146 0350 00380240 		.word	1073887232
 1147              		.cfi_endproc
 1148              	.LFE141:
 1150              		.align	2
 1151              		.global	RCC_APB1PeriphResetCmd
 1152              		.thumb
 1153              		.thumb_func
 1155              	RCC_APB1PeriphResetCmd:
 1156              	.LFB142:
1339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1157              		.loc 1 1374 0
 1158              		.cfi_startproc
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		@ link register save eliminated.
 1162              	.LVL118:
1375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1163              		.loc 1 1378 0
 1164 0354 21B1     		cbz	r1, .L123
1379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1165              		.loc 1 1380 0
 1166 0356 054B     		ldr	r3, .L125
 1167 0358 1A6A     		ldr	r2, [r3, #32]
 1168 035a 1043     		orrs	r0, r0, r2
 1169              	.LVL119:
 1170 035c 1862     		str	r0, [r3, #32]
 1171 035e 7047     		bx	lr
 1172              	.LVL120:
 1173              	.L123:
1381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1174              		.loc 1 1384 0
 1175 0360 024B     		ldr	r3, .L125
 1176 0362 1A6A     		ldr	r2, [r3, #32]
 1177 0364 22EA0000 		bic	r0, r2, r0
 1178              	.LVL121:
 1179 0368 1862     		str	r0, [r3, #32]
 1180 036a 7047     		bx	lr
 1181              	.L126:
 1182              		.align	2
 1183              	.L125:
 1184 036c 00380240 		.word	1073887232
 1185              		.cfi_endproc
 1186              	.LFE142:
 1188              		.align	2
 1189              		.global	RCC_APB2PeriphResetCmd
 1190              		.thumb
 1191              		.thumb_func
 1193              	RCC_APB2PeriphResetCmd:
 1194              	.LFB143:
1385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1195              		.loc 1 1410 0
 1196              		.cfi_startproc
 1197              		@ args = 0, pretend = 0, frame = 0
 1198              		@ frame_needed = 0, uses_anonymous_args = 0
 1199              		@ link register save eliminated.
 1200              	.LVL122:
1411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
1413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1201              		.loc 1 1414 0
 1202 0370 21B1     		cbz	r1, .L128
1415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1203              		.loc 1 1416 0
 1204 0372 054B     		ldr	r3, .L130
 1205 0374 5A6A     		ldr	r2, [r3, #36]
 1206 0376 1043     		orrs	r0, r0, r2
 1207              	.LVL123:
 1208 0378 5862     		str	r0, [r3, #36]
 1209 037a 7047     		bx	lr
 1210              	.LVL124:
 1211              	.L128:
1417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1212              		.loc 1 1420 0
 1213 037c 024B     		ldr	r3, .L130
 1214 037e 5A6A     		ldr	r2, [r3, #36]
 1215 0380 22EA0000 		bic	r0, r2, r0
 1216              	.LVL125:
 1217 0384 5862     		str	r0, [r3, #36]
 1218 0386 7047     		bx	lr
 1219              	.L131:
 1220              		.align	2
 1221              	.L130:
 1222 0388 00380240 		.word	1073887232
 1223              		.cfi_endproc
 1224              	.LFE143:
 1226              		.align	2
 1227              		.global	RCC_AHB1PeriphClockLPModeCmd
 1228              		.thumb
 1229              		.thumb_func
 1231              	RCC_AHB1PeriphClockLPModeCmd:
 1232              	.LFB144:
1421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
1426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
1431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
1433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
1434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
1435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
1436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
1437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
1438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
1440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
1441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
1442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
1443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
1444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
1445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
1446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
1447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
1448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
1449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
1450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
1451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
1456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1233              		.loc 1 1456 0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 0
 1236              		@ frame_needed = 0, uses_anonymous_args = 0
 1237              		@ link register save eliminated.
 1238              	.LVL126:
1457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
1459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1239              		.loc 1 1460 0
 1240 038c 21B1     		cbz	r1, .L133
1461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
 1241              		.loc 1 1462 0
 1242 038e 054B     		ldr	r3, .L135
 1243 0390 1A6D     		ldr	r2, [r3, #80]
 1244 0392 1043     		orrs	r0, r0, r2
 1245              	.LVL127:
 1246 0394 1865     		str	r0, [r3, #80]
 1247 0396 7047     		bx	lr
 1248              	.LVL128:
 1249              	.L133:
1463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 1250              		.loc 1 1466 0
 1251 0398 024B     		ldr	r3, .L135
 1252 039a 1A6D     		ldr	r2, [r3, #80]
 1253 039c 22EA0000 		bic	r0, r2, r0
 1254              	.LVL129:
 1255 03a0 1865     		str	r0, [r3, #80]
 1256 03a2 7047     		bx	lr
 1257              	.L136:
 1258              		.align	2
 1259              	.L135:
 1260 03a4 00380240 		.word	1073887232
 1261              		.cfi_endproc
 1262              	.LFE144:
 1264              		.align	2
 1265              		.global	RCC_AHB2PeriphClockLPModeCmd
 1266              		.thumb
 1267              		.thumb_func
 1269              	RCC_AHB2PeriphClockLPModeCmd:
 1270              	.LFB145:
1467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
1472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
1474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
1477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
1479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
1480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
1481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
1482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
1483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
1488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1271              		.loc 1 1488 0
 1272              		.cfi_startproc
 1273              		@ args = 0, pretend = 0, frame = 0
 1274              		@ frame_needed = 0, uses_anonymous_args = 0
 1275              		@ link register save eliminated.
 1276              	.LVL130:
1489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
1491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1277              		.loc 1 1492 0
 1278 03a8 21B1     		cbz	r1, .L138
1493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 1279              		.loc 1 1494 0
 1280 03aa 054B     		ldr	r3, .L140
 1281 03ac 5A6D     		ldr	r2, [r3, #84]
 1282 03ae 1043     		orrs	r0, r0, r2
 1283              	.LVL131:
 1284 03b0 5865     		str	r0, [r3, #84]
 1285 03b2 7047     		bx	lr
 1286              	.LVL132:
 1287              	.L138:
1495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 1288              		.loc 1 1498 0
 1289 03b4 024B     		ldr	r3, .L140
 1290 03b6 5A6D     		ldr	r2, [r3, #84]
 1291 03b8 22EA0000 		bic	r0, r2, r0
 1292              	.LVL133:
 1293 03bc 5865     		str	r0, [r3, #84]
 1294 03be 7047     		bx	lr
 1295              	.L141:
 1296              		.align	2
 1297              	.L140:
 1298 03c0 00380240 		.word	1073887232
 1299              		.cfi_endproc
 1300              	.LFE145:
 1302              		.align	2
 1303              		.global	RCC_AHB3PeriphClockLPModeCmd
 1304              		.thumb
 1305              		.thumb_func
 1307              	RCC_AHB3PeriphClockLPModeCmd:
 1308              	.LFB146:
1499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
1504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
1509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: RCC_AHB3Periph_FSMC
1510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
1515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1309              		.loc 1 1515 0
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 0
 1312              		@ frame_needed = 0, uses_anonymous_args = 0
 1313              		@ link register save eliminated.
 1314              	.LVL134:
1516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
1518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1315              		.loc 1 1519 0
 1316 03c4 21B1     		cbz	r1, .L143
1520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 1317              		.loc 1 1521 0
 1318 03c6 054B     		ldr	r3, .L145
 1319 03c8 9A6D     		ldr	r2, [r3, #88]
 1320 03ca 1043     		orrs	r0, r0, r2
 1321              	.LVL135:
 1322 03cc 9865     		str	r0, [r3, #88]
 1323 03ce 7047     		bx	lr
 1324              	.LVL136:
 1325              	.L143:
1522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 1326              		.loc 1 1525 0
 1327 03d0 024B     		ldr	r3, .L145
 1328 03d2 9A6D     		ldr	r2, [r3, #88]
 1329 03d4 22EA0000 		bic	r0, r2, r0
 1330              	.LVL137:
 1331 03d8 9865     		str	r0, [r3, #88]
 1332 03da 7047     		bx	lr
 1333              	.L146:
 1334              		.align	2
 1335              	.L145:
 1336 03dc 00380240 		.word	1073887232
 1337              		.cfi_endproc
 1338              	.LFE146:
 1340              		.align	2
 1341              		.global	RCC_APB1PeriphClockLPModeCmd
 1342              		.thumb
 1343              		.thumb_func
 1345              	RCC_APB1PeriphClockLPModeCmd:
 1346              	.LFB147:
1526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
1531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
1538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
1539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
1540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
1541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
1542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
1543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
1544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
1545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
1546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
1547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
1548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
1549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
1550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
1551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
1552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
1553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
1554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
1555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
1556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
1557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
1558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
1559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
1560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1347              		.loc 1 1565 0
 1348              		.cfi_startproc
 1349              		@ args = 0, pretend = 0, frame = 0
 1350              		@ frame_needed = 0, uses_anonymous_args = 0
 1351              		@ link register save eliminated.
 1352              	.LVL138:
1566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1353              		.loc 1 1569 0
 1354 03e0 21B1     		cbz	r1, .L148
1570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 1355              		.loc 1 1571 0
 1356 03e2 054B     		ldr	r3, .L150
 1357 03e4 1A6E     		ldr	r2, [r3, #96]
 1358 03e6 1043     		orrs	r0, r0, r2
 1359              	.LVL139:
 1360 03e8 1866     		str	r0, [r3, #96]
 1361 03ea 7047     		bx	lr
 1362              	.LVL140:
 1363              	.L148:
1572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 1364              		.loc 1 1575 0
 1365 03ec 024B     		ldr	r3, .L150
 1366 03ee 1A6E     		ldr	r2, [r3, #96]
 1367 03f0 22EA0000 		bic	r0, r2, r0
 1368              	.LVL141:
 1369 03f4 1866     		str	r0, [r3, #96]
 1370 03f6 7047     		bx	lr
 1371              	.L151:
 1372              		.align	2
 1373              	.L150:
 1374 03f8 00380240 		.word	1073887232
 1375              		.cfi_endproc
 1376              	.LFE147:
 1378              		.align	2
 1379              		.global	RCC_APB2PeriphClockLPModeCmd
 1380              		.thumb
 1381              		.thumb_func
 1383              	RCC_APB2PeriphClockLPModeCmd:
 1384              	.LFB148:
1576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
1581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
1582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
1583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
1584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
1585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
1588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
1589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
1590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
1591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
1592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
1593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
1594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
1595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
1596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
1597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
1598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
1599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
1600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1385              		.loc 1 1605 0
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 0
 1388              		@ frame_needed = 0, uses_anonymous_args = 0
 1389              		@ link register save eliminated.
 1390              	.LVL142:
1606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1391              		.loc 1 1609 0
 1392 03fc 21B1     		cbz	r1, .L153
1610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 1393              		.loc 1 1611 0
 1394 03fe 054B     		ldr	r3, .L155
 1395 0400 5A6E     		ldr	r2, [r3, #100]
 1396 0402 1043     		orrs	r0, r0, r2
 1397              	.LVL143:
 1398 0404 5866     		str	r0, [r3, #100]
 1399 0406 7047     		bx	lr
 1400              	.LVL144:
 1401              	.L153:
1612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 1402              		.loc 1 1615 0
 1403 0408 024B     		ldr	r3, .L155
 1404 040a 5A6E     		ldr	r2, [r3, #100]
 1405 040c 22EA0000 		bic	r0, r2, r0
 1406              	.LVL145:
 1407 0410 5866     		str	r0, [r3, #100]
 1408 0412 7047     		bx	lr
 1409              	.L156:
 1410              		.align	2
 1411              	.L155:
 1412 0414 00380240 		.word	1073887232
 1413              		.cfi_endproc
 1414              	.LFE148:
 1416              		.align	2
 1417              		.global	RCC_ITConfig
 1418              		.thumb
 1419              		.thumb_func
 1421              	RCC_ITConfig:
 1422              	.LFB149:
1616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
1624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
1625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                    Interrupts and flags management functions
1629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
1637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
1638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
1646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
1650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1423              		.loc 1 1650 0
 1424              		.cfi_startproc
 1425              		@ args = 0, pretend = 0, frame = 0
 1426              		@ frame_needed = 0, uses_anonymous_args = 0
 1427              		@ link register save eliminated.
 1428              	.LVL146:
1651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
1653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1429              		.loc 1 1654 0
 1430 0418 21B1     		cbz	r1, .L158
1655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
1657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 1431              		.loc 1 1657 0
 1432 041a 054B     		ldr	r3, .L160
 1433 041c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1434 041e 1043     		orrs	r0, r0, r2
 1435              	.LVL147:
 1436 0420 1870     		strb	r0, [r3]
 1437 0422 7047     		bx	lr
 1438              	.LVL148:
 1439              	.L158:
1658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
1662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 1440              		.loc 1 1662 0
 1441 0424 024B     		ldr	r3, .L160
 1442 0426 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1443 0428 22EA0000 		bic	r0, r2, r0
 1444              	.LVL149:
 1445 042c 1870     		strb	r0, [r3]
 1446 042e 7047     		bx	lr
 1447              	.L161:
 1448              		.align	2
 1449              	.L160:
 1450 0430 0D380240 		.word	1073887245
 1451              		.cfi_endproc
 1452              	.LFE149:
 1454              		.align	2
 1455              		.global	RCC_GetFlagStatus
 1456              		.thumb
 1457              		.thumb_func
 1459              	RCC_GetFlagStatus:
 1460              	.LFB150:
1663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
1673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
1674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
1677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
1678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
1679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
1680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
1683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1461              		.loc 1 1686 0
 1462              		.cfi_startproc
 1463              		@ args = 0, pretend = 0, frame = 0
 1464              		@ frame_needed = 0, uses_anonymous_args = 0
 1465              		@ link register save eliminated.
 1466              	.LVL150:
1687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
1688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
1689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
1690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
1695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 1467              		.loc 1 1695 0
 1468 0434 4309     		lsrs	r3, r0, #5
 1469              	.LVL151:
1696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1470              		.loc 1 1696 0
 1471 0436 012B     		cmp	r3, #1
 1472 0438 02D1     		bne	.L163
1697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
 1473              		.loc 1 1698 0
 1474 043a 074B     		ldr	r3, .L168
 1475              	.LVL152:
 1476 043c 1B68     		ldr	r3, [r3]
 1477              	.LVL153:
 1478 043e 04E0     		b	.L164
 1479              	.LVL154:
 1480              	.L163:
1699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1481              		.loc 1 1700 0
 1482 0440 022B     		cmp	r3, #2
1701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
 1483              		.loc 1 1702 0
 1484 0442 054B     		ldr	r3, .L168
 1485              	.LVL155:
 1486 0444 0CBF     		ite	eq
 1487 0446 1B6F     		ldreq	r3, [r3, #112]
 1488              	.LVL156:
1703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
1705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 1489              		.loc 1 1706 0
 1490 0448 5B6F     		ldrne	r3, [r3, #116]
 1491              	.LVL157:
 1492              	.L164:
1707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
1710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 1493              		.loc 1 1710 0
 1494 044a 00F01F00 		and	r0, r0, #31
 1495              	.LVL158:
1711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1496              		.loc 1 1711 0
 1497 044e 23FA00F0 		lsr	r0, r3, r0
 1498              	.LVL159:
 1499 0452 00F00100 		and	r0, r0, #1
 1500              	.LVL160:
1712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
1714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
1718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
1720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
1721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1501              		.loc 1 1721 0
 1502 0456 7047     		bx	lr
 1503              	.L169:
 1504              		.align	2
 1505              	.L168:
 1506 0458 00380240 		.word	1073887232
 1507              		.cfi_endproc
 1508              	.LFE150:
 1510              		.align	2
 1511              		.global	RCC_WaitForHSEStartUp
 1512              		.thumb
 1513              		.thumb_func
 1515              	RCC_WaitForHSEStartUp:
 1516              	.LFB112:
 262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1517              		.loc 1 262 0
 1518              		.cfi_startproc
 1519              		@ args = 0, pretend = 0, frame = 8
 1520              		@ frame_needed = 0, uses_anonymous_args = 0
 1521 045c 10B5     		push	{r4, lr}
 1522              		.cfi_def_cfa_offset 8
 1523              		.cfi_offset 4, -8
 1524              		.cfi_offset 14, -4
 1525 045e 82B0     		sub	sp, sp, #8
 1526              		.cfi_def_cfa_offset 16
 263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 1527              		.loc 1 263 0
 1528 0460 0023     		movs	r3, #0
 1529 0462 0193     		str	r3, [sp, #4]
 1530              	.LVL161:
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 1531              		.loc 1 269 0
 1532 0464 3124     		movs	r4, #49
 1533              	.LVL162:
 1534              	.L172:
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 1535              		.loc 1 269 0 is_stmt 0 discriminator 1
 1536 0466 2046     		mov	r0, r4
 1537 0468 FFF7FEFF 		bl	RCC_GetFlagStatus
 1538              	.LVL163:
 270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 1539              		.loc 1 270 0 is_stmt 1 discriminator 1
 1540 046c 019B     		ldr	r3, [sp, #4]
 1541 046e 0133     		adds	r3, r3, #1
 1542 0470 0193     		str	r3, [sp, #4]
 271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 1543              		.loc 1 271 0 discriminator 1
 1544 0472 019B     		ldr	r3, [sp, #4]
 1545 0474 B3F5A06F 		cmp	r3, #1280
 1546 0478 01D0     		beq	.L171
 1547 047a 0028     		cmp	r0, #0
 1548 047c F3D0     		beq	.L172
 1549              	.L171:
 273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 1550              		.loc 1 273 0
 1551 047e 3120     		movs	r0, #49
 1552              	.LVL164:
 1553 0480 FFF7FEFF 		bl	RCC_GetFlagStatus
 1554              	.LVL165:
 282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1555              		.loc 1 282 0
 1556 0484 0030     		adds	r0, r0, #0
 1557 0486 18BF     		it	ne
 1558 0488 0120     		movne	r0, #1
 1559              	.LVL166:
 1560 048a 02B0     		add	sp, sp, #8
 1561              		@ sp needed
 1562 048c 10BD     		pop	{r4, pc}
 1563              		.cfi_endproc
 1564              	.LFE112:
 1566 048e 00BF     		.align	2
 1567              		.global	RCC_ClearFlag
 1568              		.thumb
 1569              		.thumb_func
 1571              	RCC_ClearFlag:
 1572              	.LFB151:
1722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
1725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
1726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
1731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1573              		.loc 1 1731 0
 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 0
 1576              		@ frame_needed = 0, uses_anonymous_args = 0
 1577              		@ link register save eliminated.
1732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 1578              		.loc 1 1733 0
 1579 0490 024B     		ldr	r3, .L177
 1580 0492 5A6F     		ldr	r2, [r3, #116]
 1581 0494 42F08072 		orr	r2, r2, #16777216
 1582 0498 5A67     		str	r2, [r3, #116]
 1583 049a 7047     		bx	lr
 1584              	.L178:
 1585              		.align	2
 1586              	.L177:
 1587 049c 00380240 		.word	1073887232
 1588              		.cfi_endproc
 1589              	.LFE151:
 1591              		.align	2
 1592              		.global	RCC_GetITStatus
 1593              		.thumb
 1594              		.thumb_func
 1596              	RCC_GetITStatus:
 1597              	.LFB152:
1734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1598              		.loc 1 1750 0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 0
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602              		@ link register save eliminated.
 1603              	.LVL167:
1751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
1752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
1757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1604              		.loc 1 1757 0
 1605 04a0 034B     		ldr	r3, .L182
 1606 04a2 DB68     		ldr	r3, [r3, #12]
 1607 04a4 1840     		ands	r0, r0, r3
 1608              	.LVL168:
1758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
1760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
1764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
1766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
1767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1609              		.loc 1 1767 0
 1610 04a6 0030     		adds	r0, r0, #0
 1611 04a8 18BF     		it	ne
 1612 04aa 0120     		movne	r0, #1
 1613              	.LVL169:
 1614 04ac 7047     		bx	lr
 1615              	.L183:
 1616 04ae 00BF     		.align	2
 1617              	.L182:
 1618 04b0 00380240 		.word	1073887232
 1619              		.cfi_endproc
 1620              	.LFE152:
 1622              		.align	2
 1623              		.global	RCC_ClearITPendingBit
 1624              		.thumb
 1625              		.thumb_func
 1627              	RCC_ClearITPendingBit:
 1628              	.LFB153:
1768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
1773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
1774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
1775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
1776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
1777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
1778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
1779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
1780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1629              		.loc 1 1783 0
 1630              		.cfi_startproc
 1631              		@ args = 0, pretend = 0, frame = 0
 1632              		@ frame_needed = 0, uses_anonymous_args = 0
 1633              		@ link register save eliminated.
 1634              	.LVL170:
1784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
1789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 1635              		.loc 1 1789 0
 1636 04b4 014B     		ldr	r3, .L185
 1637 04b6 1870     		strb	r0, [r3]
 1638 04b8 7047     		bx	lr
 1639              	.L186:
 1640 04ba 00BF     		.align	2
 1641              	.L185:
 1642 04bc 0E380240 		.word	1073887246
 1643              		.cfi_endproc
 1644              	.LFE153:
 1646              		.data
 1647              		.align	2
 1648              		.set	.LANCHOR0,. + 0
 1651              	APBAHBPrescTable:
 1652 0000 00       		.byte	0
 1653 0001 00       		.byte	0
 1654 0002 00       		.byte	0
 1655 0003 00       		.byte	0
 1656 0004 01       		.byte	1
 1657 0005 02       		.byte	2
 1658 0006 03       		.byte	3
 1659 0007 04       		.byte	4
 1660 0008 01       		.byte	1
 1661 0009 02       		.byte	2
 1662 000a 03       		.byte	3
 1663 000b 04       		.byte	4
 1664 000c 06       		.byte	6
 1665 000d 07       		.byte	7
 1666 000e 08       		.byte	8
 1667 000f 09       		.byte	9
 1668              		.text
 1669              	.Letext0:
 1670              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q1\\arm-none-eabi\\include\\mach
 1671              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q1\\arm-none-eabi\\include\\stdi
 1672              		.file 4 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx\\Include/stm32f4xx.h"
 1673              		.file 5 "C:\\Users\\Filip\\Eclipse\\Template\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_rcc.h"
 1674              		.file 6 "C:\\Users\\Filip\\Eclipse\\Template\\CMSIS\\Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_rcc.c
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:18     .text:00000000 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:23     .text:00000000 RCC_DeInit
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:57     .text:0000002c $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:62     .text:00000034 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:67     .text:00000034 RCC_HSEConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:85     .text:00000040 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:89     .text:00000044 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:94     .text:00000044 RCC_AdjustHSICalibrationValue
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:118    .text:00000054 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:122    .text:00000058 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:127    .text:00000058 RCC_HSICmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:142    .text:00000060 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:146    .text:00000064 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:151    .text:00000064 RCC_LSEConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:187    .text:00000088 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:191    .text:0000008c $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:196    .text:0000008c RCC_LSICmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:211    .text:00000094 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:215    .text:00000098 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:220    .text:00000098 RCC_PLLConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:247    .text:000000b4 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:251    .text:000000b8 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:256    .text:000000b8 RCC_PLLCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:271    .text:000000c0 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:275    .text:000000c4 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:280    .text:000000c4 RCC_PLLI2SConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:299    .text:000000d4 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:303    .text:000000d8 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:308    .text:000000d8 RCC_PLLI2SCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:323    .text:000000e0 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:327    .text:000000e4 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:332    .text:000000e4 RCC_ClockSecuritySystemCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:347    .text:000000ec $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:351    .text:000000f0 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:356    .text:000000f0 RCC_MCO1Config
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:382    .text:00000100 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:386    .text:00000104 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:391    .text:00000104 RCC_MCO2Config
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:417    .text:00000114 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:421    .text:00000118 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:426    .text:00000118 RCC_SYSCLKConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:450    .text:00000128 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:454    .text:0000012c $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:459    .text:0000012c RCC_GetSYSCLKSource
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:475    .text:00000138 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:479    .text:0000013c $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:484    .text:0000013c RCC_HCLKConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:508    .text:0000014c $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:512    .text:00000150 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:517    .text:00000150 RCC_PCLK1Config
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:541    .text:00000160 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:545    .text:00000164 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:550    .text:00000164 RCC_PCLK2Config
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:574    .text:00000174 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:578    .text:00000178 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:583    .text:00000178 RCC_GetClocksFreq
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:719    .text:00000210 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:726    .text:00000220 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:731    .text:00000220 RCC_RTCCLKConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:770    .text:0000024c $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:774    .text:00000250 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:779    .text:00000250 RCC_RTCCLKCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:794    .text:00000258 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:798    .text:0000025c $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:803    .text:0000025c RCC_BackupResetCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:818    .text:00000264 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:822    .text:00000268 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:827    .text:00000268 RCC_I2SCLKConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:842    .text:00000270 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:846    .text:00000274 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:851    .text:00000274 RCC_AHB1PeriphClockCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:880    .text:0000028c $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:884    .text:00000290 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:889    .text:00000290 RCC_AHB2PeriphClockCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:918    .text:000002a8 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:922    .text:000002ac $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:927    .text:000002ac RCC_AHB3PeriphClockCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:956    .text:000002c4 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:960    .text:000002c8 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:965    .text:000002c8 RCC_APB1PeriphClockCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:994    .text:000002e0 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:998    .text:000002e4 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1003   .text:000002e4 RCC_APB2PeriphClockCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1032   .text:000002fc $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1036   .text:00000300 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1041   .text:00000300 RCC_AHB1PeriphResetCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1070   .text:00000318 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1074   .text:0000031c $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1079   .text:0000031c RCC_AHB2PeriphResetCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1108   .text:00000334 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1112   .text:00000338 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1117   .text:00000338 RCC_AHB3PeriphResetCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1146   .text:00000350 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1150   .text:00000354 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1155   .text:00000354 RCC_APB1PeriphResetCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1184   .text:0000036c $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1188   .text:00000370 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1193   .text:00000370 RCC_APB2PeriphResetCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1222   .text:00000388 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1226   .text:0000038c $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1231   .text:0000038c RCC_AHB1PeriphClockLPModeCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1260   .text:000003a4 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1264   .text:000003a8 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1269   .text:000003a8 RCC_AHB2PeriphClockLPModeCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1298   .text:000003c0 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1302   .text:000003c4 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1307   .text:000003c4 RCC_AHB3PeriphClockLPModeCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1336   .text:000003dc $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1340   .text:000003e0 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1345   .text:000003e0 RCC_APB1PeriphClockLPModeCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1374   .text:000003f8 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1378   .text:000003fc $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1383   .text:000003fc RCC_APB2PeriphClockLPModeCmd
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1412   .text:00000414 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1416   .text:00000418 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1421   .text:00000418 RCC_ITConfig
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1450   .text:00000430 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1454   .text:00000434 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1459   .text:00000434 RCC_GetFlagStatus
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1506   .text:00000458 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1510   .text:0000045c $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1515   .text:0000045c RCC_WaitForHSEStartUp
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1571   .text:00000490 RCC_ClearFlag
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1587   .text:0000049c $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1591   .text:000004a0 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1596   .text:000004a0 RCC_GetITStatus
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1618   .text:000004b0 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1622   .text:000004b4 $t
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1627   .text:000004b4 RCC_ClearITPendingBit
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1642   .text:000004bc $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1647   .data:00000000 $d
C:\Users\Filip\AppData\Local\Temp\ccub0zMa.s:1651   .data:00000000 APBAHBPrescTable
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.2bb9d917777380cc06007ef782f1739f
                           .group:00000000 wm4.stm32f4xx.h.48.ab6cfc2433f704442c75c2d67f633280
                           .group:00000000 wm4.core_cm4.h.32.f824aba4d431a5bb4a51726bd5b62834
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4._default_types.h.15.8b2cb27e528498f8ff711db085d6e489
                           .group:00000000 wm4.stdint.h.20.796e373797e732130a803d4c0338fa1b
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.288.7f55b1a1f5e5bad6ffa2308f97f537d1
                           .group:00000000 wm4.stm32f4xx_conf.h.24.a762e2483b8e31b68046e44b31e1d406
                           .group:00000000 wm4.stm32f4xx_adc.h.102.2061aa73008746f3c2cc6ce8f635cad3
                           .group:00000000 wm4.stm32f4xx_can.h.25.87f18ca48b2692d39f76e87b1f07c953
                           .group:00000000 wm4.stm32f4xx_cryp.h.25.db1951c06ee684df97ea3a11aba6cb51
                           .group:00000000 wm4.stm32f4xx_dac.h.25.c43557a6416ea4dfa986c1209c2558d6
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.24.7aedfdcf091890b5cb96019bd29a2bfc
                           .group:00000000 wm4.stm32f4xx_dcmi.h.24.64883d9be802a535b1d7770d14da73e0
                           .group:00000000 wm4.stm32f4xx_dma.h.25.c1fa1d44ae0bc9c2b3a0d1d355d8c1e6
                           .group:00000000 wm4.stm32f4xx_exti.h.25.620998268d5d3d9042a8297fbe07d507
                           .group:00000000 wm4.stm32f4xx_flash.h.25.65d4f351b72ee41355279f70305f361a
                           .group:00000000 wm4.stm32f4xx_fsmc.h.25.b907ac7bd9bec46e02d06b137d53cfd8
                           .group:00000000 wm4.stm32f4xx_hash.h.25.633fb84f031cf2ab1bd834e536716dfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.25.5bd1d790d742a307b55aea5fa8fcdae8
                           .group:00000000 wm4.stm32f4xx_i2c.h.25.8fcdb817a00a67d4624d79bab0d9275f
                           .group:00000000 wm4.stm32f4xx_iwdg.h.25.3013e8d2058415cb9d51af77f748a146
                           .group:00000000 wm4.stm32f4xx_pwr.h.25.41ffcb5dc896ed2d26edf4d9bbbfbe6f
                           .group:00000000 wm4.stm32f4xx_rng.h.25.cdb5c5c07de6a48aedfde608da3f447e
                           .group:00000000 wm4.stm32f4xx_rtc.h.25.4809a79ad46ad97b4a01e735a96738eb
                           .group:00000000 wm4.stm32f4xx_sdio.h.25.406302aabae34eada94e5f2cde635a3e
                           .group:00000000 wm4.stm32f4xx_spi.h.25.980a9e96afe182c8b9cb91058a0693d6
                           .group:00000000 wm4.stm32f4xx_syscfg.h.25.9d5caab5677661b69e959531364e23d7
                           .group:00000000 wm4.stm32f4xx_tim.h.25.948f7fc943f34bd206e29758e77ee0a2
                           .group:00000000 wm4.stm32f4xx_usart.h.25.32a7aeff79714f90f8c4da45bf79808c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.25.09d70b7849c6894ddf1e83c8e86b70e1
                           .group:00000000 wm4.misc.h.25.a0cb758c1f091b46f201b19cec9e63a1
                           .group:00000000 wm4.stm32f4xx.h.6972.f31ddedd83a17c461a3fab76f77123cb
                           .group:00000000 wm4.stm32f4xx_rcc.h.59.1739222692e527143fc20403dd145e9c

NO UNDEFINED SYMBOLS
