{
    "code": "```verilog\nmodule TopModule (\n    input [15:0] scancode,\n    output reg left,\n    output reg down,\n    output reg right,\n    output reg up\n);\n\nalways @(*) begin\n    left = 1'b0;\n    down = 1'b0;\n    right = 1'b0;\n    up = 1'b0;\n    case (scancode)\n        16'he06b: left = 1'b1;\n        16'he072: down = 1'b1;\n        16'he074: right = 1'b1;\n        16'he075: up = 1'b1;\n        default: ;\n    endcase\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}