<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\synlog\gw2a18_test_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>TMDS_pll|clkout_inferred_clock</data>
<data>150.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>hdmi_out_top|clk_in1_inferred_clock</data>
<data>173.8 MHz</data>
<data>147.8 MHz</data>
<data>-1.015</data>
</row>
<row>
<data>hdmi_out_top|clk_in_inferred_clock</data>
<data>168.5 MHz</data>
<data>143.2 MHz</data>
<data>-1.047</data>
</row>
<row>
<data>top|clk_50</data>
<data>259.7 MHz</data>
<data>220.8 MHz</data>
<data>-0.679</data>
</row>
<row>
<data>System</data>
<data>100.6 MHz</data>
<data>85.5 MHz</data>
<data>-1.755</data>
</row>
</report_table>
