{
  "Top": "dynamic_routing",
  "RtlTop": "dynamic_routing",
  "RtlPrefix": "",
  "RtlSubPrefix": "dynamic_routing_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weights": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "prediction": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "prediction_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "prediction_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3",
      "config_export -format=xo"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dynamic_routing"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "674067 ~ 777777",
    "Latency": "674066"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dynamic_routing",
    "Version": "1.0",
    "DisplayName": "Dynamic_routing",
    "Revision": "2113747312",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dynamic_routing_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/constants.h",
      "..\/..\/DigitCaps.cpp",
      "..\/..\/DigitCaps.h",
      "..\/..\/testing_suite.h",
      "..\/..\/DigitTestBench.cpp"
    ],
    "TestBench": ["..\/..\/DigitTestBench.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dynamic_routing_apply_weights.vhd",
      "impl\/vhdl\/dynamic_routing_apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2.vhd",
      "impl\/vhdl\/dynamic_routing_control_s_axi.vhd",
      "impl\/vhdl\/dynamic_routing_coupling_b_RAM_1WNR_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/dynamic_routing_coupling_c_RAM_1WNR_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1.vhd",
      "impl\/vhdl\/dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1.vhd",
      "impl\/vhdl\/dynamic_routing_dynamic_routing_Pipeline_1.vhd",
      "impl\/vhdl\/dynamic_routing_dynamic_routing_Pipeline_5.vhd",
      "impl\/vhdl\/dynamic_routing_dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3.vhd",
      "impl\/vhdl\/dynamic_routing_dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2.vhd",
      "impl\/vhdl\/dynamic_routing_dynamic_routing_Pipeline_VITIS_LOOP_307_1.vhd",
      "impl\/vhdl\/dynamic_routing_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dynamic_routing_gmem0_m_axi.vhd",
      "impl\/vhdl\/dynamic_routing_gmem1_m_axi.vhd",
      "impl\/vhdl\/dynamic_routing_gmem2_m_axi.vhd",
      "impl\/vhdl\/dynamic_routing_mul_12ns_14ns_25_1_1.vhd",
      "impl\/vhdl\/dynamic_routing_mul_13ns_15ns_27_1_1.vhd",
      "impl\/vhdl\/dynamic_routing_mul_14ns_16ns_29_1_1.vhd",
      "impl\/vhdl\/dynamic_routing_mul_32s_32s_48_1_1.vhd",
      "impl\/vhdl\/dynamic_routing_output_agreement_RAM_1WNR_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/dynamic_routing_primary_caps_RAM_1WNR_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/dynamic_routing_sdiv_48ns_32s_48_52_1.vhd",
      "impl\/vhdl\/dynamic_routing_sdiv_48ns_33s_48_52_seq_1.vhd",
      "impl\/vhdl\/dynamic_routing_sdiv_64ns_32s_32_68_seq_1.vhd",
      "impl\/vhdl\/dynamic_routing_softmax.vhd",
      "impl\/vhdl\/dynamic_routing_sparsemux_9_3_32_1_1.vhd",
      "impl\/vhdl\/dynamic_routing_sparsemux_17_3_32_1_1.vhd",
      "impl\/vhdl\/dynamic_routing_sparsemux_41_5_32_1_1.vhd",
      "impl\/vhdl\/dynamic_routing_squash.vhd",
      "impl\/vhdl\/dynamic_routing_squash_Pipeline_VITIS_LOOP_272_2.vhd",
      "impl\/vhdl\/dynamic_routing_squash_Pipeline_VITIS_LOOP_280_3.vhd",
      "impl\/vhdl\/dynamic_routing_squashed_v_RAM_1WNR_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/dynamic_routing_sum_of_products_s_RAM_1WNR_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/dynamic_routing_urem_14ns_6ns_5_18_1.vhd",
      "impl\/vhdl\/dynamic_routing_weighted_input_u_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dynamic_routing.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dynamic_routing_apply_weights.v",
      "impl\/verilog\/dynamic_routing_apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2.v",
      "impl\/verilog\/dynamic_routing_control_s_axi.v",
      "impl\/verilog\/dynamic_routing_coupling_b_RAM_1WNR_LUTRAM_1R1W.dat",
      "impl\/verilog\/dynamic_routing_coupling_b_RAM_1WNR_LUTRAM_1R1W.v",
      "impl\/verilog\/dynamic_routing_coupling_c_RAM_1WNR_LUTRAM_1R1W.v",
      "impl\/verilog\/dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1.v",
      "impl\/verilog\/dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1.v",
      "impl\/verilog\/dynamic_routing_dynamic_routing_Pipeline_1.v",
      "impl\/verilog\/dynamic_routing_dynamic_routing_Pipeline_5.v",
      "impl\/verilog\/dynamic_routing_dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3.v",
      "impl\/verilog\/dynamic_routing_dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2.v",
      "impl\/verilog\/dynamic_routing_dynamic_routing_Pipeline_VITIS_LOOP_307_1.v",
      "impl\/verilog\/dynamic_routing_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dynamic_routing_gmem0_m_axi.v",
      "impl\/verilog\/dynamic_routing_gmem1_m_axi.v",
      "impl\/verilog\/dynamic_routing_gmem2_m_axi.v",
      "impl\/verilog\/dynamic_routing_mul_12ns_14ns_25_1_1.v",
      "impl\/verilog\/dynamic_routing_mul_13ns_15ns_27_1_1.v",
      "impl\/verilog\/dynamic_routing_mul_14ns_16ns_29_1_1.v",
      "impl\/verilog\/dynamic_routing_mul_32s_32s_48_1_1.v",
      "impl\/verilog\/dynamic_routing_output_agreement_RAM_1WNR_LUTRAM_1R1W.v",
      "impl\/verilog\/dynamic_routing_primary_caps_RAM_1WNR_LUTRAM_1R1W.dat",
      "impl\/verilog\/dynamic_routing_primary_caps_RAM_1WNR_LUTRAM_1R1W.v",
      "impl\/verilog\/dynamic_routing_sdiv_48ns_32s_48_52_1.v",
      "impl\/verilog\/dynamic_routing_sdiv_48ns_33s_48_52_seq_1.v",
      "impl\/verilog\/dynamic_routing_sdiv_64ns_32s_32_68_seq_1.v",
      "impl\/verilog\/dynamic_routing_softmax.v",
      "impl\/verilog\/dynamic_routing_sparsemux_9_3_32_1_1.v",
      "impl\/verilog\/dynamic_routing_sparsemux_17_3_32_1_1.v",
      "impl\/verilog\/dynamic_routing_sparsemux_41_5_32_1_1.v",
      "impl\/verilog\/dynamic_routing_squash.v",
      "impl\/verilog\/dynamic_routing_squash_Pipeline_VITIS_LOOP_272_2.v",
      "impl\/verilog\/dynamic_routing_squash_Pipeline_VITIS_LOOP_280_3.v",
      "impl\/verilog\/dynamic_routing_squashed_v_RAM_1WNR_LUTRAM_1R1W.dat",
      "impl\/verilog\/dynamic_routing_squashed_v_RAM_1WNR_LUTRAM_1R1W.v",
      "impl\/verilog\/dynamic_routing_sum_of_products_s_RAM_1WNR_LUTRAM_1R1W.v",
      "impl\/verilog\/dynamic_routing_urem_14ns_6ns_5_18_1.v",
      "impl\/verilog\/dynamic_routing_weighted_input_u_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dynamic_routing.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/data\/dynamic_routing.mdd",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/data\/dynamic_routing.tcl",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/data\/dynamic_routing.yaml",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/src\/xdynamic_routing.c",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/src\/xdynamic_routing.h",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/src\/xdynamic_routing_hw.h",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/src\/xdynamic_routing_linux.c",
      "impl\/misc\/drivers\/dynamic_routing_v1_0\/src\/xdynamic_routing_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip.tcl",
      "impl\/misc\/dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "kernel.xml",
    "Xo": "..\/dynamic_routing.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dynamic_routing.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dynamic_routing_dexp_64ns_64ns_64_13_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 19 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dynamic_routing_dsqrt_64ns_64ns_64_21_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weights_1",
          "access": "W",
          "description": "Data signal of weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights",
              "access": "W",
              "description": "Bit 31 to 0 of weights"
            }]
        },
        {
          "offset": "0x20",
          "name": "weights_2",
          "access": "W",
          "description": "Data signal of weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weights",
              "access": "W",
              "description": "Bit 63 to 32 of weights"
            }]
        },
        {
          "offset": "0x28",
          "name": "prediction_1",
          "access": "W",
          "description": "Data signal of prediction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "prediction",
              "access": "W",
              "description": "Bit 31 to 0 of prediction"
            }]
        },
        {
          "offset": "0x2c",
          "name": "prediction_2",
          "access": "W",
          "description": "Data signal of prediction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "prediction",
              "access": "W",
              "description": "Bit 63 to 32 of prediction"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "prediction"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "8",
        "MAX_WRITE_BURST_LENGTH": "8",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "8",
          "max_write_burst_length": "8",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "input"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "8",
        "MAX_WRITE_BURST_LENGTH": "8",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "8",
          "max_write_burst_length": "8",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "weights"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "8",
        "MAX_WRITE_BURST_LENGTH": "8",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "8",
          "max_write_burst_length": "8",
          "max_widen_bitwidth": "512",
          "channel_id": "0",
          "argName": "prediction"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "prediction"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dynamic_routing",
      "BindInstances": "primary_caps_U squashed_v_U weighted_input_u_U weighted_input_u_1_U weighted_input_u_2_U weighted_input_u_3_U weighted_input_u_4_U weighted_input_u_5_U weighted_input_u_6_U weighted_input_u_7_U coupling_b_U coupling_c_U coupling_c_1_U coupling_c_2_U coupling_c_3_U coupling_c_4_U coupling_c_5_U coupling_c_6_U coupling_c_7_U coupling_c_8_U coupling_c_9_U coupling_c_10_U coupling_c_11_U coupling_c_12_U coupling_c_13_U coupling_c_14_U coupling_c_15_U coupling_c_16_U coupling_c_17_U coupling_c_18_U coupling_c_19_U sum_of_products_s_U output_agreement_U icmp_ln79_fu_437_p2 i_4_fu_443_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "dynamic_routing_Pipeline_1",
          "InstanceName": "grp_dynamic_routing_Pipeline_1_fu_293",
          "BindInstances": "exitcond312_fu_126_p2 empty_fu_132_p2 empty_61_fu_142_p2"
        },
        {
          "ModuleName": "apply_weights",
          "InstanceName": "grp_apply_weights_fu_301",
          "Instances": [{
              "ModuleName": "apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2",
              "InstanceName": "grp_apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2_fu_79",
              "BindInstances": "icmp_ln111_fu_1045_p2 add_ln111_fu_1051_p2 icmp_ln113_fu_1060_p2 select_ln111_fu_1066_p3 add_ln111_1_fu_1387_p2 select_ln111_1_fu_1393_p3 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 grp_fu_704_p2 add_ln143_1_fu_1293_p2 grp_fu_710_p2 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_756_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 grp_fu_756_p2 grp_fu_762_p2 add_ln143_18_fu_1336_p2 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 add_ln143_21_fu_1372_p2 add_ln143_22_fu_1378_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U4 mul_32s_32s_48_1_1_U5 mul_32s_32s_48_1_1_U6 mul_32s_32s_48_1_1_U7 mul_32s_32s_48_1_1_U8 mul_32s_32s_48_1_1_U9 mul_32s_32s_48_1_1_U10 mul_32s_32s_48_1_1_U11 grp_fu_704_p2 grp_fu_710_p2 grp_fu_762_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 mul_32s_32s_48_1_1_U12 mul_32s_32s_48_1_1_U13 mul_32s_32s_48_1_1_U14 mul_32s_32s_48_1_1_U15 mul_32s_32s_48_1_1_U16 mul_32s_32s_48_1_1_U17 mul_32s_32s_48_1_1_U18 mul_32s_32s_48_1_1_U19 grp_fu_860_p2 grp_fu_866_p2 grp_fu_848_p2 add_ln113_fu_1100_p2"
            }]
        },
        {
          "ModuleName": "softmax",
          "InstanceName": "grp_softmax_fu_317",
          "BindInstances": "icmp_ln195_fu_2438_p2 add_ln195_fu_2898_p2 add_ln195_1_fu_7232_p2 grp_fu_2108_p2 grp_fu_2122_p2 grp_fu_2128_p3 grp_fu_2146_p3 grp_fu_2154_p2 grp_fu_2160_p2 grp_fu_2176_p2 sub_ln204_70_fu_2533_p2 lshr_ln204_19_fu_2543_p2 and_ln204_30_fu_2549_p2 icmp_ln204_2_fu_2555_p2 phi_ln204_fu_2561_p2 xor_ln204_20_fu_2575_p2 and_ln204_fu_2581_p2 or_ln204_10_fu_2587_p2 grp_fu_2190_p2 grp_fu_2196_p2 lshr_ln204_fu_2609_p2 grp_fu_2202_p2 shl_ln204_fu_2619_p2 cond46_i_i_fu_2906_p3 add_ln204_2_fu_2914_p2 select_ln204_1_fu_2942_p3 retval_0_i_i_fu_2984_p3 dexp_64ns_64ns_64_13_full_dsp_1_U43 sub_ln204_3_fu_4656_p2 select_ln204_2_fu_4662_p3 icmp_ln204_4_fu_4670_p2 sub_ln204_4_fu_4676_p2 icmp_ln204_5_fu_4686_p2 add_ln204_4_fu_4692_p2 sub_ln204_5_fu_4698_p2 select_ln204_3_fu_4704_p3 icmp_ln204_6_fu_4716_p2 icmp_ln204_7_fu_4726_p2 ashr_ln204_fu_4736_p2 select_ln204_4_fu_4746_p3 entry_7_fu_4832_p6 icmp_ln204_8_fu_4772_p2 entry_5_fu_4778_p2 entry_7_fu_4832_p8 xor_ln204_fu_4792_p2 and_ln204_1_fu_4798_p2 or_ln204_19_fu_4804_p2 xor_ln204_1_fu_4810_p2 and_ln204_2_fu_4816_p2 sparsemux_9_3_32_1_1_U54 add_ln204_5_fu_2453_p2 mul_12ns_14ns_25_1_1_U46 grp_fu_2208_p2 grp_fu_2222_p2 grp_fu_2228_p3 grp_fu_2246_p3 grp_fu_2254_p2 grp_fu_2260_p2 grp_fu_2276_p2 sub_ln204_71_fu_2633_p2 lshr_ln204_20_fu_2643_p2 and_ln204_31_fu_2649_p2 icmp_ln204_11_fu_2655_p2 phi_ln204_1_fu_2661_p2 xor_ln204_21_fu_2675_p2 and_ln204_3_fu_2681_p2 or_ln204_fu_2687_p2 grp_fu_2290_p2 grp_fu_2296_p2 lshr_ln204_2_fu_2709_p2 grp_fu_2302_p2 shl_ln204_2_fu_2719_p2 cond46_i_i_1_fu_2991_p3 add_ln204_8_fu_2999_p2 select_ln204_10_fu_3027_p3 retval_0_i_i_1_fu_3069_p3 dexp_64ns_64ns_64_13_full_dsp_1_U44 sub_ln204_9_fu_4902_p2 select_ln204_8_fu_4908_p3 icmp_ln204_13_fu_4916_p2 sub_ln204_10_fu_4922_p2 icmp_ln204_14_fu_4932_p2 add_ln204_10_fu_4938_p2 sub_ln204_11_fu_4944_p2 select_ln204_9_fu_4950_p3 icmp_ln204_15_fu_4962_p2 icmp_ln204_16_fu_4972_p2 ashr_ln204_1_fu_4982_p2 select_ln204_11_fu_4992_p3 entry_14_fu_5078_p6 icmp_ln204_17_fu_5018_p2 entry_12_fu_5024_p2 entry_14_fu_5078_p8 xor_ln204_2_fu_5038_p2 and_ln204_4_fu_5044_p2 or_ln204_20_fu_5050_p2 xor_ln204_3_fu_5056_p2 and_ln204_5_fu_5062_p2 sparsemux_9_3_32_1_1_U55 add_ln204_11_fu_2484_p2 mul_12ns_14ns_25_1_1_U47 grp_fu_2308_p2 grp_fu_2322_p2 grp_fu_2328_p3 grp_fu_2346_p3 grp_fu_2354_p2 grp_fu_2360_p2 grp_fu_2376_p2 sub_ln204_72_fu_2733_p2 lshr_ln204_21_fu_2743_p2 and_ln204_32_fu_2749_p2 icmp_ln204_20_fu_2755_p2 phi_ln204_2_fu_2761_p2 xor_ln204_22_fu_2775_p2 and_ln204_6_fu_2781_p2 or_ln204_11_fu_2787_p2 grp_fu_2390_p2 grp_fu_2396_p2 lshr_ln204_4_fu_2809_p2 grp_fu_2402_p2 shl_ln204_4_fu_2819_p2 cond46_i_i_2_fu_3076_p3 add_ln204_14_fu_3084_p2 select_ln204_17_fu_3112_p3 retval_0_i_i_2_fu_3154_p3 dexp_64ns_64ns_64_13_full_dsp_1_U45 sub_ln204_15_fu_5148_p2 select_ln204_14_fu_5154_p3 icmp_ln204_22_fu_5162_p2 sub_ln204_16_fu_5168_p2 icmp_ln204_23_fu_5178_p2 add_ln204_16_fu_5184_p2 sub_ln204_17_fu_5190_p2 select_ln204_15_fu_5196_p3 icmp_ln204_24_fu_5208_p2 icmp_ln204_25_fu_5218_p2 ashr_ln204_2_fu_5228_p2 select_ln204_19_fu_5238_p3 entry_21_fu_5324_p6 icmp_ln204_26_fu_5264_p2 entry_19_fu_5270_p2 entry_21_fu_5324_p8 xor_ln204_4_fu_5284_p2 and_ln204_7_fu_5290_p2 or_ln204_21_fu_5296_p2 xor_ln204_5_fu_5302_p2 and_ln204_8_fu_5308_p2 sparsemux_9_3_32_1_1_U56 add_ln204_17_fu_2825_p2 mul_13ns_15ns_27_1_1_U48 grp_fu_2108_p2 grp_fu_2122_p2 grp_fu_2128_p3 grp_fu_2146_p3 grp_fu_2154_p2 grp_fu_2160_p2 grp_fu_2176_p2 sub_ln204_73_fu_3169_p2 lshr_ln204_22_fu_3179_p2 and_ln204_33_fu_3185_p2 icmp_ln204_29_fu_3191_p2 phi_ln204_3_fu_3197_p2 xor_ln204_23_fu_3211_p2 and_ln204_9_fu_3217_p2 or_ln204_12_fu_3223_p2 grp_fu_2190_p2 grp_fu_2196_p2 lshr_ln204_6_fu_3245_p2 grp_fu_2202_p2 shl_ln204_6_fu_3255_p2 cond46_i_i_3_fu_3566_p3 add_ln204_20_fu_3574_p2 select_ln204_25_fu_3602_p3 retval_0_i_i_3_fu_3644_p3 dexp_64ns_64ns_64_13_full_dsp_1_U43 sub_ln204_21_fu_5394_p2 select_ln204_20_fu_5400_p3 icmp_ln204_31_fu_5408_p2 sub_ln204_22_fu_5414_p2 icmp_ln204_32_fu_5424_p2 add_ln204_22_fu_5430_p2 sub_ln204_23_fu_5436_p2 select_ln204_21_fu_5442_p3 icmp_ln204_33_fu_5454_p2 icmp_ln204_34_fu_5464_p2 ashr_ln204_3_fu_5474_p2 select_ln204_28_fu_5484_p3 entry_28_fu_5570_p6 icmp_ln204_35_fu_5510_p2 entry_26_fu_5516_p2 entry_28_fu_5570_p8 xor_ln204_6_fu_5530_p2 and_ln204_10_fu_5536_p2 or_ln204_22_fu_5542_p2 xor_ln204_7_fu_5548_p2 and_ln204_11_fu_5554_p2 sparsemux_9_3_32_1_1_U57 add_ln204_23_fu_2856_p2 mul_13ns_15ns_27_1_1_U49 grp_fu_2208_p2 grp_fu_2222_p2 grp_fu_2228_p3 grp_fu_2246_p3 grp_fu_2254_p2 grp_fu_2260_p2 grp_fu_2276_p2 sub_ln204_74_fu_3269_p2 lshr_ln204_23_fu_3279_p2 and_ln204_34_fu_3285_p2 icmp_ln204_38_fu_3291_p2 phi_ln204_4_fu_3297_p2 xor_ln204_24_fu_3311_p2 and_ln204_12_fu_3317_p2 or_ln204_13_fu_3323_p2 grp_fu_2290_p2 grp_fu_2296_p2 lshr_ln204_8_fu_3345_p2 grp_fu_2302_p2 shl_ln204_8_fu_3355_p2 cond46_i_i_4_fu_3651_p3 add_ln204_26_fu_3659_p2 select_ln204_34_fu_3687_p3 retval_0_i_i_4_fu_3729_p3 dexp_64ns_64ns_64_13_full_dsp_1_U44 sub_ln204_27_fu_5640_p2 select_ln204_26_fu_5646_p3 icmp_ln204_40_fu_5654_p2 sub_ln204_28_fu_5660_p2 icmp_ln204_41_fu_5670_p2 add_ln204_28_fu_5676_p2 sub_ln204_29_fu_5682_p2 select_ln204_27_fu_5688_p3 icmp_ln204_42_fu_5700_p2 icmp_ln204_43_fu_5710_p2 ashr_ln204_4_fu_5720_p2 select_ln204_35_fu_5730_p3 entry_35_fu_5816_p6 icmp_ln204_44_fu_5756_p2 entry_33_fu_5762_p2 entry_35_fu_5816_p8 xor_ln204_8_fu_5776_p2 and_ln204_13_fu_5782_p2 or_ln204_23_fu_5788_p2 xor_ln204_9_fu_5794_p2 and_ln204_14_fu_5800_p2 sparsemux_9_3_32_1_1_U58 add_ln204_29_fu_2887_p2 add_ln204_30_fu_7422_p2 grp_fu_2308_p2 grp_fu_2322_p2 grp_fu_2328_p3 grp_fu_2346_p3 grp_fu_2354_p2 grp_fu_2360_p2 grp_fu_2376_p2 sub_ln204_75_fu_3369_p2 lshr_ln204_24_fu_3379_p2 and_ln204_35_fu_3385_p2 icmp_ln204_47_fu_3391_p2 phi_ln204_5_fu_3397_p2 xor_ln204_25_fu_3411_p2 and_ln204_15_fu_3417_p2 or_ln204_14_fu_3423_p2 grp_fu_2390_p2 grp_fu_2396_p2 lshr_ln204_10_fu_3445_p2 grp_fu_2402_p2 shl_ln204_10_fu_3455_p2 cond46_i_i_5_fu_3736_p3 add_ln204_33_fu_3744_p2 select_ln204_41_fu_3772_p3 retval_0_i_i_5_fu_3814_p3 dexp_64ns_64ns_64_13_full_dsp_1_U45 sub_ln204_33_fu_5886_p2 select_ln204_32_fu_5892_p3 icmp_ln204_49_fu_5900_p2 sub_ln204_34_fu_5906_p2 icmp_ln204_50_fu_5916_p2 add_ln204_35_fu_5922_p2 sub_ln204_35_fu_5928_p2 select_ln204_33_fu_5934_p3 icmp_ln204_51_fu_5946_p2 icmp_ln204_52_fu_5956_p2 ashr_ln204_5_fu_5966_p2 select_ln204_43_fu_5976_p3 entry_42_fu_6062_p6 icmp_ln204_53_fu_6002_p2 entry_40_fu_6008_p2 entry_42_fu_6062_p8 xor_ln204_10_fu_6022_p2 and_ln204_16_fu_6028_p2 or_ln204_24_fu_6034_p2 xor_ln204_11_fu_6040_p2 and_ln204_17_fu_6046_p2 sparsemux_9_3_32_1_1_U59 add_ln204_36_fu_3461_p2 mul_13ns_15ns_27_1_1_U50 grp_fu_2108_p2 grp_fu_2122_p2 grp_fu_2128_p3 grp_fu_2146_p3 grp_fu_2154_p2 grp_fu_2160_p2 grp_fu_2176_p2 sub_ln204_76_fu_3829_p2 lshr_ln204_25_fu_3839_p2 and_ln204_36_fu_3845_p2 icmp_ln204_56_fu_3851_p2 phi_ln204_6_fu_3857_p2 xor_ln204_26_fu_3871_p2 and_ln204_18_fu_3877_p2 or_ln204_15_fu_3883_p2 grp_fu_2190_p2 grp_fu_2196_p2 lshr_ln204_11_fu_3905_p2 grp_fu_2202_p2 shl_ln204_12_fu_3915_p2 cond46_i_i_6_fu_4170_p3 add_ln204_39_fu_4178_p2 select_ln204_49_fu_4206_p3 retval_0_i_i_6_fu_4248_p3 dexp_64ns_64ns_64_13_full_dsp_1_U43 sub_ln204_39_fu_6132_p2 select_ln204_38_fu_6138_p3 icmp_ln204_58_fu_6146_p2 sub_ln204_40_fu_6152_p2 icmp_ln204_59_fu_6162_p2 add_ln204_41_fu_6168_p2 sub_ln204_41_fu_6174_p2 select_ln204_39_fu_6180_p3 icmp_ln204_60_fu_6192_p2 icmp_ln204_61_fu_6202_p2 ashr_ln204_6_fu_6212_p2 select_ln204_52_fu_6222_p3 entry_49_fu_6308_p6 icmp_ln204_62_fu_6248_p2 entry_47_fu_6254_p2 entry_49_fu_6308_p8 xor_ln204_12_fu_6268_p2 and_ln204_19_fu_6274_p2 or_ln204_25_fu_6280_p2 xor_ln204_13_fu_6286_p2 and_ln204_20_fu_6292_p2 sparsemux_9_3_32_1_1_U60 add_ln204_42_fu_3495_p2 mul_14ns_16ns_29_1_1_U51 grp_fu_2208_p2 grp_fu_2222_p2 grp_fu_2228_p3 grp_fu_2246_p3 grp_fu_2254_p2 grp_fu_2260_p2 grp_fu_2276_p2 sub_ln204_77_fu_3929_p2 lshr_ln204_26_fu_3939_p2 and_ln204_37_fu_3945_p2 icmp_ln204_65_fu_3951_p2 phi_ln204_7_fu_3957_p2 xor_ln204_27_fu_3971_p2 and_ln204_21_fu_3977_p2 or_ln204_16_fu_3983_p2 grp_fu_2290_p2 grp_fu_2296_p2 lshr_ln204_13_fu_4005_p2 grp_fu_2302_p2 shl_ln204_14_fu_4015_p2 cond46_i_i_7_fu_4255_p3 add_ln204_45_fu_4263_p2 select_ln204_58_fu_4291_p3 retval_0_i_i_7_fu_4333_p3 dexp_64ns_64ns_64_13_full_dsp_1_U44 sub_ln204_45_fu_6378_p2 select_ln204_44_fu_6384_p3 icmp_ln204_67_fu_6392_p2 sub_ln204_46_fu_6398_p2 icmp_ln204_68_fu_6408_p2 add_ln204_47_fu_6414_p2 sub_ln204_47_fu_6420_p2 select_ln204_45_fu_6426_p3 icmp_ln204_69_fu_6438_p2 icmp_ln204_70_fu_6448_p2 ashr_ln204_7_fu_6458_p2 select_ln204_59_fu_6468_p3 entry_56_fu_6554_p6 icmp_ln204_71_fu_6494_p2 entry_54_fu_6500_p2 entry_56_fu_6554_p8 xor_ln204_14_fu_6514_p2 and_ln204_22_fu_6520_p2 or_ln204_26_fu_6526_p2 xor_ln204_15_fu_6532_p2 and_ln204_23_fu_6538_p2 sparsemux_9_3_32_1_1_U61 add_ln204_48_fu_3526_p2 mul_14ns_16ns_29_1_1_U52 grp_fu_2308_p2 grp_fu_2322_p2 grp_fu_2328_p3 grp_fu_2346_p3 grp_fu_2354_p2 grp_fu_2360_p2 grp_fu_2376_p2 sub_ln204_78_fu_4048_p2 lshr_ln204_27_fu_4058_p2 and_ln204_38_fu_4064_p2 icmp_ln204_74_fu_4070_p2 phi_ln204_8_fu_4076_p2 xor_ln204_28_fu_4090_p2 and_ln204_24_fu_4096_p2 or_ln204_17_fu_4102_p2 grp_fu_2390_p2 grp_fu_2396_p2 lshr_ln204_15_fu_4124_p2 grp_fu_2402_p2 shl_ln204_16_fu_4134_p2 cond46_i_i_8_fu_4340_p3 add_ln204_51_fu_4348_p2 select_ln204_62_fu_4376_p3 retval_0_i_i_8_fu_4418_p3 dexp_64ns_64ns_64_13_full_dsp_1_U45 sub_ln204_51_fu_6623_p2 select_ln204_50_fu_6629_p3 icmp_ln204_76_fu_6637_p2 sub_ln204_52_fu_6643_p2 icmp_ln204_77_fu_6653_p2 add_ln204_53_fu_6659_p2 sub_ln204_53_fu_6665_p2 select_ln204_51_fu_6671_p3 icmp_ln204_78_fu_6683_p2 icmp_ln204_79_fu_6693_p2 ashr_ln204_8_fu_6703_p2 select_ln204_63_fu_6713_p3 entry_63_fu_6799_p6 icmp_ln204_80_fu_6739_p2 entry_61_fu_6745_p2 entry_63_fu_6799_p8 xor_ln204_16_fu_6759_p2 and_ln204_25_fu_6765_p2 or_ln204_27_fu_6771_p2 xor_ln204_17_fu_6777_p2 and_ln204_26_fu_6783_p2 sparsemux_9_3_32_1_1_U62 add_ln204_54_fu_4140_p2 mul_14ns_16ns_29_1_1_U53 grp_fu_2308_p2 grp_fu_2322_p2 grp_fu_2328_p3 grp_fu_2346_p3 grp_fu_2354_p2 grp_fu_2360_p2 grp_fu_2376_p2 sub_ln204_79_fu_4433_p2 lshr_ln204_28_fu_4443_p2 and_ln204_39_fu_4449_p2 icmp_ln204_83_fu_4455_p2 phi_ln204_9_fu_4461_p2 xor_ln204_29_fu_4475_p2 and_ln204_27_fu_4481_p2 or_ln204_18_fu_4487_p2 grp_fu_2390_p2 grp_fu_2396_p2 lshr_ln204_17_fu_4509_p2 grp_fu_2402_p2 shl_ln204_18_fu_4519_p2 cond46_i_i_9_fu_4525_p3 add_ln204_57_fu_4533_p2 select_ln204_66_fu_4561_p3 retval_0_i_i_9_fu_4603_p3 dexp_64ns_64ns_64_13_full_dsp_1_U43 sub_ln204_57_fu_6869_p2 select_ln204_56_fu_6875_p3 icmp_ln204_85_fu_6883_p2 sub_ln204_58_fu_6889_p2 icmp_ln204_86_fu_6899_p2 add_ln204_59_fu_6905_p2 sub_ln204_59_fu_6911_p2 select_ln204_57_fu_6917_p3 icmp_ln204_87_fu_6925_p2 icmp_ln204_88_fu_6954_p2 ashr_ln204_9_fu_6962_p2 select_ln204_67_fu_6971_p3 entry_70_fu_7032_p6 icmp_ln204_89_fu_6945_p2 entry_68_fu_6986_p2 entry_70_fu_7032_p8 xor_ln204_18_fu_6998_p2 and_ln204_28_fu_7003_p2 or_ln204_28_fu_7008_p2 xor_ln204_19_fu_7012_p2 and_ln204_29_fu_7018_p2 sparsemux_9_3_32_1_1_U63 add_ln209_fu_7055_p2 sdiv_48ns_32s_48_52_1_U64 icmp_ln215_fu_7364_p2 sdiv_48ns_32s_48_52_1_U65 icmp_ln215_2_fu_7374_p2 sdiv_48ns_32s_48_52_1_U66 icmp_ln215_3_fu_7384_p2 sdiv_48ns_32s_48_52_1_U67 icmp_ln215_4_fu_7394_p2 sdiv_48ns_32s_48_52_1_U68 icmp_ln215_5_fu_7404_p2 sdiv_48ns_32s_48_52_1_U69 icmp_ln215_6_fu_7452_p2 sdiv_48ns_32s_48_52_1_U70 icmp_ln215_7_fu_7462_p2 sdiv_48ns_32s_48_52_1_U71 icmp_ln215_8_fu_7472_p2 sdiv_48ns_32s_48_52_1_U72 icmp_ln215_9_fu_7482_p2 sdiv_48ns_32s_48_52_1_U73 icmp_ln215_10_fu_7492_p2 add_ln195_2_fu_3537_p2 icmp_ln195_1_fu_3542_p2 select_ln195_fu_3548_p3"
        },
        {
          "ModuleName": "dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3",
          "InstanceName": "grp_dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3_fu_342",
          "BindInstances": "icmp_ln224_fu_659_p2 add_ln224_fu_665_p2 icmp_ln227_fu_677_p2 select_ln224_fu_840_p3 xor_ln224_fu_683_p2 icmp_ln232_fu_689_p2 and_ln224_fu_695_p2 add_ln224_1_fu_701_p2 select_ln224_1_fu_707_p3 add_ln227_fu_847_p2 empty_52_fu_715_p2 sum_k_mid2_fu_721_p3 select_ln227_fu_853_p3 mul_14ns_16ns_29_1_1_U102 urem_14ns_6ns_5_18_1_U103 sparsemux_17_3_32_1_1_U104 sparsemux_41_5_32_1_1_U105 mul_32s_32s_48_1_1_U101 empty_54_fu_1131_p3 add_ln237_2_fu_1146_p2 add_ln232_fu_791_p2 icmp_ln232_1_fu_797_p2 add_ln241_fu_977_p2 add_ln227_1_fu_803_p2 select_ln227_1_fu_809_p3"
        },
        {
          "ModuleName": "squash",
          "InstanceName": "grp_squash_fu_375",
          "BindInstances": "icmp_ln268_fu_187_p2 add_ln268_fu_193_p2 add_ln278_fu_220_p2 sdiv_48ns_33s_48_52_seq_1_U148 icmp_ln278_fu_244_p2 sub_ln278_fu_258_p2 select_ln278_fu_264_p3 tmp_3_fu_297_p3 sub_ln278_1_fu_313_p2 add_ln278_1_fu_319_p2 icmp_ln278_1_fu_335_p2 sub_ln278_7_fu_345_p2 lshr_ln278_2_fu_355_p2 and_ln278_3_fu_365_p2 icmp_ln278_2_fu_370_p2 phi_ln278_fu_376_p2 xor_ln278_2_fu_390_p2 and_ln278_fu_404_p2 or_ln278_fu_410_p2 icmp_ln278_3_fu_427_p2 add_ln278_2_fu_433_p2 lshr_ln278_fu_443_p2 sub_ln278_2_fu_449_p2 shl_ln278_fu_459_p2 cond47_i_i_fu_465_p3 add_ln278_3_fu_477_p2 select_ln278_1_fu_505_p3 retval_0_i_i_fu_548_p3 dsqrt_64ns_64ns_64_21_no_dsp_1_U147 sub_ln278_3_fu_600_p2 select_ln278_2_fu_606_p3 icmp_ln278_4_fu_614_p2 sub_ln278_4_fu_620_p2 icmp_ln278_5_fu_630_p2 add_ln278_5_fu_636_p2 sub_ln278_5_fu_642_p2 select_ln278_3_fu_648_p3 icmp_ln278_6_fu_660_p2 icmp_ln278_7_fu_670_p2 ashr_ln278_fu_680_p2 select_ln278_6_fu_690_p3 ref_tmp14_4_fu_776_p6 icmp_ln278_8_fu_716_p2 shl_ln278_1_fu_722_p2 ref_tmp14_4_fu_776_p8 xor_ln278_fu_736_p2 and_ln278_1_fu_742_p2 or_ln278_1_fu_748_p2 xor_ln278_1_fu_754_p2 and_ln278_2_fu_760_p2 sparsemux_9_3_32_1_1_U149 sdiv_64ns_32s_32_68_seq_1_U150",
          "Instances": [
            {
              "ModuleName": "squash_Pipeline_VITIS_LOOP_272_2",
              "InstanceName": "grp_squash_Pipeline_VITIS_LOOP_272_2_fu_156",
              "BindInstances": "icmp_ln272_fu_105_p2 add_ln272_fu_111_p2 add_ln275_fu_121_p2 mul_32s_32s_48_1_1_U138 add_ln275_1_fu_154_p2"
            },
            {
              "ModuleName": "squash_Pipeline_VITIS_LOOP_280_3",
              "InstanceName": "grp_squash_Pipeline_VITIS_LOOP_280_3_fu_164",
              "BindInstances": "icmp_ln280_fu_110_p2 add_ln280_fu_116_p2 add_ln282_fu_126_p2 mul_32s_32s_48_1_1_U142"
            }
          ]
        },
        {
          "ModuleName": "dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2",
          "InstanceName": "grp_dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2_fu_381",
          "BindInstances": "icmp_ln290_fu_630_p2 add_ln290_fu_636_p2 icmp_ln293_fu_648_p2 select_ln290_fu_654_p3 add_ln290_1_fu_662_p2 select_ln290_1_fu_668_p3 mul_32s_32s_48_1_1_U156 mul_32s_32s_48_1_1_U157 add_ln298_fu_893_p2 mul_32s_32s_48_1_1_U158 add_ln298_1_fu_1023_p2 mul_32s_32s_48_1_1_U159 add_ln298_2_fu_1052_p2 mul_32s_32s_48_1_1_U160 add_ln298_3_fu_1194_p2 mul_32s_32s_48_1_1_U161 add_ln298_4_fu_1217_p2 mul_32s_32s_48_1_1_U162 add_ln298_5_fu_1240_p2 mul_32s_32s_48_1_1_U163 add_ln298_6_fu_1263_p2 mul_32s_32s_48_1_1_U164 add_ln298_7_fu_1291_p2 mul_32s_32s_48_1_1_U165 add_ln298_8_fu_1320_p2 mul_32s_32s_48_1_1_U166 add_ln298_9_fu_1379_p2 mul_32s_32s_48_1_1_U167 add_ln298_10_fu_1402_p2 mul_32s_32s_48_1_1_U168 add_ln298_11_fu_1425_p2 mul_32s_32s_48_1_1_U169 add_ln298_12_fu_1448_p2 mul_32s_32s_48_1_1_U170 add_ln298_13_fu_1475_p2 mul_32s_32s_48_1_1_U171 add_ln298_14_fu_1504_p2 add_ln293_fu_762_p2"
        },
        {
          "ModuleName": "dynamic_routing_Pipeline_VITIS_LOOP_307_1",
          "InstanceName": "grp_dynamic_routing_Pipeline_VITIS_LOOP_307_1_fu_395",
          "BindInstances": "icmp_ln307_fu_76_p2 add_ln307_fu_82_p2 add_ln311_fu_99_p2"
        },
        {
          "ModuleName": "dynamic_routing_Pipeline_5",
          "InstanceName": "grp_dynamic_routing_Pipeline_5_fu_401",
          "BindInstances": "exitcond4_fu_122_p2 empty_fu_128_p2 empty_57_fu_143_p2 empty_55_fu_191_p3"
        }
      ]
    },
    "Info": {
      "dynamic_routing_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "apply_weights": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash_Pipeline_VITIS_LOOP_272_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash_Pipeline_VITIS_LOOP_280_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "squash": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dynamic_routing_Pipeline_VITIS_LOOP_307_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dynamic_routing_Pipeline_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dynamic_routing": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dynamic_routing_Pipeline_1": {
        "Latency": {
          "LatencyBest": "9219",
          "LatencyAvg": "9219",
          "LatencyWorst": "9219",
          "PipelineII": "9217",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9216",
            "Latency": "9217",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1043",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "130",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_weights_Pipeline_VITIS_LOOP_111_1_VITIS_LOOP_113_2": {
        "Latency": {
          "LatencyBest": "92164",
          "LatencyAvg": "92164",
          "LatencyWorst": "92164",
          "PipelineII": "92163",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_111_1_VITIS_LOOP_113_2",
            "TripCount": "11520",
            "Latency": "92162",
            "PipelineII": "8",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "2",
          "FF": "2175",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "3108",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "apply_weights": {
        "Latency": {
          "LatencyBest": "92236",
          "LatencyAvg": "92236",
          "LatencyWorst": "92236",
          "PipelineII": "92236",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "2",
          "FF": "2307",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "3638",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax": {
        "Latency": {
          "LatencyBest": "4680",
          "LatencyAvg": "4680",
          "LatencyWorst": "4680",
          "PipelineII": "4612",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.910"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_195_1",
            "TripCount": "1152",
            "Latency": "4678",
            "PipelineII": "4",
            "PipelineDepth": "75"
          }],
        "Area": {
          "DSP": "86",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "3",
          "FF": "59038",
          "AVAIL_FF": "548160",
          "UTIL_FF": "10",
          "LUT": "67094",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "24",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dynamic_routing_Pipeline_VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3": {
        "Latency": {
          "LatencyBest": "184339",
          "LatencyAvg": "184339",
          "LatencyWorst": "184339",
          "PipelineII": "184321",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.145"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_224_1_VITIS_LOOP_227_2_VITIS_LOOP_232_3",
            "TripCount": "184320",
            "Latency": "184337",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1134",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1231",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash_Pipeline_VITIS_LOOP_272_2": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.614"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_272_2",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "40",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "165",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash_Pipeline_VITIS_LOOP_280_3": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.774"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_280_3",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "64",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "squash": {
        "Latency": {
          "LatencyBest": "1741",
          "LatencyAvg": "1741",
          "LatencyWorst": "1741",
          "PipelineII": "1741",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.227"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_268_1",
            "TripCount": "10",
            "Latency": "1740",
            "PipelineII": "",
            "PipelineDepth": "174"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "1828",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "3729",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dynamic_routing_Pipeline_VITIS_LOOP_290_1_VITIS_LOOP_293_2": {
        "Latency": {
          "LatencyBest": "11525",
          "LatencyAvg": "11525",
          "LatencyWorst": "11525",
          "PipelineII": "11521",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.217"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_290_1_VITIS_LOOP_293_2",
            "TripCount": "11520",
            "Latency": "11523",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "64",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "2",
          "FF": "763",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "1451",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dynamic_routing_Pipeline_VITIS_LOOP_307_1": {
        "Latency": {
          "LatencyBest": "23042",
          "LatencyAvg": "23042",
          "LatencyWorst": "23042",
          "PipelineII": "23041",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.370"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_307_1",
            "TripCount": "11520",
            "Latency": "23040",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "31",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "136",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dynamic_routing_Pipeline_5": {
        "Latency": {
          "LatencyBest": "163",
          "LatencyAvg": "163",
          "LatencyWorst": "163",
          "PipelineII": "161",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "160",
            "Latency": "161",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "527",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "575",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dynamic_routing": {
        "Latency": {
          "LatencyBest": "674066",
          "LatencyAvg": "725921",
          "LatencyWorst": "777776",
          "PipelineIIMin": "674067",
          "PipelineIIMax": "777777",
          "PipelineII": "674067 ~ 777777",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_79_1",
            "TripCount": "3",
            "LatencyMin": "572301",
            "LatencyMax": "676011",
            "Latency": "572301 ~ 676011",
            "PipelineII": "",
            "PipelineDepthMin": "190767",
            "PipelineDepthMax": "225337",
            "PipelineDepth": "190767 ~ 225337"
          }],
        "Area": {
          "BRAM_18K": "439",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "24",
          "DSP": "227",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "9",
          "FF": "73421",
          "AVAIL_FF": "548160",
          "UTIL_FF": "13",
          "LUT": "107958",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "39",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-23 10:52:08 NZST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
