
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/sphinx3_883B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 2628876 heartbeat IPC: 3.80391 cumulative IPC: 3.80391 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2628876 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 15063859 heartbeat IPC: 0.804183 cumulative IPC: 0.804183 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 27678927 heartbeat IPC: 0.792703 cumulative IPC: 0.798401 (Simulation time: 0 hr 3 min 4 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 39599691 heartbeat IPC: 0.838873 cumulative IPC: 0.811451 (Simulation time: 0 hr 4 min 13 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 51202395 heartbeat IPC: 0.861868 cumulative IPC: 0.823494 (Simulation time: 0 hr 5 min 21 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 62390490 heartbeat IPC: 0.893807 cumulative IPC: 0.836657 (Simulation time: 0 hr 6 min 33 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 71475029 heartbeat IPC: 1.10077 cumulative IPC: 0.871508 (Simulation time: 0 hr 7 min 34 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 82082128 heartbeat IPC: 0.942765 cumulative IPC: 0.881021 (Simulation time: 0 hr 8 min 43 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 90506760 heartbeat IPC: 1.187 cumulative IPC: 0.910354 (Simulation time: 0 hr 9 min 41 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 98585816 heartbeat IPC: 1.23777 cumulative IPC: 0.937921 (Simulation time: 0 hr 10 min 37 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 108425971 heartbeat IPC: 1.01624 cumulative IPC: 0.945206 (Simulation time: 0 hr 11 min 40 sec) 
Finished CPU 0 instructions: 100000004 cycles: 105797096 cumulative IPC: 0.945206 (Simulation time: 0 hr 11 min 40 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.945206 instructions: 100000004 cycles: 105797096
cpu0_DTLB TOTAL     ACCESS:   16694174  HIT:   16534220  MISS:     159954
cpu0_DTLB LOAD      ACCESS:   15359285  HIT:   15207621  MISS:     151664
cpu0_DTLB RFO       ACCESS:    1334889  HIT:    1326599  MISS:       8290
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.7793 cycles
cpu0_ITLB TOTAL     ACCESS:    9427359  HIT:    9427294  MISS:         65
cpu0_ITLB LOAD      ACCESS:    9427359  HIT:    9427294  MISS:         65
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 150.938 cycles
cpu0_L1I TOTAL     ACCESS:     192864  HIT:     191484  MISS:       1380
cpu0_L1I LOAD      ACCESS:     192864  HIT:     191484  MISS:       1380
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 201.106 cycles
cpu0_STLB TOTAL     ACCESS:     160019  HIT:      99123  MISS:      60896
cpu0_STLB LOAD      ACCESS:     151729  HIT:      92050  MISS:      59679
cpu0_STLB RFO       ACCESS:       8290  HIT:       7073  MISS:       1217
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 9.954 cycles
cpu0_L1D TOTAL     ACCESS:   12736484  HIT:   10987221  MISS:    1749263
cpu0_L1D LOAD      ACCESS:   10493194  HIT:    8858861  MISS:    1634333
cpu0_L1D RFO       ACCESS:    2185112  HIT:    2070977  MISS:     114135
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      58178  HIT:      57383  MISS:        795
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 109.911 cycles
cpu0_L2C TOTAL     ACCESS:    1908229  HIT:     511114  MISS:    1397115
cpu0_L2C LOAD      ACCESS:    1635710  HIT:     341916  MISS:    1293794
cpu0_L2C RFO       ACCESS:     114130  HIT:      11244  MISS:     102886
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     157594  HIT:     157349  MISS:        245
cpu0_L2C TRANSLATION ACCESS:        795  HIT:        605  MISS:        190
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 123.97 cycles
LLC TOTAL     ACCESS:    1531195  HIT:     781689  MISS:     749506
LLC LOAD      ACCESS:    1293793  HIT:     589653  MISS:     704140
LLC RFO       ACCESS:     102886  HIT:      77214  MISS:      25672
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     134326  HIT:     114669  MISS:      19657
LLC TRANSLATION ACCESS:        190  HIT:        153  MISS:         37
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 191.928 cycles
Insertion Distribution: 
	LOAD 43698 0 185833 595046 
	RFO 6612 0 9201 15094 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 20218 
	 2 0 31 23 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      76342  ROW_BUFFER_MISS:     653231
 DBUS AVG_CONGESTED_CYCLE:    3.78692
 WQ ROW_BUFFER_HIT:      12040  ROW_BUFFER_MISS:      25228  FULL:      20284


CPU 0 Branch Prediction Accuracy: 91.645% MPKI: 7.87682 Average ROB Occupancy at Mispredict: 157.482
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0017
BRANCH_INDIRECT: 0.00111
BRANCH_CONDITIONAL: 7.87013
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0.0005
BRANCH_RETURN: 0.00172

