这道题颇费了一番功夫，一开始是先把想到的加上去，然后测试发现bug再修改，发现这样效率很低，总是有漏调的，然后在网上搜了下大家的解题思路，列了一个全部情况的表格，分析修改一次通过，不得不赞叹系统思维的毒辣，最终答案如下：<br/>
<br/>
参照书上 图 4-67 列出所有的情况如下：<br/>
数据冒险有三种基本情况（执行/使用、访存/使用、写回/使用），控制冒险四种情况：JXX 只有一种，ret 有三种

| 寄存器 | ①执行/使用 | ②访存/使用 | ③写回/使用 | ④JXX | ⑤ret | ⑥ret | ⑦ret |
| :----- | :--------- | :--------- | :--------- | :--- | :--- | :--- | :--- |
| **W**  | ——         | ——         | 写回       | ——   | ——   | ——   | ——   |
| **M**  | ——         | 访存       | ——         | ——   | ——   | ——   | ret  |
| **E**  | 执行       | ——         | ——         | JXX  | ——   | ret  | 气泡 |
| **D**  | 使用       | 使用       | 使用       | ——   | ret  | 气泡 | 气泡 |

组合分析：

①②属于普通的数据冒险，下一个时钟周期F和D暂停，E加入气泡，直到W阶段完成

①③同①②

①⑤和书上的组合B的情况相似，下一个时钟周期D如果加入气泡就把本来的指令取消了，所以应该是暂停

②③就是加载/使用冒险，同①②

②④和书上组合A的情况相似，下一个时钟周期会在D和E中加入气泡，F会暂停，但是F会选择正确的地址，所以不会影响结果

②⑤同①⑤

③④同②④

③⑤同①⑤

④⑤就是书上的组合A

①②③同①②

②③④同②④

②③⑤同①⑤

③④⑤同②④

①②③⑤同①⑤

综合来看，需要特殊处理的情况就是①⑤、②⑤、③⑤、②③⑤、①②③⑤，这其实都是书上组合B的变种，所以修改如下：

```
################ Pipeline Register Control #########################

# Should I stall or inject a bubble into Pipeline Register F?
# At most one of these can be true.
bool F_bubble = 0;
bool F_stall =
	# Modify the following to stall the update of pipeline register F
	0 ||
	(d_srcA != RNONE && 
	 d_srcA in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE }) ||
	(d_srcB != RNONE && 
	 d_srcB in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE }) ||
	# Stalling at fetch while ret passes through pipeline
	IRET in { D_icode, E_icode, M_icode };

# Should I stall or inject a bubble into Pipeline Register D?
# At most one of these can be true.
bool D_stall = 
	# Modify the following to stall the instruction in decode
	0 ||
	(d_srcA != RNONE && 
	 d_srcA in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE }) ||
	(d_srcB != RNONE && 
	 d_srcB in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE });

bool D_bubble =
	# Mispredicted branch
	(E_icode == IJXX && !e_Cnd) ||
	# Stalling at fetch while ret passes through pipeline
	# !(E_icode in { IMRMOVQ, IPOPQ } && E_dstM in { d_srcA, d_srcB }) &&
	!((d_srcA != RNONE && 
	 d_srcA in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE }) ||
	(d_srcB != RNONE && 
	 d_srcB in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE })) &&
	# but not condition for a generate/use hazard
	!0 &&
	  IRET in { D_icode, E_icode, M_icode };

# Should I stall or inject a bubble into Pipeline Register E?
# At most one of these can be true.
bool E_stall = 0;
bool E_bubble =
	# Mispredicted branch
	(E_icode == IJXX && !e_Cnd) ||
	# Modify the following to inject bubble into the execute stage
	0 ||
	(d_srcA != RNONE && 
	 d_srcA in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE }) ||
	(d_srcB != RNONE && 
	 d_srcB in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE }) ||
	(D_icode == IRET && RRSP in { e_dstE, E_dstM, M_dstM, M_dstE, W_dstM, W_dstE });

# Should I stall or inject a bubble into Pipeline Register M?
# At most one of these can be true.
bool M_stall = 0;
# Start injecting bubbles as soon as exception passes through memory stage
bool M_bubble = m_stat in { SADR, SINS, SHLT } || W_stat in { SADR, SINS, SHLT };

# Should I stall or inject a bubble into Pipeline Register W?
bool W_stall = W_stat in { SADR, SINS, SHLT };
bool W_bubble = 0;
```

