Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 10:30:15 2019
| Host         : LAPTOP-T495 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_control_sets_placed.rpt
| Design       : Pong
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   179 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             121 |           44 |
| Yes          | No                    | No                     |              46 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------+------------------------------+------------------+----------------+
|       Clock Signal      |           Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------------+----------------------------------+------------------------------+------------------+----------------+
|  Timings/CLK            |                                  | Score/CA[6]_i_1_n_0          |                1 |              1 |
|  Timings/CLK            |                                  | Score/AN[3]_i_1_n_0          |                1 |              1 |
|  Timings/CLK            |                                  | Score/AN[2]_i_1_n_0          |                1 |              1 |
|  Timings/CLK            |                                  | Score/AN[4]_i_1_n_0          |                1 |              1 |
|  Timings/CLK            |                                  | Score/AN[5]_i_1_n_0          |                1 |              1 |
|  Timings/CLKAUD         |                                  |                              |                1 |              1 |
|  Timings/CLKLOSE        | Score/counterL[3]_i_1_n_0        | Score/counterL[5]_i_1_n_0    |                1 |              1 |
|  Timings/CLK            |                                  | Score/AN[1]_i_1_n_0          |                1 |              2 |
|  Timings/CLK            |                                  | Score/AN[7]_i_1_n_0          |                1 |              2 |
|  Timings/CLK            |                                  |                              |                2 |              3 |
|  Timings/CLK            |                                  | Score/CA[0]_i_1_n_0          |                3 |              3 |
|  Timings/CLK            |                                  | Score/CA[3]_i_1_n_0          |                1 |              3 |
|  BackgroundColor/CLK    |                                  |                              |                1 |              3 |
|  Timings/CLKLOSE        |                                  |                              |                2 |              4 |
|  BackgroundColor/CLK    | BackgroundColor/red[3]_i_1_n_0   |                              |                2 |              4 |
|  BackgroundColor/CLK    | BackgroundColor/green[3]_i_1_n_0 |                              |                2 |              4 |
|  BackgroundColor/CLK    | BackgroundColor/blue[3]_i_1_n_0  |                              |                2 |              4 |
|  CLKBALL_BUFG           |                                  | Audiodriver/SD1[5]           |                2 |              5 |
|  Timings/CLKAUD         |                                  | Audiodriver/clear            |                1 |              5 |
|  Timings/CLKLOSE        | Score/counterL[3]_i_1_n_0        |                              |                3 |              7 |
|  Timings/CLKLOSE        | Score/scoreP1                    | Score/scoreP2                |                2 |              7 |
|  Timings/CLKLOSE        | Score/scoreP2[6]_i_1_n_0         | Score/scoreP2                |                3 |              7 |
|  CLK100MHZ_IBUF_BUFG    |                                  |                              |                6 |              7 |
|  CLKBALL_BUFG           | Score/lostP1_reg_1               |                              |                4 |              9 |
|  CLKBALL_BUFG           | Players/YposP1_set[8]_i_1_n_0    |                              |                4 |              9 |
|  CLKBALL_BUFG           | Players/YposP2_set[8]_i_1_n_0    |                              |                4 |              9 |
|  Timings/CLKSET1        |                                  | Timings/sel                  |                5 |             10 |
|  CLKBALL_BUFG           | Score/lostP1_reg_1               | Score/SR[0]                  |                5 |             10 |
|  Timings/CLKSET1        | Timings/sel                      | Timings/clear                |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG    |                                  | Timings/counter5[10]_i_1_n_0 |                4 |             11 |
|  BallPos/CLKCOLOR_reg_0 |                                  |                              |                4 |             12 |
|  CLKBALL_BUFG           |                                  |                              |                8 |             13 |
|  CLK100MHZ_IBUF_BUFG    |                                  | Timings/counter2[0]_i_1_n_0  |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG    |                                  | Timings/counter3[0]_i_1_n_0  |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG    |                                  | Timings/counter4[0]_i_1_n_0  |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG    |                                  | BackgroundColor/clear        |                6 |             22 |
+-------------------------+----------------------------------+------------------------------+------------------+----------------+


