<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1482330792">
  <File Type="VDS-TIMING-PB" Name="Jaxc_I2S_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Jaxc_I2S_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="Jaxc_I2S.dcp"/>
  <File Type="RDS-UTIL-PB" Name="Jaxc_I2S_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="Jaxc_I2S_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="Jaxc_I2S_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="Jaxc_I2S.vds"/>
  <File Type="PA-TCL" Name="Jaxc_I2S.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Jaxc_I2S_1.0/hdl/cross_domain_bus.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Jaxc_I2S_1.0/hdl/AXI_4_lite_package.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/Output_buffer_Block_RAM/Output_buffer_Block_RAM.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Jaxc_I2S_1.0/hdl/I2S_controller.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../zybo_base_system/source/vivado/hw/ip_repo/Jaxc_I2S_1.0/hdl/I2S_controller.vhd"/>
        <Attr Name="ImportTime" Val="1443794151"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Jaxc_I2S_1.0/hdl/cross_domain_bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/CLK_DIV.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../CLK_DIV/CLK_DIV.srcs/sources_1/new/CLK_DIV.vhd"/>
        <Attr Name="ImportTime" Val="1446385802"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Jaxc_I2S_1.0/hdl/Jaxc_Slave_axi.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Jaxc_I2S_1.0/hdl/Jaxc_I2S_v1_0.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../zybo_base_system/source/vivado/hw/ip_repo/Jaxc_I2S_1.0/hdl/Jaxc_I2S_v1_0.vhd"/>
        <Attr Name="ImportTime" Val="1443758695"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/Output_buffer_Block_RAM.xcix">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Jaxc_I2S_1.0/simulation/AXI_TB.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../zybo_base_system/source/vivado/hw/ip_repo/Jaxc_I2S_1.0/simulation/AXI_TB.vhd"/>
        <Attr Name="ImportTime" Val="1443714143"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Jaxc_I2S_1.0/simulation/I2S_controller_TB.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../zybo_base_system/source/vivado/hw/ip_repo/Jaxc_I2S_1.0/simulation/I2S_controller_TB.vhd"/>
        <Attr Name="ImportTime" Val="1443757660"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/component.xml">
      <FileInfo SFType="IPXACT"/>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/Output_buffer_Block_RAM/BLK_init.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/synthtop.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Jaxc_I2S"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/i2s.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../zybo_base_system/source/vivado/hw/ip_repo/Jaxc_I2S_1.0/constraints/i2s.xdc"/>
        <Attr Name="ImportTime" Val="1443890584"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/constraints/i2s.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
