

================================================================
== Synthesis Summary Report of 'doitgen'
================================================================
+ General Information: 
    * Date:           Mon May  5 06:06:33 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        doitgen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |              |              |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |+ doitgen                                            |     -|  0.00|     2873|  1.436e+04|         -|     2874|     -|        no|     -|  1981 (21%)|  465668 (17%)|  255832 (19%)|    -|
    | + doitgen_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_13_2  |     -|  0.00|     2677|  1.338e+04|         -|     2677|     -|        no|     -|  1981 (21%)|  314185 (12%)|  196457 (15%)|    -|
    |  o VITIS_LOOP_11_1_VITIS_LOOP_13_2                  |    II|  3.65|     2675|  1.338e+04|       181|        5|   500|       yes|     -|           -|             -|             -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_16 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_17 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_18 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_19 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_20 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_21 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_22 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_23 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_24 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_25 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_26 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_27 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_28 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_29 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 9             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+-----------------------+
| Interface     | Register | Offset | Width | Access | Description           |
+---------------+----------+--------+-------+--------+-----------------------+
| s_axi_control | A_0_1    | 0x10   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_0_2    | 0x14   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_1_1    | 0x1c   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_1_2    | 0x20   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_2_1    | 0x28   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_2_2    | 0x2c   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_3_1    | 0x34   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_3_2    | 0x38   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_4_1    | 0x40   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_4_2    | 0x44   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_5_1    | 0x4c   | 32    | W      | Data signal of A_5    |
| s_axi_control | A_5_2    | 0x50   | 32    | W      | Data signal of A_5    |
| s_axi_control | C4_0_1   | 0x58   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_0_2   | 0x5c   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_1_1   | 0x64   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_1_2   | 0x68   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_2_1   | 0x70   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_2_2   | 0x74   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_3_1   | 0x7c   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_3_2   | 0x80   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_4_1   | 0x88   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_4_2   | 0x8c   | 32    | W      | Data signal of C4_4   |
| s_axi_control | sum_0_1  | 0x94   | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_0_2  | 0x98   | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_1_1  | 0xa0   | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_1_2  | 0xa4   | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_2_1  | 0xac   | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_2_2  | 0xb0   | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_3_1  | 0xb8   | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_3_2  | 0xbc   | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_4_1  | 0xc4   | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_4_2  | 0xc8   | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_5_1  | 0xd0   | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_5_2  | 0xd4   | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_6_1  | 0xdc   | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_6_2  | 0xe0   | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_7_1  | 0xe8   | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_7_2  | 0xec   | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_8_1  | 0xf4   | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_8_2  | 0xf8   | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_9_1  | 0x100  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_9_2  | 0x104  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_10_1 | 0x10c  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_10_2 | 0x110  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_11_1 | 0x118  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_11_2 | 0x11c  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_12_1 | 0x124  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_12_2 | 0x128  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_13_1 | 0x130  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_13_2 | 0x134  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_14_1 | 0x13c  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_14_2 | 0x140  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_15_1 | 0x148  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_15_2 | 0x14c  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_16_1 | 0x154  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_16_2 | 0x158  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_17_1 | 0x160  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_17_2 | 0x164  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_18_1 | 0x16c  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_18_2 | 0x170  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_19_1 | 0x178  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_19_2 | 0x17c  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_20_1 | 0x184  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_20_2 | 0x188  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_21_1 | 0x190  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_21_2 | 0x194  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_22_1 | 0x19c  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_22_2 | 0x1a0  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_23_1 | 0x1a8  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_23_2 | 0x1ac  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_24_1 | 0x1b4  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_24_2 | 0x1b8  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_25_1 | 0x1c0  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_25_2 | 0x1c4  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_26_1 | 0x1cc  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_26_2 | 0x1d0  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_27_1 | 0x1d8  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_27_2 | 0x1dc  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_28_1 | 0x1e4  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_28_2 | 0x1e8  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_29_1 | 0x1f0  | 32    | W      | Data signal of sum_29 |
| s_axi_control | sum_29_2 | 0x1f4  | 32    | W      | Data signal of sum_29 |
+---------------+----------+--------+-------+--------+-----------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| np        | ap_none | 32       |
| nq        | ap_none | 32       |
| nr        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nr       | in        | int      |
| nq       | in        | int      |
| np       | in        | int      |
| A        | inout     | double*  |
| C4       | inout     | double*  |
| sum      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| nr       | nr            | port      |          |
| nq       | nq            | port      |          |
| np       | np            | port      |          |
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_1  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_2  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_3  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_4  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_5  | interface |          |
| A        | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_0  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_1  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_2  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_3  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_4  | interface |          |
| C4       | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_0  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_1  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_2  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_3  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_4  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_5  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_6  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_7  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_8  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_9  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_10 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_11 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_12 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_13 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_14 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_15 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_16 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_17 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_18 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_19 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_20 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_21 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_22 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_23 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_24 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_25 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_26 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_27 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_28 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_29 | interface |          |
| sum      | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_1 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_2 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_3 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_4 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_5 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_0 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_1 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_2 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_3 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_4 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_5 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Problem                                                                                                  | Resolution | Location                                                                                 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:20:12 |
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:23:39 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+------+--------+-------------+------+---------+---------+
| Name                                                | DSP  | Pragma | Variable    | Op   | Impl    | Latency |
+-----------------------------------------------------+------+--------+-------------+------+---------+---------+
| + doitgen                                           | 1981 |        |             |      |         |         |
|  + doitgen_Pipeline_VITIS_LOOP_11_1_VITIS_LOOP_13_2 | 1981 |        |             |      |         |         |
|    add_ln11_fu_9638_p2                              | -    |        | add_ln11    | add  | fabric  | 0       |
|    add_ln11_1_fu_9664_p2                            | -    |        | add_ln11_1  | add  | fabric  | 0       |
|    mul_mul_5ns_10ns_15_4_1_U361                     | 1    |        | mul_ln13    | mul  | dsp48   | 3       |
|    add_ln13_fu_9724_p2                              | -    |        | add_ln13    | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_s       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_30      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_30      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_31      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_31      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_32      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_32      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_33      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_33      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_34      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_34      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_35      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_35      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_36      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_36      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_37      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_37      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_38      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_38      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_39      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_39      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_40      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_40      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_41      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_41      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_42      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_42      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_43      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_43      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_44      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_44      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_45      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_45      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_46      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_46      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_47      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_47      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_48      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_48      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_49      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_49      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_50      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_50      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_51      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_51      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U181               | 8    |        | mul_52      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_52      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U182               | 8    |        | mul_53      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_53      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U183               | 8    |        | mul_54      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_54      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U184               | 8    |        | mul_55      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_55      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U185               | 8    |        | mul_56      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_56      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U186               | 8    |        | mul_57      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_57      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_1       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_1_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_1_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_1_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_1_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_1_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_1_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_1_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_1_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_1_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_1_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_1_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_1_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_1_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_1_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_1_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_1_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_1_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_1_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_1_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_1_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_1_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_1_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_1_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_1_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_1_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_1_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_1_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_1_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_1_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_1_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_1_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_1_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_1_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_1_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_1_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_1_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_1_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U187               | 8    |        | mul_1_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_1_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U188               | 8    |        | mul_1_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_1_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U189               | 8    |        | mul_1_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_1_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U190               | 8    |        | mul_1_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_1_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U191               | 8    |        | mul_1_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_1_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U192               | 8    |        | mul_1_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_1_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_2       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_2_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_2_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_2_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_2_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_2_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_2_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_2_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_2_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_2_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_2_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_2_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_2_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_2_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_2_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_2_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_2_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_2_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_2_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_2_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_2_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_2_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_2_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_2_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_2_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_2_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_2_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_2_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_2_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_2_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_2_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_2_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_2_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_2_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_2_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_2_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_2_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_2_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U193               | 8    |        | mul_2_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_2_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U194               | 8    |        | mul_2_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_2_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U195               | 8    |        | mul_2_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_2_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U196               | 8    |        | mul_2_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_2_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U197               | 8    |        | mul_2_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_2_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U198               | 8    |        | mul_2_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_2_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_3       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_3_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_3_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_3_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_3_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_3_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_3_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_3_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_3_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_3_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_3_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_3_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_3_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_3_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_3_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_3_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_3_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_3_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_3_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_3_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_3_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_3_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_3_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_3_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_3_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_3_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_3_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_3_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_3_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_3_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_3_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_3_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_3_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_3_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_3_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_3_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_3_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_3_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U199               | 8    |        | mul_3_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_3_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U200               | 8    |        | mul_3_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_3_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U201               | 8    |        | mul_3_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_3_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U202               | 8    |        | mul_3_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_3_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U203               | 8    |        | mul_3_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_3_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U204               | 8    |        | mul_3_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_3_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_4       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_4_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_4_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_4_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_4_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_4_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_4_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_4_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_4_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_4_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_4_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_4_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_4_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_4_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_4_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_4_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_4_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_4_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_4_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_4_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_4_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_4_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_4_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_4_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_4_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_4_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_4_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_4_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_4_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_4_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_4_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_4_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_4_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_4_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_4_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_4_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_4_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_4_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U205               | 8    |        | mul_4_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_4_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U206               | 8    |        | mul_4_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_4_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U207               | 8    |        | mul_4_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_4_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U208               | 8    |        | mul_4_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_4_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U209               | 8    |        | mul_4_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_4_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U210               | 8    |        | mul_4_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_4_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_5       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_5_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_5_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_5_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_5_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_5_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_5_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_5_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_5_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_5_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_5_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_5_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_5_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_5_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_5_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_5_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_5_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_5_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_5_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_5_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_5_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_5_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_5_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_5_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_5_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_5_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_5_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_5_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_5_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_5_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_5_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_5_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_5_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_5_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_5_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_5_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_5_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_5_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_5_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_5_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_5_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_5_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_5_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_5_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_5_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_5_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_5_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_5_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_5_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_5_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_5_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_5_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_5_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_5_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_5_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_5_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_5_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_5_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_5_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_6       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_6_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_6_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_6_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_6_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_6_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_6_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_6_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_6_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_6_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_6_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_6_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_6_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_6_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_6_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_6_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_6_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_6_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_6_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_6_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_6_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_6_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_6_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_6_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_6_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_6_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_6_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_6_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_6_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_6_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_6_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_6_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_6_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_6_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_6_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_6_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_6_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_6_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_6_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_6_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_6_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_6_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_6_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_6_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_6_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_6_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_6_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_6_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_6_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_6_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_6_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_6_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_6_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_6_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_6_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_6_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_6_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_6_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_6_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_7       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_7_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_7_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_7_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_7_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_7_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_7_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_7_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_7_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_7_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_7_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_7_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_7_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_7_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_7_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_7_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_7_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_7_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_7_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_7_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_7_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_7_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_7_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_7_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_7_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_7_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_7_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_7_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_7_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_7_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_7_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_7_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_7_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_7_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_7_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_7_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_7_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_7_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_7_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_7_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_7_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_7_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_7_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_7_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_7_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_7_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_7_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_7_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_7_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_7_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_7_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_7_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_7_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_7_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_7_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_7_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_7_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_7_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_7_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_8       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_8_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_8_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_8_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_8_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_8_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_8_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_8_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_8_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_8_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_8_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_8_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_8_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_8_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_8_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_8_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_8_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_8_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_8_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_8_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_8_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_8_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_8_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_8_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_8_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_8_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_8_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_8_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_8_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_8_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_8_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_8_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_8_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_8_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_8_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_8_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_8_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_8_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_8_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_8_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_8_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_8_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_8_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_8_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_8_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_8_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_8_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_8_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_8_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_8_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_8_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_8_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_8_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_8_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_8_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_8_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_8_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_8_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_8_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_9       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_9_1     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_9_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_9_2     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_9_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_9_3     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_9_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_9_4     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_9_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_9_5     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_9_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_9_6     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_9_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_9_7     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_9_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_9_8     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_9_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_9_9     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_9_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_9_s     | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_9_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_9_10    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_9_10    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_9_11    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_9_11    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_9_12    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_9_12    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_9_13    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_9_13    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_9_14    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_9_14    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_9_15    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_9_15    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_9_16    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_9_16    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_9_17    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_9_17    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_9_18    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_9_18    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_9_19    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_9_19    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_9_20    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_9_20    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_9_21    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_9_21    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_9_22    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_9_22    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_9_23    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_9_23    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_9_24    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_9_24    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_9_25    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_9_25    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_9_26    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_9_26    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_9_27    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_9_27    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_9_28    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_9_28    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_10      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_10_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_10_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_10_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_10_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_10_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_10_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_10_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_10_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_10_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_10_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_10_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_10_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_10_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_10_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_10_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_10_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_10_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_10_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_10_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_10_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_10_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_10_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_10_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_10_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_10_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_10_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_10_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_10_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_10_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_10_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_10_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_10_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_10_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_10_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_10_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_10_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_10_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_10_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_10_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_10_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_10_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_10_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_10_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_10_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_10_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_10_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_10_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_10_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_10_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_10_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_10_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_10_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_10_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_10_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_10_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_10_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_10_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_10_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_11      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_11_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_11_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_11_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_11_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_11_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_11_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_11_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_11_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_11_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_11_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_11_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_11_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_11_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_11_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_11_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_11_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_11_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_11_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_11_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_11_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_11_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_11_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_11_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_11_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_11_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_11_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_11_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_11_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_11_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_11_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_11_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_11_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_11_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_11_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_11_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_11_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_11_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_11_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_11_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_11_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_11_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_11_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_11_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_11_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_11_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_11_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_11_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_11_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_11_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_11_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_11_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_11_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_11_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_11_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_11_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_11_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_11_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_11_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_12      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_12_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_12_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_12_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_12_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_12_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_12_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_12_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_12_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_12_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_12_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_12_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_12_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_12_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_12_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_12_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_12_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_12_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_12_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_12_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_12_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_12_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_12_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_12_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_12_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_12_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_12_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_12_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_12_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_12_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_12_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_12_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_12_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_12_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_12_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_12_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_12_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_12_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_12_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_12_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_12_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_12_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_12_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_12_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_12_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_12_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_12_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_12_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_12_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_12_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_12_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_12_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_12_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_12_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_12_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_12_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_12_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_12_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_12_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_13      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_13_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_13_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_13_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_13_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_13_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_13_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_13_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_13_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_13_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_13_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_13_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_13_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_13_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_13_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_13_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_13_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_13_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_13_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_13_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_13_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_13_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_13_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_13_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_13_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_13_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_13_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_13_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_13_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_13_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_13_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_13_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_13_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_13_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_13_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_13_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_13_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_13_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_13_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_13_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_13_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_13_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_13_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_13_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_13_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_13_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_13_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_13_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_13_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_13_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_13_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_13_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_13_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_13_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_13_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_13_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_13_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_13_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_13_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_14      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_14      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_14_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_14_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_14_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_14_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_14_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_14_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_14_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_14_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_14_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_14_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_14_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_14_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_14_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_14_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_14_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_14_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_14_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_14_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_14_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_14_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_14_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_14_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_14_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_14_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_14_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_14_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_14_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_14_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_14_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_14_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_14_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_14_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_14_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_14_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_14_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_14_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_14_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_14_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_14_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_14_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_14_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_14_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_14_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_14_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_14_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_14_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_14_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_14_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_14_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_14_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_14_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_14_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_14_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_14_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_14_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_14_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_14_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_14_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_15      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_15      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_15_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_15_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_15_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_15_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_15_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_15_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_15_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_15_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_15_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_15_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_15_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_15_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_15_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_15_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_15_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_15_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_15_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_15_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_15_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_15_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_15_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_15_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_15_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_15_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_15_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_15_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_15_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_15_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_15_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_15_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_15_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_15_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_15_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_15_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_15_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_15_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_15_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_15_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_15_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_15_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_15_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_15_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_15_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_15_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_15_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_15_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_15_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_15_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_15_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_15_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_15_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_15_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_15_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_15_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_15_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_15_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_15_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_15_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_16      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_16      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_16_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_16_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_16_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_16_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_16_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_16_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_16_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_16_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_16_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_16_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_16_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_16_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_16_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_16_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_16_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_16_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_16_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_16_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_16_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_16_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_16_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_16_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_16_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_16_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_16_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_16_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_16_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_16_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_16_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_16_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_16_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_16_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_16_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_16_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_16_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_16_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_16_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_16_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_16_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_16_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_16_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_16_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_16_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_16_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_16_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_16_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_16_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_16_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_16_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_16_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_16_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_16_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_16_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_16_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_16_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_16_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_16_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_16_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_17      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_17      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_17_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_17_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_17_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_17_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_17_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_17_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_17_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_17_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_17_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_17_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_17_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_17_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_17_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_17_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_17_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_17_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_17_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_17_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_17_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_17_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_17_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_17_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_17_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_17_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_17_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_17_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_17_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_17_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_17_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_17_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_17_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_17_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_17_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_17_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_17_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_17_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_17_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_17_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_17_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_17_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_17_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_17_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_17_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_17_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_17_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_17_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_17_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_17_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_17_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_17_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_17_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_17_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_17_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_17_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_17_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_17_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_17_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_17_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_18      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_18      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_18_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_18_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_18_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_18_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_18_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_18_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_18_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_18_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_18_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_18_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_18_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_18_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_18_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_18_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_18_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_18_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_18_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_18_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_18_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_18_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_18_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_18_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_18_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_18_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_18_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_18_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_18_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_18_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_18_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_18_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_18_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_18_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_18_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_18_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_18_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_18_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_18_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_18_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_18_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_18_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_18_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_18_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_18_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_18_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_18_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_18_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_18_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_18_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_18_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_18_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_18_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_18_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_18_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_18_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_18_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_18_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_18_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_18_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_19      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_19      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_19_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_19_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_19_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_19_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_19_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_19_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_19_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_19_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_19_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_19_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_19_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_19_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_19_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_19_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_19_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_19_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_19_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_19_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_19_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_19_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_19_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_19_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_19_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_19_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_19_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_19_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_19_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_19_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_19_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_19_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_19_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_19_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_19_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_19_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_19_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_19_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_19_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_19_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_19_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_19_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_19_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_19_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_19_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_19_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_19_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_19_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_19_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_19_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_19_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_19_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_19_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_19_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_19_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_19_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_19_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_19_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_19_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_19_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_20      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_20      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_20_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_20_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_20_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_20_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_20_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_20_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_20_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_20_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_20_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_20_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_20_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_20_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_20_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_20_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_20_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_20_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_20_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_20_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_20_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_20_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_20_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_20_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_20_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_20_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_20_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_20_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_20_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_20_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_20_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_20_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_20_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_20_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_20_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_20_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_20_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_20_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_20_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_20_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_20_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_20_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_20_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_20_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_20_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_20_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_20_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_20_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_20_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_20_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_20_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_20_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_20_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_20_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_20_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_20_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_20_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_20_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_20_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_20_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_21      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_21      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_21_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_21_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_21_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_21_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_21_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_21_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_21_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_21_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_21_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_21_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_21_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_21_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_21_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_21_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_21_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_21_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_21_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_21_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_21_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_21_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_21_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_21_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_21_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_21_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_21_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_21_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_21_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_21_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_21_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_21_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_21_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_21_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_21_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_21_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_21_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_21_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_21_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_21_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_21_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_21_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_21_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_21_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_21_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_21_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_21_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_21_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_21_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_21_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_21_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_21_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_21_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_21_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_21_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_21_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_21_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_21_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_21_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_21_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_22      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_22      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_22_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_22_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_22_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_22_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_22_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_22_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_22_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_22_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_22_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_22_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_22_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_22_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_22_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_22_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_22_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_22_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_22_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_22_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_22_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_22_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_22_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_22_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_22_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_22_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_22_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_22_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_22_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_22_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_22_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_22_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_22_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_22_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_22_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_22_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_22_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_22_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_22_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_22_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_22_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_22_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_22_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_22_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_22_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_22_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_22_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_22_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_22_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_22_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_22_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_22_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_22_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_22_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_22_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_22_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_22_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_22_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_22_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_22_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_23      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_23      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_23_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_23_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_23_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_23_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_23_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_23_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_23_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_23_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_23_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_23_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_23_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_23_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_23_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_23_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_23_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_23_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_23_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_23_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_23_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_23_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_23_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_23_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_23_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_23_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_23_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_23_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_23_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_23_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_23_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_23_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_23_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_23_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_23_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_23_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_23_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_23_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_23_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_23_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_23_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_23_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_23_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_23_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_23_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_23_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_23_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_23_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_23_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_23_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_23_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_23_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_23_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_23_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_23_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_23_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_23_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_23_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_23_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_23_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_24      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_24      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_24_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_24_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_24_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_24_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_24_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_24_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_24_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_24_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_24_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_24_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_24_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_24_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_24_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_24_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_24_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_24_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_24_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_24_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_24_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_24_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_24_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_24_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_24_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_24_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_24_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_24_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_24_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_24_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_24_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_24_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_24_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_24_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_24_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_24_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_24_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_24_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_24_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_24_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_24_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_24_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_24_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_24_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_24_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_24_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_24_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_24_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_24_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_24_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_24_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_24_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_24_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_24_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_24_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_24_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_24_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_24_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_24_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_24_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_25      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_25      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_25_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_25_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_25_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_25_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_25_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_25_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_25_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_25_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_25_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_25_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_25_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_25_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_25_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_25_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_25_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_25_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_25_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_25_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_25_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_25_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_25_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_25_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_25_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_25_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_25_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_25_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_25_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_25_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_25_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_25_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_25_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_25_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_25_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_25_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_25_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_25_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_25_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_25_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_25_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_25_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_25_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_25_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_25_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_25_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_25_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_25_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_25_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_25_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_25_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_25_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_25_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_25_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_25_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_25_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_25_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_25_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_25_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_25_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_26      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_26      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_26_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_26_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_26_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_26_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_26_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_26_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_26_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_26_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_26_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_26_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_26_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_26_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_26_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_26_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_26_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_26_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_26_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_26_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_26_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_26_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_26_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_26_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_26_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_26_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_26_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_26_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_26_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_26_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_26_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_26_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_26_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_26_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_26_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_26_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_26_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_26_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_26_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_26_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_26_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_26_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_26_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_26_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_26_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_26_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_26_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_26_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_26_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_26_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_26_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_26_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_26_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_26_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_26_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_26_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_26_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_26_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_26_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_26_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_27      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_27      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_27_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_27_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_27_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_27_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_27_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_27_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_27_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_27_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_27_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_27_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_27_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_27_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_27_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_27_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_27_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_27_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_27_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_27_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_27_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_27_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_27_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_27_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_27_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_27_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_27_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_27_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_27_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_27_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_27_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_27_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_27_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_27_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_27_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_27_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_27_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_27_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_27_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_27_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_27_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_27_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_27_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_27_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_27_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_27_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_27_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_27_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_27_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_27_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_27_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_27_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_27_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_27_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_27_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_27_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_27_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_27_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_27_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_27_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_28      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_28      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_28_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_28_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_28_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_28_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_28_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_28_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_28_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_28_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_28_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_28_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_28_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_28_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_28_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_28_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_28_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_28_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_28_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_28_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_28_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_28_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_28_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_28_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_28_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_28_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_28_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_28_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_28_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_28_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_28_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_28_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_28_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_28_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_28_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_28_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_28_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_28_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_28_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_28_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_28_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_28_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_28_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_28_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_28_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_28_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_28_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_28_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_28_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_28_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_28_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_28_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_28_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_28_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_28_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_28_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_28_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_28_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_28_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_28_28   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_29      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_29      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_29_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_29_1    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_29_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_29_2    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_29_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_29_3    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_29_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_29_4    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_29_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_29_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_29_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_29_6    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_29_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_29_7    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_29_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_29_8    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_29_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_29_9    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_29_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_29_s    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_29_10   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_29_10   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_29_11   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_29_11   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_29_12   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_29_12   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_29_13   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_29_13   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_29_14   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_29_14   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_29_15   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_29_15   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_29_16   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_29_16   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_29_17   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_29_17   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_29_18   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_29_18   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_29_19   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_29_19   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_29_20   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_29_20   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_29_21   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_29_21   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_29_22   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_29_22   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_29_23   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_29_23   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_29_24   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_29_24   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_29_25   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_29_25   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_29_26   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_29_26   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_29_27   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_29_27   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_29_28   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_29_28   | dadd | fulldsp | 4       |
|    add_ln13_12_fu_9682_p2                           | -    |        | add_ln13_12 | add  | fabric  | 0       |
+-----------------------------------------------------+------+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------+---------------------------------------------------+
| Type            | Options                           | Location                                          |
+-----------------+-----------------------------------+---------------------------------------------------+
| interface       | m_axi port=A depth=15000          | ../doitgen/generate/doitgen.cpp:4 in doitgen, A   |
| interface       | m_axi port=C4 depth=900           | ../doitgen/generate/doitgen.cpp:5 in doitgen, C4  |
| interface       | m_axi port=sum depth=30           | ../doitgen/generate/doitgen.cpp:6 in doitgen, sum |
| array_partition | variable=sum complete dim=1       | ../doitgen/generate/doitgen.cpp:7 in doitgen, sum |
| array_partition | variable=A cyclic factor=6 dim=3  | ../doitgen/generate/doitgen.cpp:8 in doitgen, A   |
| array_partition | variable=C4 cyclic factor=5 dim=2 | ../doitgen/generate/doitgen.cpp:9 in doitgen, C4  |
| loop_flatten    |                                   | ../doitgen/generate/doitgen.cpp:12 in doitgen     |
| pipeline        | II=1                              | ../doitgen/generate/doitgen.cpp:14 in doitgen     |
| unroll          | factor=5                          | ../doitgen/generate/doitgen.cpp:16 in doitgen     |
| unroll          | factor=6                          | ../doitgen/generate/doitgen.cpp:19 in doitgen     |
| unroll          | factor=5                          | ../doitgen/generate/doitgen.cpp:24 in doitgen     |
+-----------------+-----------------------------------+---------------------------------------------------+


