

================================================================
== Vitis HLS Report for 'input_fc'
================================================================
* Date:           Mon Jun 14 14:01:08 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        input_fc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.237 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1571|     1571|  15.710 us|  15.710 us|  1572|  1572|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_249_1  |     1569|     1569|         3|          1|          1|  1568|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        4|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      56|    -|
|Register         |        -|     -|      19|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     0|      19|      97|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |fully_input_U  |fully_input  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |        4|  0|   0|    0|  1568|   32|     1|        50176|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_79_p2         |         +|   0|  0|  18|          11|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln249_fu_85_p2        |      icmp|   0|  0|  11|          11|          10|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  41|          29|          18|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_reg_68                 |   9|          2|   11|         22|
    |out_V_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  56|         12|   15|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i_reg_68                          |  11|   0|   11|          0|
    |icmp_ln249_reg_106                |   1|   0|    1|          0|
    |icmp_ln249_reg_106_pp0_iter1_reg  |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  19|   0|   19|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|      input_fc|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|      input_fc|  return value|
|out_V_TDATA   |  out|   32|          axis|         out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|         out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|         out_V|       pointer|
+--------------+-----+-----+--------------+--------------+--------------+

