vendor_name = ModelSim
source_file = 1, /home/tyler/de0_pulse_gen/hdl/version_number.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/lfsr_32.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/pulse_gen.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/exp_pgen.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/debounce.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/pedge_req.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/fcr_ctrl.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/fncs.vh
source_file = 1, /home/tyler/de0_pulse_gen/de0_pulse_gen_top.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/rst_gen.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/rs232_ser.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/rs232_des.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/posedge_detector.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/negedge_detector.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/config_ind.v
source_file = 1, /home/tyler/de0_pulse_gen/hdl/sync.v
source_file = 1, /home/tyler/de0_pulse_gen/vwf/config_ind.vwf
source_file = 1, /home/tyler/de0_pulse_gen/PLL0.qip
source_file = 1, /home/tyler/de0_pulse_gen/PLL0.v
source_file = 1, /home/tyler/de0_pulse_gen/PLL0/PLL0_0002.v
source_file = 1, /home/tyler/de0_pulse_gen/PLL0/PLL0_0002.qip
source_file = 1, /home/tyler/de0_pulse_gen/PLL0.sip
source_file = 1, /home/tyler/de0_pulse_gen/hdl/inc_params.v
source_file = 1, /home/tyler/altera/16.0/quartus/libraries/megafunctions/altera_pll.v
design_name = de0_pulse_gen_top
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, de0_pulse_gen_top, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, de0_pulse_gen_top, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, de0_pulse_gen_top, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, de0_pulse_gen_top, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, de0_pulse_gen_top, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, de0_pulse_gen_top, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, de0_pulse_gen_top, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, de0_pulse_gen_top, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, de0_pulse_gen_top, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, de0_pulse_gen_top, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, de0_pulse_gen_top, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, de0_pulse_gen_top, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, de0_pulse_gen_top, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, de0_pulse_gen_top, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, de0_pulse_gen_top, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, de0_pulse_gen_top, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, de0_pulse_gen_top, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, de0_pulse_gen_top, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, de0_pulse_gen_top, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, de0_pulse_gen_top, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, de0_pulse_gen_top, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, de0_pulse_gen_top, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, de0_pulse_gen_top, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, de0_pulse_gen_top, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, de0_pulse_gen_top, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, de0_pulse_gen_top, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, de0_pulse_gen_top, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, de0_pulse_gen_top, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, de0_pulse_gen_top, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, de0_pulse_gen_top, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, de0_pulse_gen_top, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, de0_pulse_gen_top, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, de0_pulse_gen_top, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, de0_pulse_gen_top, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, de0_pulse_gen_top, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, de0_pulse_gen_top, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, de0_pulse_gen_top, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, de0_pulse_gen_top, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, de0_pulse_gen_top, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, de0_pulse_gen_top, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, de0_pulse_gen_top, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, de0_pulse_gen_top, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, de0_pulse_gen_top, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, de0_pulse_gen_top, 1
instance = comp, \SD_CLK~output , SD_CLK~output, de0_pulse_gen_top, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_HS~output , VGA_HS~output, de0_pulse_gen_top, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, de0_pulse_gen_top, 1
instance = comp, \VGA_VS~output , VGA_VS~output, de0_pulse_gen_top, 1
instance = comp, \CLOCK4_50~output , CLOCK4_50~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, de0_pulse_gen_top, 1
instance = comp, \PS2_CLK~output , PS2_CLK~output, de0_pulse_gen_top, 1
instance = comp, \PS2_CLK2~output , PS2_CLK2~output, de0_pulse_gen_top, 1
instance = comp, \PS2_DAT~output , PS2_DAT~output, de0_pulse_gen_top, 1
instance = comp, \PS2_DAT2~output , PS2_DAT2~output, de0_pulse_gen_top, 1
instance = comp, \SD_CMD~output , SD_CMD~output, de0_pulse_gen_top, 1
instance = comp, \SD_DATA[0]~output , SD_DATA[0]~output, de0_pulse_gen_top, 1
instance = comp, \SD_DATA[1]~output , SD_DATA[1]~output, de0_pulse_gen_top, 1
instance = comp, \SD_DATA[2]~output , SD_DATA[2]~output, de0_pulse_gen_top, 1
instance = comp, \SD_DATA[3]~output , SD_DATA[3]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, de0_pulse_gen_top, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, de0_pulse_gen_top, 1
instance = comp, \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, de0_pulse_gen_top, 1
instance = comp, \KEY[0]~input , KEY[0]~input, de0_pulse_gen_top, 1
instance = comp, \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, de0_pulse_gen_top, 1
instance = comp, \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG , PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG, de0_pulse_gen_top, 1
instance = comp, \PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , PLL0_0|pll0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, de0_pulse_gen_top, 1
instance = comp, \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0 , PLL0_0|pll0_inst|altera_pll_i|outclk_wire[0]~CLKENA0, de0_pulse_gen_top, 1
instance = comp, \KEY[1]~input , KEY[1]~input, de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~81 , DB_0|Add0~81, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[0] , DB_0|timer_cnt[0], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~85 , DB_0|Add0~85, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[1] , DB_0|timer_cnt[1], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~5 , DB_0|Add0~5, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[2]~DUPLICATE , DB_0|timer_cnt[2]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~25 , DB_0|Add0~25, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[3] , DB_0|timer_cnt[3], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~29 , DB_0|Add0~29, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[4] , DB_0|timer_cnt[4], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~33 , DB_0|Add0~33, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[5] , DB_0|timer_cnt[5], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~37 , DB_0|Add0~37, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[6] , DB_0|timer_cnt[6], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~41 , DB_0|Add0~41, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[7] , DB_0|timer_cnt[7], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~77 , DB_0|Add0~77, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[8] , DB_0|timer_cnt[8], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~73 , DB_0|Add0~73, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[9] , DB_0|timer_cnt[9], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~49 , DB_0|Add0~49, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[10] , DB_0|timer_cnt[10], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~57 , DB_0|Add0~57, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[11] , DB_0|timer_cnt[11], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~61 , DB_0|Add0~61, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[12] , DB_0|timer_cnt[12], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~65 , DB_0|Add0~65, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[13] , DB_0|timer_cnt[13], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~53 , DB_0|Add0~53, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[14] , DB_0|timer_cnt[14], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~69 , DB_0|Add0~69, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[15] , DB_0|timer_cnt[15], de0_pulse_gen_top, 1
instance = comp, \DB_0|Equal0~3 , DB_0|Equal0~3, de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~21 , DB_0|Add0~21, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[16] , DB_0|timer_cnt[16], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~45 , DB_0|Add0~45, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[17] , DB_0|timer_cnt[17], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~9 , DB_0|Add0~9, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[18] , DB_0|timer_cnt[18], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~13 , DB_0|Add0~13, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[19] , DB_0|timer_cnt[19], de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~1 , DB_0|Add0~1, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[20] , DB_0|timer_cnt[20], de0_pulse_gen_top, 1
instance = comp, \DB_0|Equal0~2 , DB_0|Equal0~2, de0_pulse_gen_top, 1
instance = comp, \DB_0|Add0~17 , DB_0|Add0~17, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[21] , DB_0|timer_cnt[21], de0_pulse_gen_top, 1
instance = comp, \DB_0|Equal0~0 , DB_0|Equal0~0, de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[2] , DB_0|timer_cnt[2], de0_pulse_gen_top, 1
instance = comp, \DB_0|timer_cnt[17]~DUPLICATE , DB_0|timer_cnt[17]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \DB_0|Equal0~1 , DB_0|Equal0~1, de0_pulse_gen_top, 1
instance = comp, \DB_0|Equal0~4 , DB_0|Equal0~4, de0_pulse_gen_top, 1
instance = comp, \DB_0|fsm.LATCH~0 , DB_0|fsm.LATCH~0, de0_pulse_gen_top, 1
instance = comp, \DB_0|fsm.LATCH , DB_0|fsm.LATCH, de0_pulse_gen_top, 1
instance = comp, \DB_0|a_old~0 , DB_0|a_old~0, de0_pulse_gen_top, 1
instance = comp, \DB_0|a_old , DB_0|a_old, de0_pulse_gen_top, 1
instance = comp, \DB_0|y_reg~0 , DB_0|y_reg~0, de0_pulse_gen_top, 1
instance = comp, \DB_0|y_reg , DB_0|y_reg, de0_pulse_gen_top, 1
instance = comp, \KEY[2]~input , KEY[2]~input, de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~57 , DB_1|Add0~57, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[0] , DB_1|timer_cnt[0], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~61 , DB_1|Add0~61, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[1] , DB_1|timer_cnt[1], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~65 , DB_1|Add0~65, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[2] , DB_1|timer_cnt[2], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~1 , DB_1|Add0~1, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[3]~DUPLICATE , DB_1|timer_cnt[3]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~69 , DB_1|Add0~69, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[4] , DB_1|timer_cnt[4], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~73 , DB_1|Add0~73, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[5] , DB_1|timer_cnt[5], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~77 , DB_1|Add0~77, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[6] , DB_1|timer_cnt[6], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~81 , DB_1|Add0~81, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[7] , DB_1|timer_cnt[7], de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[21] , DB_1|timer_cnt[21], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~49 , DB_1|Add0~49, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[8] , DB_1|timer_cnt[8], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~9 , DB_1|Add0~9, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[9]~DUPLICATE , DB_1|timer_cnt[9]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~13 , DB_1|Add0~13, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[10] , DB_1|timer_cnt[10], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~45 , DB_1|Add0~45, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[11] , DB_1|timer_cnt[11], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~25 , DB_1|Add0~25, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[12] , DB_1|timer_cnt[12], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~29 , DB_1|Add0~29, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[13] , DB_1|timer_cnt[13], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~33 , DB_1|Add0~33, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[14] , DB_1|timer_cnt[14], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~37 , DB_1|Add0~37, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[15] , DB_1|timer_cnt[15], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~21 , DB_1|Add0~21, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[16] , DB_1|timer_cnt[16], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~17 , DB_1|Add0~17, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[17] , DB_1|timer_cnt[17], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~41 , DB_1|Add0~41, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[18] , DB_1|timer_cnt[18], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~5 , DB_1|Add0~5, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[19] , DB_1|timer_cnt[19], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~53 , DB_1|Add0~53, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[20] , DB_1|timer_cnt[20], de0_pulse_gen_top, 1
instance = comp, \DB_1|Add0~85 , DB_1|Add0~85, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[21]~DUPLICATE , DB_1|timer_cnt[21]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \DB_1|Equal0~3 , DB_1|Equal0~3, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[9] , DB_1|timer_cnt[9], de0_pulse_gen_top, 1
instance = comp, \DB_1|Equal0~0 , DB_1|Equal0~0, de0_pulse_gen_top, 1
instance = comp, \DB_1|Equal0~1 , DB_1|Equal0~1, de0_pulse_gen_top, 1
instance = comp, \DB_1|Equal0~2 , DB_1|Equal0~2, de0_pulse_gen_top, 1
instance = comp, \DB_1|timer_cnt[3] , DB_1|timer_cnt[3], de0_pulse_gen_top, 1
instance = comp, \DB_1|Equal0~4 , DB_1|Equal0~4, de0_pulse_gen_top, 1
instance = comp, \DB_1|fsm.LATCH~0 , DB_1|fsm.LATCH~0, de0_pulse_gen_top, 1
instance = comp, \DB_1|fsm.LATCH , DB_1|fsm.LATCH, de0_pulse_gen_top, 1
instance = comp, \DB_1|a_old~0 , DB_1|a_old~0, de0_pulse_gen_top, 1
instance = comp, \DB_1|a_old , DB_1|a_old, de0_pulse_gen_top, 1
instance = comp, \DB_1|y_reg~0 , DB_1|y_reg~0, de0_pulse_gen_top, 1
instance = comp, \DB_1|y_reg , DB_1|y_reg, de0_pulse_gen_top, 1
instance = comp, \fsm~0 , fsm~0, de0_pulse_gen_top, 1
instance = comp, \fsm~DUPLICATE , fsm~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \Add1~41 , Add1~41, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0~0 , pulse_cnt_0~0, de0_pulse_gen_top, 1
instance = comp, \Add0~117 , Add0~117, de0_pulse_gen_top, 1
instance = comp, \PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER , PLL0_0|pll0_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER, de0_pulse_gen_top, 1
instance = comp, \PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0 , PLL0_0|pll0_inst|altera_pll_i|outclk_wire[1]~CLKENA0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[27]~11 , LFSR_32_0|sr[27]~11, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[27] , LFSR_32_0|sr[27], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[28]~12 , LFSR_32_0|sr[28]~12, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[28] , LFSR_32_0|sr[28], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[29]~13 , LFSR_32_0|sr[29]~13, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[29]~DUPLICATE , LFSR_32_0|sr[29]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[30]~14 , LFSR_32_0|sr[30]~14, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[30] , LFSR_32_0|sr[30], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[31] , LFSR_32_0|sr[31], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|y , LFSR_32_0|y, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[0] , LFSR_32_0|sr[0], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[1] , LFSR_32_0|sr[1], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[2] , LFSR_32_0|sr[2], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[3]~2 , LFSR_32_0|sr[3]~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[3] , LFSR_32_0|sr[3], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[4] , LFSR_32_0|sr[4], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[5] , LFSR_32_0|sr[5], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[6]~4 , LFSR_32_0|sr[6]~4, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[6] , LFSR_32_0|sr[6], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[7] , LFSR_32_0|sr[7], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[8]~5 , LFSR_32_0|sr[8]~5, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[8] , LFSR_32_0|sr[8], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[9]~3 , LFSR_32_0|sr[9]~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[9] , LFSR_32_0|sr[9], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[10] , LFSR_32_0|sr[10], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[11]~0 , LFSR_32_0|sr[11]~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[11] , LFSR_32_0|sr[11], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[12]~6 , LFSR_32_0|sr[12]~6, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[12] , LFSR_32_0|sr[12], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[13] , LFSR_32_0|sr[13], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[14]~DUPLICATE , LFSR_32_0|sr[14]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[15]~1 , LFSR_32_0|sr[15]~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[15] , LFSR_32_0|sr[15], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[16] , LFSR_32_0|sr[16], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[17] , LFSR_32_0|sr[17], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[18] , LFSR_32_0|sr[18], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[19]~7 , LFSR_32_0|sr[19]~7, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[19] , LFSR_32_0|sr[19], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[20]~8 , LFSR_32_0|sr[20]~8, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[20] , LFSR_32_0|sr[20], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[21] , LFSR_32_0|sr[21], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[22] , LFSR_32_0|sr[22], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[23]~10 , LFSR_32_0|sr[23]~10, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[23] , LFSR_32_0|sr[23], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[24] , LFSR_32_0|sr[24], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[25]~9 , LFSR_32_0|sr[25]~9, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[25] , LFSR_32_0|sr[25], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[26] , LFSR_32_0|sr[26], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[29] , LFSR_32_0|sr[29], de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out~5 , PG_0|pulse_out~5, de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out~1 , PG_0|pulse_out~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[3]~DUPLICATE , LFSR_32_0|sr[3]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out~2 , PG_0|pulse_out~2, de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out~3 , PG_0|pulse_out~3, de0_pulse_gen_top, 1
instance = comp, \PG_0|LessThan0~0 , PG_0|LessThan0~0, de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out~4 , PG_0|pulse_out~4, de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out~0 , PG_0|pulse_out~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_0|sr[14] , LFSR_32_0|sr[14], de0_pulse_gen_top, 1
instance = comp, \PG_0|LessThan1~0 , PG_0|LessThan1~0, de0_pulse_gen_top, 1
instance = comp, \PG_0|LessThan1~2 , PG_0|LessThan1~2, de0_pulse_gen_top, 1
instance = comp, \PG_0|LessThan1~3 , PG_0|LessThan1~3, de0_pulse_gen_top, 1
instance = comp, \PG_0|LessThan1~1 , PG_0|LessThan1~1, de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out~6 , PG_0|pulse_out~6, de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out~10 , PG_0|pulse_out~10, de0_pulse_gen_top, 1
instance = comp, \PG_0|pulse_out , PG_0|pulse_out, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[6]~1 , pulse_cnt_0[6]~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[0] , pulse_cnt_0[0], de0_pulse_gen_top, 1
instance = comp, \Add0~113 , Add0~113, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[1] , pulse_cnt_0[1], de0_pulse_gen_top, 1
instance = comp, \Add0~109 , Add0~109, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[2] , pulse_cnt_0[2], de0_pulse_gen_top, 1
instance = comp, \Add0~105 , Add0~105, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[3] , pulse_cnt_0[3], de0_pulse_gen_top, 1
instance = comp, \Add0~101 , Add0~101, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[4] , pulse_cnt_0[4], de0_pulse_gen_top, 1
instance = comp, \Add0~85 , Add0~85, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[5] , pulse_cnt_0[5], de0_pulse_gen_top, 1
instance = comp, \Add0~81 , Add0~81, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[6] , pulse_cnt_0[6], de0_pulse_gen_top, 1
instance = comp, \Add0~93 , Add0~93, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[7] , pulse_cnt_0[7], de0_pulse_gen_top, 1
instance = comp, \Add0~89 , Add0~89, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[8] , pulse_cnt_0[8], de0_pulse_gen_top, 1
instance = comp, \Add0~121 , Add0~121, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[9] , pulse_cnt_0[9], de0_pulse_gen_top, 1
instance = comp, \Add0~97 , Add0~97, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[10] , pulse_cnt_0[10], de0_pulse_gen_top, 1
instance = comp, \Add0~73 , Add0~73, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[11] , pulse_cnt_0[11], de0_pulse_gen_top, 1
instance = comp, \Add0~125 , Add0~125, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[12] , pulse_cnt_0[12], de0_pulse_gen_top, 1
instance = comp, \Add0~29 , Add0~29, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[13] , pulse_cnt_0[13], de0_pulse_gen_top, 1
instance = comp, \Add0~25 , Add0~25, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[14] , pulse_cnt_0[14], de0_pulse_gen_top, 1
instance = comp, \Add0~21 , Add0~21, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[15] , pulse_cnt_0[15], de0_pulse_gen_top, 1
instance = comp, \Add0~17 , Add0~17, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[16] , pulse_cnt_0[16], de0_pulse_gen_top, 1
instance = comp, \Add0~13 , Add0~13, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[17] , pulse_cnt_0[17], de0_pulse_gen_top, 1
instance = comp, \Add0~9 , Add0~9, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[18] , pulse_cnt_0[18], de0_pulse_gen_top, 1
instance = comp, \Add0~53 , Add0~53, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[19] , pulse_cnt_0[19], de0_pulse_gen_top, 1
instance = comp, \Add0~49 , Add0~49, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[20] , pulse_cnt_0[20], de0_pulse_gen_top, 1
instance = comp, \Add0~5 , Add0~5, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[21] , pulse_cnt_0[21], de0_pulse_gen_top, 1
instance = comp, \Add0~45 , Add0~45, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[22] , pulse_cnt_0[22], de0_pulse_gen_top, 1
instance = comp, \Add0~41 , Add0~41, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[23] , pulse_cnt_0[23], de0_pulse_gen_top, 1
instance = comp, \Add0~37 , Add0~37, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[24] , pulse_cnt_0[24], de0_pulse_gen_top, 1
instance = comp, \Add0~33 , Add0~33, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[25] , pulse_cnt_0[25], de0_pulse_gen_top, 1
instance = comp, \Add0~77 , Add0~77, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[26] , pulse_cnt_0[26], de0_pulse_gen_top, 1
instance = comp, \Add0~69 , Add0~69, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[27] , pulse_cnt_0[27], de0_pulse_gen_top, 1
instance = comp, \Add0~65 , Add0~65, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[28] , pulse_cnt_0[28], de0_pulse_gen_top, 1
instance = comp, \Add0~61 , Add0~61, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[29] , pulse_cnt_0[29], de0_pulse_gen_top, 1
instance = comp, \Add0~57 , Add0~57, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[30] , pulse_cnt_0[30], de0_pulse_gen_top, 1
instance = comp, \Add0~1 , Add0~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_0[31] , pulse_cnt_0[31], de0_pulse_gen_top, 1
instance = comp, \Equal0~0 , Equal0~0, de0_pulse_gen_top, 1
instance = comp, \Equal0~4 , Equal0~4, de0_pulse_gen_top, 1
instance = comp, \Equal0~2 , Equal0~2, de0_pulse_gen_top, 1
instance = comp, \Equal0~1 , Equal0~1, de0_pulse_gen_top, 1
instance = comp, \Equal0~3 , Equal0~3, de0_pulse_gen_top, 1
instance = comp, \Equal0~5 , Equal0~5, de0_pulse_gen_top, 1
instance = comp, \Equal0~6 , Equal0~6, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[5]~DUPLICATE , LFSR_32_1|sr[5]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[19] , LFSR_32_1|sr[19], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[20]~5 , LFSR_32_1|sr[20]~5, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[20] , LFSR_32_1|sr[20], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[21] , LFSR_32_1|sr[21], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[22] , LFSR_32_1|sr[22], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[23] , LFSR_32_1|sr[23], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[24]~8 , LFSR_32_1|sr[24]~8, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[24] , LFSR_32_1|sr[24], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[25]~6 , LFSR_32_1|sr[25]~6, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[25] , LFSR_32_1|sr[25], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[26]~7 , LFSR_32_1|sr[26]~7, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[26] , LFSR_32_1|sr[26], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[27] , LFSR_32_1|sr[27], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[28]~9 , LFSR_32_1|sr[28]~9, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[28]~DUPLICATE , LFSR_32_1|sr[28]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[29]~10 , LFSR_32_1|sr[29]~10, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[29] , LFSR_32_1|sr[29], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[30]~11 , LFSR_32_1|sr[30]~11, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[30]~DUPLICATE , LFSR_32_1|sr[30]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[31] , LFSR_32_1|sr[31], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[6] , LFSR_32_1|sr[6], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|y , LFSR_32_1|y, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[0]~DUPLICATE , LFSR_32_1|sr[0]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[1]~2 , LFSR_32_1|sr[1]~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[1] , LFSR_32_1|sr[1], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[2] , LFSR_32_1|sr[2], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[3] , LFSR_32_1|sr[3], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[4] , LFSR_32_1|sr[4], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[5] , LFSR_32_1|sr[5], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[6]~DUPLICATE , LFSR_32_1|sr[6]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[7] , LFSR_32_1|sr[7], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[8] , LFSR_32_1|sr[8], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[9]~DUPLICATE , LFSR_32_1|sr[9]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[10] , LFSR_32_1|sr[10], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[11]~0 , LFSR_32_1|sr[11]~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[11]~DUPLICATE , LFSR_32_1|sr[11]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[12] , LFSR_32_1|sr[12], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[13] , LFSR_32_1|sr[13], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[14]~4 , LFSR_32_1|sr[14]~4, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[14] , LFSR_32_1|sr[14], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[15] , LFSR_32_1|sr[15], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[16]~1 , LFSR_32_1|sr[16]~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[16]~DUPLICATE , LFSR_32_1|sr[16]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[17] , LFSR_32_1|sr[17], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[18] , LFSR_32_1|sr[18], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[4]~DUPLICATE , LFSR_32_1|sr[4]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_1|LessThan1~2 , PG_1|LessThan1~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[11] , LFSR_32_1|sr[11], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[9] , LFSR_32_1|sr[9], de0_pulse_gen_top, 1
instance = comp, \PG_1|LessThan1~3 , PG_1|LessThan1~3, de0_pulse_gen_top, 1
instance = comp, \PG_1|LessThan1~0 , PG_1|LessThan1~0, de0_pulse_gen_top, 1
instance = comp, \PG_1|LessThan1~1 , PG_1|LessThan1~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[28] , LFSR_32_1|sr[28], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[30] , LFSR_32_1|sr[30], de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out~5 , PG_1|pulse_out~5, de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out~1 , PG_1|pulse_out~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[0] , LFSR_32_1|sr[0], de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out~2 , PG_1|pulse_out~2, de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out~3 , PG_1|pulse_out~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_1|sr[16] , LFSR_32_1|sr[16], de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out~4 , PG_1|pulse_out~4, de0_pulse_gen_top, 1
instance = comp, \PG_1|LessThan0~0 , PG_1|LessThan0~0, de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out~0 , PG_1|pulse_out~0, de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out~6 , PG_1|pulse_out~6, de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out~10 , PG_1|pulse_out~10, de0_pulse_gen_top, 1
instance = comp, \PG_1|pulse_out , PG_1|pulse_out, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[9]~0 , pulse_cnt_1[9]~0, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[0] , pulse_cnt_1[0], de0_pulse_gen_top, 1
instance = comp, \Add1~37 , Add1~37, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[1] , pulse_cnt_1[1], de0_pulse_gen_top, 1
instance = comp, \Add1~33 , Add1~33, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[2] , pulse_cnt_1[2], de0_pulse_gen_top, 1
instance = comp, \Add1~29 , Add1~29, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[3] , pulse_cnt_1[3], de0_pulse_gen_top, 1
instance = comp, \Add1~25 , Add1~25, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[4] , pulse_cnt_1[4], de0_pulse_gen_top, 1
instance = comp, \Add1~21 , Add1~21, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[5] , pulse_cnt_1[5], de0_pulse_gen_top, 1
instance = comp, \Add1~17 , Add1~17, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[6] , pulse_cnt_1[6], de0_pulse_gen_top, 1
instance = comp, \Add1~13 , Add1~13, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[7] , pulse_cnt_1[7], de0_pulse_gen_top, 1
instance = comp, \Add1~9 , Add1~9, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[8] , pulse_cnt_1[8], de0_pulse_gen_top, 1
instance = comp, \Add1~1 , Add1~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[9] , pulse_cnt_1[9], de0_pulse_gen_top, 1
instance = comp, \Add1~5 , Add1~5, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[10] , pulse_cnt_1[10], de0_pulse_gen_top, 1
instance = comp, \Add1~45 , Add1~45, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[11] , pulse_cnt_1[11], de0_pulse_gen_top, 1
instance = comp, \Add1~49 , Add1~49, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[12] , pulse_cnt_1[12], de0_pulse_gen_top, 1
instance = comp, \Add1~121 , Add1~121, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[13] , pulse_cnt_1[13], de0_pulse_gen_top, 1
instance = comp, \Add1~117 , Add1~117, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[14] , pulse_cnt_1[14], de0_pulse_gen_top, 1
instance = comp, \Add1~113 , Add1~113, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[15] , pulse_cnt_1[15], de0_pulse_gen_top, 1
instance = comp, \Add1~109 , Add1~109, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[16] , pulse_cnt_1[16], de0_pulse_gen_top, 1
instance = comp, \Add1~105 , Add1~105, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[17] , pulse_cnt_1[17], de0_pulse_gen_top, 1
instance = comp, \Add1~101 , Add1~101, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[18] , pulse_cnt_1[18], de0_pulse_gen_top, 1
instance = comp, \Add1~97 , Add1~97, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[19] , pulse_cnt_1[19], de0_pulse_gen_top, 1
instance = comp, \Add1~93 , Add1~93, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[20] , pulse_cnt_1[20], de0_pulse_gen_top, 1
instance = comp, \Add1~125 , Add1~125, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[21] , pulse_cnt_1[21], de0_pulse_gen_top, 1
instance = comp, \Add1~89 , Add1~89, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[22] , pulse_cnt_1[22], de0_pulse_gen_top, 1
instance = comp, \Add1~85 , Add1~85, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[23] , pulse_cnt_1[23], de0_pulse_gen_top, 1
instance = comp, \Add1~81 , Add1~81, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[24] , pulse_cnt_1[24], de0_pulse_gen_top, 1
instance = comp, \Add1~77 , Add1~77, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[25] , pulse_cnt_1[25], de0_pulse_gen_top, 1
instance = comp, \Add1~73 , Add1~73, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[26] , pulse_cnt_1[26], de0_pulse_gen_top, 1
instance = comp, \Add1~69 , Add1~69, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[27] , pulse_cnt_1[27], de0_pulse_gen_top, 1
instance = comp, \Add1~65 , Add1~65, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[28] , pulse_cnt_1[28], de0_pulse_gen_top, 1
instance = comp, \Add1~61 , Add1~61, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[29] , pulse_cnt_1[29], de0_pulse_gen_top, 1
instance = comp, \Add1~57 , Add1~57, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[30] , pulse_cnt_1[30], de0_pulse_gen_top, 1
instance = comp, \Add1~53 , Add1~53, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_1[31] , pulse_cnt_1[31], de0_pulse_gen_top, 1
instance = comp, \Equal1~2 , Equal1~2, de0_pulse_gen_top, 1
instance = comp, \Equal1~4 , Equal1~4, de0_pulse_gen_top, 1
instance = comp, \Equal1~3 , Equal1~3, de0_pulse_gen_top, 1
instance = comp, \Equal1~5 , Equal1~5, de0_pulse_gen_top, 1
instance = comp, \Equal1~0 , Equal1~0, de0_pulse_gen_top, 1
instance = comp, \Equal1~1 , Equal1~1, de0_pulse_gen_top, 1
instance = comp, \Equal1~6 , Equal1~6, de0_pulse_gen_top, 1
instance = comp, \GPIO_1~72 , GPIO_1~72, de0_pulse_gen_top, 1
instance = comp, \always0~0 , always0~0, de0_pulse_gen_top, 1
instance = comp, \Add3~41 , Add3~41, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[1]~DUPLICATE , LFSR_32_3|sr[1]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[22]~DUPLICATE , LFSR_32_3|sr[22]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[23] , LFSR_32_3|sr[23], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[24]~14 , LFSR_32_3|sr[24]~14, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[24] , LFSR_32_3|sr[24], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[25]~10 , LFSR_32_3|sr[25]~10, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[25]~DUPLICATE , LFSR_32_3|sr[25]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[26]~11 , LFSR_32_3|sr[26]~11, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[26] , LFSR_32_3|sr[26], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[27] , LFSR_32_3|sr[27], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[28] , LFSR_32_3|sr[28], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[29] , LFSR_32_3|sr[29], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[30] , LFSR_32_3|sr[30], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[31] , LFSR_32_3|sr[31], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|y , LFSR_32_3|y, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[0] , LFSR_32_3|sr[0], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[1] , LFSR_32_3|sr[1], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[2]~1 , LFSR_32_3|sr[2]~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[2] , LFSR_32_3|sr[2], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[3] , LFSR_32_3|sr[3], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[4] , LFSR_32_3|sr[4], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[5] , LFSR_32_3|sr[5], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[6]~2 , LFSR_32_3|sr[6]~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[6] , LFSR_32_3|sr[6], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[7] , LFSR_32_3|sr[7], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[8]~3 , LFSR_32_3|sr[8]~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[8] , LFSR_32_3|sr[8], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[9] , LFSR_32_3|sr[9], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[10]~4 , LFSR_32_3|sr[10]~4, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[10] , LFSR_32_3|sr[10], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[11] , LFSR_32_3|sr[11], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[12]~5 , LFSR_32_3|sr[12]~5, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[12] , LFSR_32_3|sr[12], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[13]~6 , LFSR_32_3|sr[13]~6, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[13] , LFSR_32_3|sr[13], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[14]~7 , LFSR_32_3|sr[14]~7, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[14]~DUPLICATE , LFSR_32_3|sr[14]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[15]~0 , LFSR_32_3|sr[15]~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[15] , LFSR_32_3|sr[15], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[16] , LFSR_32_3|sr[16], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[17] , LFSR_32_3|sr[17], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[18] , LFSR_32_3|sr[18], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[19]~8 , LFSR_32_3|sr[19]~8, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[19] , LFSR_32_3|sr[19], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[20]~9 , LFSR_32_3|sr[20]~9, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[20] , LFSR_32_3|sr[20], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[21]~12 , LFSR_32_3|sr[21]~12, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[21] , LFSR_32_3|sr[21], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[22]~13 , LFSR_32_3|sr[22]~13, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[22] , LFSR_32_3|sr[22], de0_pulse_gen_top, 1
instance = comp, \PG_3|pulse_out~1 , PG_3|pulse_out~1, de0_pulse_gen_top, 1
instance = comp, \PG_3|pulse_out~2 , PG_3|pulse_out~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[25] , LFSR_32_3|sr[25], de0_pulse_gen_top, 1
instance = comp, \PG_3|pulse_out~3 , PG_3|pulse_out~3, de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan1~0 , PG_3|LessThan1~0, de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan1~3 , PG_3|LessThan1~3, de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan1~1 , PG_3|LessThan1~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[9]~DUPLICATE , LFSR_32_3|sr[9]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan1~2 , PG_3|LessThan1~2, de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan1~4 , PG_3|LessThan1~4, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_3|sr[14] , LFSR_32_3|sr[14], de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan0~3 , PG_3|LessThan0~3, de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan0~1 , PG_3|LessThan0~1, de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan0~2 , PG_3|LessThan0~2, de0_pulse_gen_top, 1
instance = comp, \PG_3|LessThan0~0 , PG_3|LessThan0~0, de0_pulse_gen_top, 1
instance = comp, \PG_3|pulse_out~0 , PG_3|pulse_out~0, de0_pulse_gen_top, 1
instance = comp, \PG_3|pulse_out~4 , PG_3|pulse_out~4, de0_pulse_gen_top, 1
instance = comp, \PG_3|pulse_out~8 , PG_3|pulse_out~8, de0_pulse_gen_top, 1
instance = comp, \PG_3|pulse_out , PG_3|pulse_out, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[9]~0 , pulse_cnt_3[9]~0, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[0] , pulse_cnt_3[0], de0_pulse_gen_top, 1
instance = comp, \Add3~37 , Add3~37, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[1] , pulse_cnt_3[1], de0_pulse_gen_top, 1
instance = comp, \Add3~33 , Add3~33, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[2] , pulse_cnt_3[2], de0_pulse_gen_top, 1
instance = comp, \Add3~29 , Add3~29, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[3] , pulse_cnt_3[3], de0_pulse_gen_top, 1
instance = comp, \Add3~25 , Add3~25, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[4] , pulse_cnt_3[4], de0_pulse_gen_top, 1
instance = comp, \Add3~21 , Add3~21, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[5] , pulse_cnt_3[5], de0_pulse_gen_top, 1
instance = comp, \Add3~17 , Add3~17, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[6] , pulse_cnt_3[6], de0_pulse_gen_top, 1
instance = comp, \Add3~13 , Add3~13, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[7] , pulse_cnt_3[7], de0_pulse_gen_top, 1
instance = comp, \Add3~9 , Add3~9, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[8] , pulse_cnt_3[8], de0_pulse_gen_top, 1
instance = comp, \Add3~1 , Add3~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[9] , pulse_cnt_3[9], de0_pulse_gen_top, 1
instance = comp, \Add3~5 , Add3~5, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[10] , pulse_cnt_3[10], de0_pulse_gen_top, 1
instance = comp, \Add3~53 , Add3~53, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[11] , pulse_cnt_3[11], de0_pulse_gen_top, 1
instance = comp, \Add3~49 , Add3~49, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[12] , pulse_cnt_3[12], de0_pulse_gen_top, 1
instance = comp, \Add3~121 , Add3~121, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[13] , pulse_cnt_3[13], de0_pulse_gen_top, 1
instance = comp, \Add3~117 , Add3~117, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[14] , pulse_cnt_3[14], de0_pulse_gen_top, 1
instance = comp, \Add3~113 , Add3~113, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[15] , pulse_cnt_3[15], de0_pulse_gen_top, 1
instance = comp, \Add3~109 , Add3~109, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[16] , pulse_cnt_3[16], de0_pulse_gen_top, 1
instance = comp, \Add3~105 , Add3~105, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[17] , pulse_cnt_3[17], de0_pulse_gen_top, 1
instance = comp, \Add3~101 , Add3~101, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[18] , pulse_cnt_3[18], de0_pulse_gen_top, 1
instance = comp, \Add3~45 , Add3~45, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[19] , pulse_cnt_3[19], de0_pulse_gen_top, 1
instance = comp, \Add3~93 , Add3~93, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[20] , pulse_cnt_3[20], de0_pulse_gen_top, 1
instance = comp, \Add3~125 , Add3~125, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[21] , pulse_cnt_3[21], de0_pulse_gen_top, 1
instance = comp, \Add3~57 , Add3~57, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[22] , pulse_cnt_3[22], de0_pulse_gen_top, 1
instance = comp, \Add3~61 , Add3~61, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[23] , pulse_cnt_3[23], de0_pulse_gen_top, 1
instance = comp, \Add3~65 , Add3~65, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[24] , pulse_cnt_3[24], de0_pulse_gen_top, 1
instance = comp, \Add3~69 , Add3~69, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[25] , pulse_cnt_3[25], de0_pulse_gen_top, 1
instance = comp, \Add3~73 , Add3~73, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[26] , pulse_cnt_3[26], de0_pulse_gen_top, 1
instance = comp, \Add3~77 , Add3~77, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[27] , pulse_cnt_3[27], de0_pulse_gen_top, 1
instance = comp, \Add3~81 , Add3~81, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[28] , pulse_cnt_3[28], de0_pulse_gen_top, 1
instance = comp, \Add3~85 , Add3~85, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[29] , pulse_cnt_3[29], de0_pulse_gen_top, 1
instance = comp, \Add3~89 , Add3~89, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[30] , pulse_cnt_3[30], de0_pulse_gen_top, 1
instance = comp, \Add3~97 , Add3~97, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_3[31] , pulse_cnt_3[31], de0_pulse_gen_top, 1
instance = comp, \Equal3~4 , Equal3~4, de0_pulse_gen_top, 1
instance = comp, \Equal3~3 , Equal3~3, de0_pulse_gen_top, 1
instance = comp, \Equal3~5 , Equal3~5, de0_pulse_gen_top, 1
instance = comp, \Equal3~1 , Equal3~1, de0_pulse_gen_top, 1
instance = comp, \Equal3~2 , Equal3~2, de0_pulse_gen_top, 1
instance = comp, \Equal3~0 , Equal3~0, de0_pulse_gen_top, 1
instance = comp, \Equal3~6 , Equal3~6, de0_pulse_gen_top, 1
instance = comp, \GPIO_1~73 , GPIO_1~73, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[19] , LFSR_32_2|sr[19], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[20]~10 , LFSR_32_2|sr[20]~10, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[20] , LFSR_32_2|sr[20], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[21] , LFSR_32_2|sr[21], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[22]~13 , LFSR_32_2|sr[22]~13, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[22] , LFSR_32_2|sr[22], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[23] , LFSR_32_2|sr[23], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[24]~DUPLICATE , LFSR_32_2|sr[24]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[25]~11 , LFSR_32_2|sr[25]~11, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[25] , LFSR_32_2|sr[25], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[26]~12 , LFSR_32_2|sr[26]~12, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[26] , LFSR_32_2|sr[26], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[27] , LFSR_32_2|sr[27], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[28]~14 , LFSR_32_2|sr[28]~14, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[28] , LFSR_32_2|sr[28], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[29] , LFSR_32_2|sr[29], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[30] , LFSR_32_2|sr[30], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[31] , LFSR_32_2|sr[31], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|y , LFSR_32_2|y, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[0] , LFSR_32_2|sr[0], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[1]~2 , LFSR_32_2|sr[1]~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[1] , LFSR_32_2|sr[1], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[2]~3 , LFSR_32_2|sr[2]~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[2] , LFSR_32_2|sr[2], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[3]~1 , LFSR_32_2|sr[3]~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[3] , LFSR_32_2|sr[3], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[4] , LFSR_32_2|sr[4], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[5] , LFSR_32_2|sr[5], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[6] , LFSR_32_2|sr[6], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[7]~5 , LFSR_32_2|sr[7]~5, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[7] , LFSR_32_2|sr[7], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[8]~6 , LFSR_32_2|sr[8]~6, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[8] , LFSR_32_2|sr[8], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[9] , LFSR_32_2|sr[9], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[10]~7 , LFSR_32_2|sr[10]~7, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[10]~DUPLICATE , LFSR_32_2|sr[10]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[11] , LFSR_32_2|sr[11], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[12]~8 , LFSR_32_2|sr[12]~8, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[12] , LFSR_32_2|sr[12], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[13] , LFSR_32_2|sr[13], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[14]~DUPLICATE , LFSR_32_2|sr[14]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[15]~0 , LFSR_32_2|sr[15]~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[15] , LFSR_32_2|sr[15], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[16] , LFSR_32_2|sr[16], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[17] , LFSR_32_2|sr[17], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[18]~9 , LFSR_32_2|sr[18]~9, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[18] , LFSR_32_2|sr[18], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[26]~DUPLICATE , LFSR_32_2|sr[26]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[24] , LFSR_32_2|sr[24], de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out~5 , PG_2|pulse_out~5, de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out~1 , PG_2|pulse_out~1, de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out~2 , PG_2|pulse_out~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[10] , LFSR_32_2|sr[10], de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out~3 , PG_2|pulse_out~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[14] , LFSR_32_2|sr[14], de0_pulse_gen_top, 1
instance = comp, \PG_2|LessThan0~0 , PG_2|LessThan0~0, de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out~4 , PG_2|pulse_out~4, de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out~0 , PG_2|pulse_out~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_2|sr[7]~DUPLICATE , LFSR_32_2|sr[7]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_2|LessThan1~3 , PG_2|LessThan1~3, de0_pulse_gen_top, 1
instance = comp, \PG_2|LessThan1~0 , PG_2|LessThan1~0, de0_pulse_gen_top, 1
instance = comp, \PG_2|LessThan1~2 , PG_2|LessThan1~2, de0_pulse_gen_top, 1
instance = comp, \PG_2|LessThan1~1 , PG_2|LessThan1~1, de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out~6 , PG_2|pulse_out~6, de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out~10 , PG_2|pulse_out~10, de0_pulse_gen_top, 1
instance = comp, \PG_2|pulse_out , PG_2|pulse_out, de0_pulse_gen_top, 1
instance = comp, \Add2~41 , Add2~41, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[9]~0 , pulse_cnt_2[9]~0, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[0] , pulse_cnt_2[0], de0_pulse_gen_top, 1
instance = comp, \Add2~37 , Add2~37, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[1] , pulse_cnt_2[1], de0_pulse_gen_top, 1
instance = comp, \Add2~33 , Add2~33, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[2] , pulse_cnt_2[2], de0_pulse_gen_top, 1
instance = comp, \Add2~29 , Add2~29, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[3] , pulse_cnt_2[3], de0_pulse_gen_top, 1
instance = comp, \Add2~25 , Add2~25, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[4] , pulse_cnt_2[4], de0_pulse_gen_top, 1
instance = comp, \Add2~21 , Add2~21, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[5] , pulse_cnt_2[5], de0_pulse_gen_top, 1
instance = comp, \Add2~17 , Add2~17, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[6] , pulse_cnt_2[6], de0_pulse_gen_top, 1
instance = comp, \Add2~13 , Add2~13, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[7] , pulse_cnt_2[7], de0_pulse_gen_top, 1
instance = comp, \Add2~9 , Add2~9, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[8] , pulse_cnt_2[8], de0_pulse_gen_top, 1
instance = comp, \Add2~1 , Add2~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[9] , pulse_cnt_2[9], de0_pulse_gen_top, 1
instance = comp, \Add2~5 , Add2~5, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[10] , pulse_cnt_2[10], de0_pulse_gen_top, 1
instance = comp, \Add2~121 , Add2~121, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[11] , pulse_cnt_2[11], de0_pulse_gen_top, 1
instance = comp, \Add2~49 , Add2~49, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[12] , pulse_cnt_2[12], de0_pulse_gen_top, 1
instance = comp, \Add2~117 , Add2~117, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[13] , pulse_cnt_2[13], de0_pulse_gen_top, 1
instance = comp, \Add2~113 , Add2~113, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[14] , pulse_cnt_2[14], de0_pulse_gen_top, 1
instance = comp, \Add2~109 , Add2~109, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[15] , pulse_cnt_2[15], de0_pulse_gen_top, 1
instance = comp, \Add2~105 , Add2~105, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[16] , pulse_cnt_2[16], de0_pulse_gen_top, 1
instance = comp, \Add2~101 , Add2~101, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[17] , pulse_cnt_2[17], de0_pulse_gen_top, 1
instance = comp, \Add2~97 , Add2~97, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[18] , pulse_cnt_2[18], de0_pulse_gen_top, 1
instance = comp, \Equal2~4 , Equal2~4, de0_pulse_gen_top, 1
instance = comp, \Add2~93 , Add2~93, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[19] , pulse_cnt_2[19], de0_pulse_gen_top, 1
instance = comp, \Add2~89 , Add2~89, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[20] , pulse_cnt_2[20], de0_pulse_gen_top, 1
instance = comp, \Add2~125 , Add2~125, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[21] , pulse_cnt_2[21], de0_pulse_gen_top, 1
instance = comp, \Add2~85 , Add2~85, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[22] , pulse_cnt_2[22], de0_pulse_gen_top, 1
instance = comp, \Add2~81 , Add2~81, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[23] , pulse_cnt_2[23], de0_pulse_gen_top, 1
instance = comp, \Add2~77 , Add2~77, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[24] , pulse_cnt_2[24], de0_pulse_gen_top, 1
instance = comp, \Add2~73 , Add2~73, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[25] , pulse_cnt_2[25], de0_pulse_gen_top, 1
instance = comp, \Equal2~3 , Equal2~3, de0_pulse_gen_top, 1
instance = comp, \Equal2~5 , Equal2~5, de0_pulse_gen_top, 1
instance = comp, \Add2~69 , Add2~69, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[26] , pulse_cnt_2[26], de0_pulse_gen_top, 1
instance = comp, \Add2~45 , Add2~45, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[27] , pulse_cnt_2[27], de0_pulse_gen_top, 1
instance = comp, \Equal2~1 , Equal2~1, de0_pulse_gen_top, 1
instance = comp, \Add2~65 , Add2~65, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[28] , pulse_cnt_2[28], de0_pulse_gen_top, 1
instance = comp, \Add2~61 , Add2~61, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[29] , pulse_cnt_2[29], de0_pulse_gen_top, 1
instance = comp, \Add2~57 , Add2~57, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[30] , pulse_cnt_2[30], de0_pulse_gen_top, 1
instance = comp, \Add2~53 , Add2~53, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_2[31] , pulse_cnt_2[31], de0_pulse_gen_top, 1
instance = comp, \Equal2~2 , Equal2~2, de0_pulse_gen_top, 1
instance = comp, \Equal2~0 , Equal2~0, de0_pulse_gen_top, 1
instance = comp, \Equal2~6 , Equal2~6, de0_pulse_gen_top, 1
instance = comp, \GPIO_1~74 , GPIO_1~74, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[23]~14 , LFSR_32_5|sr[23]~14, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[23] , LFSR_32_5|sr[23], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[24]~15 , LFSR_32_5|sr[24]~15, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[24] , LFSR_32_5|sr[24], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[25]~10 , LFSR_32_5|sr[25]~10, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[25] , LFSR_32_5|sr[25], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[26]~11 , LFSR_32_5|sr[26]~11, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[26] , LFSR_32_5|sr[26], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[27]~16 , LFSR_32_5|sr[27]~16, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[27]~DUPLICATE , LFSR_32_5|sr[27]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[28]~17 , LFSR_32_5|sr[28]~17, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[28]~DUPLICATE , LFSR_32_5|sr[28]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[29]~18 , LFSR_32_5|sr[29]~18, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[29]~DUPLICATE , LFSR_32_5|sr[29]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[30]~feeder , LFSR_32_5|sr[30]~feeder, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[30] , LFSR_32_5|sr[30], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[31]~12 , LFSR_32_5|sr[31]~12, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[31] , LFSR_32_5|sr[31], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|y , LFSR_32_5|y, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[0] , LFSR_32_5|sr[0], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[1] , LFSR_32_5|sr[1], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[2]~2 , LFSR_32_5|sr[2]~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[2] , LFSR_32_5|sr[2], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[3]~DUPLICATE , LFSR_32_5|sr[3]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[4] , LFSR_32_5|sr[4], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[5]~1 , LFSR_32_5|sr[5]~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[5]~DUPLICATE , LFSR_32_5|sr[5]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[6]~5 , LFSR_32_5|sr[6]~5, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[6] , LFSR_32_5|sr[6], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[7]~4 , LFSR_32_5|sr[7]~4, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[7] , LFSR_32_5|sr[7], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[8]~6 , LFSR_32_5|sr[8]~6, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[8] , LFSR_32_5|sr[8], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[9] , LFSR_32_5|sr[9], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[10] , LFSR_32_5|sr[10], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[11] , LFSR_32_5|sr[11], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[12]~feeder , LFSR_32_5|sr[12]~feeder, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[12] , LFSR_32_5|sr[12], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[13] , LFSR_32_5|sr[13], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[14]~7 , LFSR_32_5|sr[14]~7, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[14] , LFSR_32_5|sr[14], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[15] , LFSR_32_5|sr[15], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[16]~feeder , LFSR_32_5|sr[16]~feeder, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[16] , LFSR_32_5|sr[16], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[17]~0 , LFSR_32_5|sr[17]~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[17] , LFSR_32_5|sr[17], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[18]~8 , LFSR_32_5|sr[18]~8, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[18] , LFSR_32_5|sr[18], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[19] , LFSR_32_5|sr[19], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[20]~9 , LFSR_32_5|sr[20]~9, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[20] , LFSR_32_5|sr[20], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[21] , LFSR_32_5|sr[21], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[22]~13 , LFSR_32_5|sr[22]~13, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[22] , LFSR_32_5|sr[22], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[28] , LFSR_32_5|sr[28], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[27] , LFSR_32_5|sr[27], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[29] , LFSR_32_5|sr[29], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[30]~DUPLICATE , LFSR_32_5|sr[30]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out~5 , PG_5|pulse_out~5, de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out~1 , PG_5|pulse_out~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[3] , LFSR_32_5|sr[3], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[4]~DUPLICATE , LFSR_32_5|sr[4]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_5|LessThan1~2 , PG_5|LessThan1~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[8]~DUPLICATE , LFSR_32_5|sr[8]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_5|LessThan1~3 , PG_5|LessThan1~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[17]~DUPLICATE , LFSR_32_5|sr[17]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_5|LessThan1~0 , PG_5|LessThan1~0, de0_pulse_gen_top, 1
instance = comp, \PG_5|LessThan1~1 , PG_5|LessThan1~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[16]~DUPLICATE , LFSR_32_5|sr[16]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out~4 , PG_5|pulse_out~4, de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out~3 , PG_5|pulse_out~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_5|sr[5] , LFSR_32_5|sr[5], de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out~2 , PG_5|pulse_out~2, de0_pulse_gen_top, 1
instance = comp, \PG_5|LessThan0~0 , PG_5|LessThan0~0, de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out~0 , PG_5|pulse_out~0, de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out~6 , PG_5|pulse_out~6, de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out~10 , PG_5|pulse_out~10, de0_pulse_gen_top, 1
instance = comp, \PG_5|pulse_out , PG_5|pulse_out, de0_pulse_gen_top, 1
instance = comp, \Add5~41 , Add5~41, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[6]~0 , pulse_cnt_5[6]~0, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[0] , pulse_cnt_5[0], de0_pulse_gen_top, 1
instance = comp, \Add5~37 , Add5~37, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[1] , pulse_cnt_5[1], de0_pulse_gen_top, 1
instance = comp, \Add5~33 , Add5~33, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[2] , pulse_cnt_5[2], de0_pulse_gen_top, 1
instance = comp, \Add5~29 , Add5~29, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[3] , pulse_cnt_5[3], de0_pulse_gen_top, 1
instance = comp, \Add5~25 , Add5~25, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[4] , pulse_cnt_5[4], de0_pulse_gen_top, 1
instance = comp, \Add5~5 , Add5~5, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[5] , pulse_cnt_5[5], de0_pulse_gen_top, 1
instance = comp, \Add5~1 , Add5~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[6] , pulse_cnt_5[6], de0_pulse_gen_top, 1
instance = comp, \Add5~13 , Add5~13, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[7] , pulse_cnt_5[7], de0_pulse_gen_top, 1
instance = comp, \Add5~17 , Add5~17, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[8] , pulse_cnt_5[8], de0_pulse_gen_top, 1
instance = comp, \Add5~9 , Add5~9, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[9] , pulse_cnt_5[9], de0_pulse_gen_top, 1
instance = comp, \Add5~21 , Add5~21, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[10] , pulse_cnt_5[10], de0_pulse_gen_top, 1
instance = comp, \Add5~125 , Add5~125, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[11] , pulse_cnt_5[11], de0_pulse_gen_top, 1
instance = comp, \Add5~49 , Add5~49, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[12] , pulse_cnt_5[12], de0_pulse_gen_top, 1
instance = comp, \Add5~117 , Add5~117, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[13] , pulse_cnt_5[13], de0_pulse_gen_top, 1
instance = comp, \Add5~113 , Add5~113, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[14] , pulse_cnt_5[14], de0_pulse_gen_top, 1
instance = comp, \Add5~109 , Add5~109, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[15] , pulse_cnt_5[15], de0_pulse_gen_top, 1
instance = comp, \Add5~105 , Add5~105, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[16] , pulse_cnt_5[16], de0_pulse_gen_top, 1
instance = comp, \Add5~101 , Add5~101, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[17] , pulse_cnt_5[17], de0_pulse_gen_top, 1
instance = comp, \Add5~97 , Add5~97, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[18] , pulse_cnt_5[18], de0_pulse_gen_top, 1
instance = comp, \Add5~93 , Add5~93, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[19] , pulse_cnt_5[19], de0_pulse_gen_top, 1
instance = comp, \Add5~89 , Add5~89, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[20] , pulse_cnt_5[20], de0_pulse_gen_top, 1
instance = comp, \Add5~121 , Add5~121, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[21] , pulse_cnt_5[21], de0_pulse_gen_top, 1
instance = comp, \Add5~85 , Add5~85, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[22] , pulse_cnt_5[22], de0_pulse_gen_top, 1
instance = comp, \Add5~81 , Add5~81, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[23] , pulse_cnt_5[23], de0_pulse_gen_top, 1
instance = comp, \Add5~77 , Add5~77, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[24] , pulse_cnt_5[24], de0_pulse_gen_top, 1
instance = comp, \Add5~73 , Add5~73, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[25] , pulse_cnt_5[25], de0_pulse_gen_top, 1
instance = comp, \Add5~45 , Add5~45, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[26] , pulse_cnt_5[26], de0_pulse_gen_top, 1
instance = comp, \Equal5~1 , Equal5~1, de0_pulse_gen_top, 1
instance = comp, \Equal5~4 , Equal5~4, de0_pulse_gen_top, 1
instance = comp, \Add5~69 , Add5~69, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[27] , pulse_cnt_5[27], de0_pulse_gen_top, 1
instance = comp, \Add5~65 , Add5~65, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[28] , pulse_cnt_5[28], de0_pulse_gen_top, 1
instance = comp, \Add5~61 , Add5~61, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[29] , pulse_cnt_5[29], de0_pulse_gen_top, 1
instance = comp, \Add5~57 , Add5~57, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[30] , pulse_cnt_5[30], de0_pulse_gen_top, 1
instance = comp, \Add5~53 , Add5~53, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_5[31] , pulse_cnt_5[31], de0_pulse_gen_top, 1
instance = comp, \Equal5~2 , Equal5~2, de0_pulse_gen_top, 1
instance = comp, \Equal5~5 , Equal5~5, de0_pulse_gen_top, 1
instance = comp, \Equal5~0 , Equal5~0, de0_pulse_gen_top, 1
instance = comp, \Equal5~3 , Equal5~3, de0_pulse_gen_top, 1
instance = comp, \Equal5~6 , Equal5~6, de0_pulse_gen_top, 1
instance = comp, \GPIO_1~75 , GPIO_1~75, de0_pulse_gen_top, 1
instance = comp, \Add4~37 , Add4~37, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[22] , LFSR_32_4|sr[22], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[23] , LFSR_32_4|sr[23], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[24]~13 , LFSR_32_4|sr[24]~13, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[24] , LFSR_32_4|sr[24], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[25]~11 , LFSR_32_4|sr[25]~11, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[25] , LFSR_32_4|sr[25], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[26] , LFSR_32_4|sr[26], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[27]~14 , LFSR_32_4|sr[27]~14, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[27] , LFSR_32_4|sr[27], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[28]~15 , LFSR_32_4|sr[28]~15, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[28] , LFSR_32_4|sr[28], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[29]~16 , LFSR_32_4|sr[29]~16, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[29] , LFSR_32_4|sr[29], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[30] , LFSR_32_4|sr[30], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[31]~12 , LFSR_32_4|sr[31]~12, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[31] , LFSR_32_4|sr[31], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[1] , LFSR_32_4|sr[1], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|y , LFSR_32_4|y, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[0] , LFSR_32_4|sr[0], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[1]~5 , LFSR_32_4|sr[1]~5, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[1]~DUPLICATE , LFSR_32_4|sr[1]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[2]~6 , LFSR_32_4|sr[2]~6, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[2]~DUPLICATE , LFSR_32_4|sr[2]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[3]~4 , LFSR_32_4|sr[3]~4, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[3]~DUPLICATE , LFSR_32_4|sr[3]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[4] , LFSR_32_4|sr[4], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[5]~3 , LFSR_32_4|sr[5]~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[5] , LFSR_32_4|sr[5], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[6] , LFSR_32_4|sr[6], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[7] , LFSR_32_4|sr[7], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[8] , LFSR_32_4|sr[8], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[9]~7 , LFSR_32_4|sr[9]~7, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[9] , LFSR_32_4|sr[9], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[10] , LFSR_32_4|sr[10], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[11]~0 , LFSR_32_4|sr[11]~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[11] , LFSR_32_4|sr[11], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[12] , LFSR_32_4|sr[12], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[13]~8 , LFSR_32_4|sr[13]~8, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[13] , LFSR_32_4|sr[13], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[14]~9 , LFSR_32_4|sr[14]~9, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[14] , LFSR_32_4|sr[14], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[15]~1 , LFSR_32_4|sr[15]~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[15] , LFSR_32_4|sr[15], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[16]~2 , LFSR_32_4|sr[16]~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[16]~DUPLICATE , LFSR_32_4|sr[16]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[17] , LFSR_32_4|sr[17], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[18] , LFSR_32_4|sr[18], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[19]~10 , LFSR_32_4|sr[19]~10, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[19]~DUPLICATE , LFSR_32_4|sr[19]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[20] , LFSR_32_4|sr[20], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[21] , LFSR_32_4|sr[21], de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~5 , PG_4|pulse_out~5, de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~1 , PG_4|pulse_out~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[3] , LFSR_32_4|sr[3], de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~2 , PG_4|pulse_out~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[16] , LFSR_32_4|sr[16], de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~4 , PG_4|pulse_out~4, de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~3 , PG_4|pulse_out~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[12]~DUPLICATE , LFSR_32_4|sr[12]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_4|LessThan0~0 , PG_4|LessThan0~0, de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~0 , PG_4|pulse_out~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[19] , LFSR_32_4|sr[19], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_4|sr[2] , LFSR_32_4|sr[2], de0_pulse_gen_top, 1
instance = comp, \PG_4|LessThan1~2 , PG_4|LessThan1~2, de0_pulse_gen_top, 1
instance = comp, \PG_4|LessThan1~0 , PG_4|LessThan1~0, de0_pulse_gen_top, 1
instance = comp, \PG_4|LessThan1~3 , PG_4|LessThan1~3, de0_pulse_gen_top, 1
instance = comp, \PG_4|LessThan1~1 , PG_4|LessThan1~1, de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~6 , PG_4|pulse_out~6, de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~10 , PG_4|pulse_out~10, de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out~DUPLICATE , PG_4|pulse_out~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[8]~0 , pulse_cnt_4[8]~0, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[0] , pulse_cnt_4[0], de0_pulse_gen_top, 1
instance = comp, \Add4~33 , Add4~33, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[1] , pulse_cnt_4[1], de0_pulse_gen_top, 1
instance = comp, \Add4~29 , Add4~29, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[2] , pulse_cnt_4[2], de0_pulse_gen_top, 1
instance = comp, \Add4~25 , Add4~25, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[3] , pulse_cnt_4[3], de0_pulse_gen_top, 1
instance = comp, \Add4~21 , Add4~21, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[4] , pulse_cnt_4[4], de0_pulse_gen_top, 1
instance = comp, \Add4~17 , Add4~17, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[5] , pulse_cnt_4[5], de0_pulse_gen_top, 1
instance = comp, \Add4~13 , Add4~13, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[6] , pulse_cnt_4[6], de0_pulse_gen_top, 1
instance = comp, \Add4~9 , Add4~9, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[7] , pulse_cnt_4[7], de0_pulse_gen_top, 1
instance = comp, \Add4~1 , Add4~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[8] , pulse_cnt_4[8], de0_pulse_gen_top, 1
instance = comp, \Add4~5 , Add4~5, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[9] , pulse_cnt_4[9], de0_pulse_gen_top, 1
instance = comp, \Add4~41 , Add4~41, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[10] , pulse_cnt_4[10], de0_pulse_gen_top, 1
instance = comp, \Add4~49 , Add4~49, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[11] , pulse_cnt_4[11], de0_pulse_gen_top, 1
instance = comp, \Add4~125 , Add4~125, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[12] , pulse_cnt_4[12], de0_pulse_gen_top, 1
instance = comp, \Add4~121 , Add4~121, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[13] , pulse_cnt_4[13], de0_pulse_gen_top, 1
instance = comp, \Add4~117 , Add4~117, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[14] , pulse_cnt_4[14], de0_pulse_gen_top, 1
instance = comp, \Add4~113 , Add4~113, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[15] , pulse_cnt_4[15], de0_pulse_gen_top, 1
instance = comp, \Add4~109 , Add4~109, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[16] , pulse_cnt_4[16], de0_pulse_gen_top, 1
instance = comp, \Add4~105 , Add4~105, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[17] , pulse_cnt_4[17], de0_pulse_gen_top, 1
instance = comp, \Add4~101 , Add4~101, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[18] , pulse_cnt_4[18], de0_pulse_gen_top, 1
instance = comp, \Add4~97 , Add4~97, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[19] , pulse_cnt_4[19], de0_pulse_gen_top, 1
instance = comp, \Equal4~4 , Equal4~4, de0_pulse_gen_top, 1
instance = comp, \Add4~93 , Add4~93, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[20] , pulse_cnt_4[20], de0_pulse_gen_top, 1
instance = comp, \Add4~89 , Add4~89, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[21] , pulse_cnt_4[21], de0_pulse_gen_top, 1
instance = comp, \Add4~45 , Add4~45, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[22] , pulse_cnt_4[22], de0_pulse_gen_top, 1
instance = comp, \Add4~85 , Add4~85, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[23] , pulse_cnt_4[23], de0_pulse_gen_top, 1
instance = comp, \Add4~81 , Add4~81, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[24] , pulse_cnt_4[24], de0_pulse_gen_top, 1
instance = comp, \Add4~77 , Add4~77, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[25] , pulse_cnt_4[25], de0_pulse_gen_top, 1
instance = comp, \Add4~73 , Add4~73, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[26] , pulse_cnt_4[26], de0_pulse_gen_top, 1
instance = comp, \Equal4~3 , Equal4~3, de0_pulse_gen_top, 1
instance = comp, \Equal4~1 , Equal4~1, de0_pulse_gen_top, 1
instance = comp, \Add4~69 , Add4~69, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[27] , pulse_cnt_4[27], de0_pulse_gen_top, 1
instance = comp, \Add4~65 , Add4~65, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[28] , pulse_cnt_4[28], de0_pulse_gen_top, 1
instance = comp, \Add4~61 , Add4~61, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[29] , pulse_cnt_4[29], de0_pulse_gen_top, 1
instance = comp, \Add4~57 , Add4~57, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[30] , pulse_cnt_4[30], de0_pulse_gen_top, 1
instance = comp, \Add4~53 , Add4~53, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_4[31] , pulse_cnt_4[31], de0_pulse_gen_top, 1
instance = comp, \Equal4~2 , Equal4~2, de0_pulse_gen_top, 1
instance = comp, \Equal4~5 , Equal4~5, de0_pulse_gen_top, 1
instance = comp, \Equal4~0 , Equal4~0, de0_pulse_gen_top, 1
instance = comp, \Equal4~6 , Equal4~6, de0_pulse_gen_top, 1
instance = comp, \PG_4|pulse_out , PG_4|pulse_out, de0_pulse_gen_top, 1
instance = comp, \GPIO_1~76 , GPIO_1~76, de0_pulse_gen_top, 1
instance = comp, \Add7~41 , Add7~41, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[19] , LFSR_32_7|sr[19], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[20] , LFSR_32_7|sr[20], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[21] , LFSR_32_7|sr[21], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[22]~13 , LFSR_32_7|sr[22]~13, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[22] , LFSR_32_7|sr[22], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[23] , LFSR_32_7|sr[23], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[24]~14 , LFSR_32_7|sr[24]~14, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[24] , LFSR_32_7|sr[24], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[25] , LFSR_32_7|sr[25], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[26] , LFSR_32_7|sr[26], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[27] , LFSR_32_7|sr[27], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[28]~DUPLICATE , LFSR_32_7|sr[28]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[29]~15 , LFSR_32_7|sr[29]~15, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[29] , LFSR_32_7|sr[29], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[30]~16 , LFSR_32_7|sr[30]~16, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[30]~DUPLICATE , LFSR_32_7|sr[30]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[31]~12 , LFSR_32_7|sr[31]~12, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[31] , LFSR_32_7|sr[31], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[1] , LFSR_32_7|sr[1], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|y , LFSR_32_7|y, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[0] , LFSR_32_7|sr[0], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[1]~4 , LFSR_32_7|sr[1]~4, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[1]~DUPLICATE , LFSR_32_7|sr[1]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[2]~5 , LFSR_32_7|sr[2]~5, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[2] , LFSR_32_7|sr[2], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[3]~2 , LFSR_32_7|sr[3]~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[3] , LFSR_32_7|sr[3], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[4]~3 , LFSR_32_7|sr[4]~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[4]~DUPLICATE , LFSR_32_7|sr[4]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[5]~1 , LFSR_32_7|sr[5]~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[5] , LFSR_32_7|sr[5], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[6]~8 , LFSR_32_7|sr[6]~8, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[6] , LFSR_32_7|sr[6], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[7] , LFSR_32_7|sr[7], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[8] , LFSR_32_7|sr[8], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[9]~7 , LFSR_32_7|sr[9]~7, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[9] , LFSR_32_7|sr[9], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[10]~9 , LFSR_32_7|sr[10]~9, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[10] , LFSR_32_7|sr[10], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[11]~0 , LFSR_32_7|sr[11]~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[11] , LFSR_32_7|sr[11], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[12] , LFSR_32_7|sr[12], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[13] , LFSR_32_7|sr[13], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[14]~10 , LFSR_32_7|sr[14]~10, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[14] , LFSR_32_7|sr[14], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[15] , LFSR_32_7|sr[15], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[16] , LFSR_32_7|sr[16], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[17]~DUPLICATE , LFSR_32_7|sr[17]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[18]~11 , LFSR_32_7|sr[18]~11, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[18] , LFSR_32_7|sr[18], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[25]~DUPLICATE , LFSR_32_7|sr[25]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[28] , LFSR_32_7|sr[28], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[30] , LFSR_32_7|sr[30], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[29]~DUPLICATE , LFSR_32_7|sr[29]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~5 , PG_7|pulse_out~5, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~1 , PG_7|pulse_out~1, de0_pulse_gen_top, 1
instance = comp, \PG_7|LessThan1~0 , PG_7|LessThan1~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[10]~DUPLICATE , LFSR_32_7|sr[10]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_7|LessThan1~3 , PG_7|LessThan1~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[4] , LFSR_32_7|sr[4], de0_pulse_gen_top, 1
instance = comp, \PG_7|LessThan1~2 , PG_7|LessThan1~2, de0_pulse_gen_top, 1
instance = comp, \PG_7|LessThan1~1 , PG_7|LessThan1~1, de0_pulse_gen_top, 1
instance = comp, \PG_7|LessThan0~0 , PG_7|LessThan0~0, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~4 , PG_7|pulse_out~4, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~3 , PG_7|pulse_out~3, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~2 , PG_7|pulse_out~2, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~0 , PG_7|pulse_out~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_7|sr[17] , LFSR_32_7|sr[17], de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~6 , PG_7|pulse_out~6, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~10 , PG_7|pulse_out~10, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out~DUPLICATE , PG_7|pulse_out~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[9]~0 , pulse_cnt_7[9]~0, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[0] , pulse_cnt_7[0], de0_pulse_gen_top, 1
instance = comp, \Add7~37 , Add7~37, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[1] , pulse_cnt_7[1], de0_pulse_gen_top, 1
instance = comp, \Add7~33 , Add7~33, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[2] , pulse_cnt_7[2], de0_pulse_gen_top, 1
instance = comp, \Add7~29 , Add7~29, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[3] , pulse_cnt_7[3], de0_pulse_gen_top, 1
instance = comp, \Add7~25 , Add7~25, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[4] , pulse_cnt_7[4], de0_pulse_gen_top, 1
instance = comp, \Add7~21 , Add7~21, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[5] , pulse_cnt_7[5], de0_pulse_gen_top, 1
instance = comp, \Add7~17 , Add7~17, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[6] , pulse_cnt_7[6], de0_pulse_gen_top, 1
instance = comp, \Add7~13 , Add7~13, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[7] , pulse_cnt_7[7], de0_pulse_gen_top, 1
instance = comp, \Add7~9 , Add7~9, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[8] , pulse_cnt_7[8], de0_pulse_gen_top, 1
instance = comp, \Add7~1 , Add7~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[9] , pulse_cnt_7[9], de0_pulse_gen_top, 1
instance = comp, \Add7~5 , Add7~5, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[10] , pulse_cnt_7[10], de0_pulse_gen_top, 1
instance = comp, \Add7~69 , Add7~69, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[11] , pulse_cnt_7[11], de0_pulse_gen_top, 1
instance = comp, \Add7~45 , Add7~45, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[12] , pulse_cnt_7[12], de0_pulse_gen_top, 1
instance = comp, \Add7~109 , Add7~109, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[13] , pulse_cnt_7[13], de0_pulse_gen_top, 1
instance = comp, \Add7~117 , Add7~117, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[14] , pulse_cnt_7[14], de0_pulse_gen_top, 1
instance = comp, \Add7~121 , Add7~121, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[15] , pulse_cnt_7[15], de0_pulse_gen_top, 1
instance = comp, \Add7~125 , Add7~125, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[16] , pulse_cnt_7[16], de0_pulse_gen_top, 1
instance = comp, \Equal7~5 , Equal7~5, de0_pulse_gen_top, 1
instance = comp, \Add7~113 , Add7~113, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[17] , pulse_cnt_7[17], de0_pulse_gen_top, 1
instance = comp, \Add7~105 , Add7~105, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[18] , pulse_cnt_7[18], de0_pulse_gen_top, 1
instance = comp, \Add7~101 , Add7~101, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[19] , pulse_cnt_7[19], de0_pulse_gen_top, 1
instance = comp, \Add7~97 , Add7~97, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[20] , pulse_cnt_7[20], de0_pulse_gen_top, 1
instance = comp, \Add7~89 , Add7~89, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[21] , pulse_cnt_7[21], de0_pulse_gen_top, 1
instance = comp, \Add7~93 , Add7~93, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[22] , pulse_cnt_7[22], de0_pulse_gen_top, 1
instance = comp, \Add7~85 , Add7~85, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[23] , pulse_cnt_7[23], de0_pulse_gen_top, 1
instance = comp, \Add7~81 , Add7~81, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[24] , pulse_cnt_7[24], de0_pulse_gen_top, 1
instance = comp, \Add7~77 , Add7~77, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[25] , pulse_cnt_7[25], de0_pulse_gen_top, 1
instance = comp, \Add7~73 , Add7~73, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[26] , pulse_cnt_7[26], de0_pulse_gen_top, 1
instance = comp, \Add7~65 , Add7~65, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[27] , pulse_cnt_7[27], de0_pulse_gen_top, 1
instance = comp, \Add7~61 , Add7~61, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[28] , pulse_cnt_7[28], de0_pulse_gen_top, 1
instance = comp, \Add7~57 , Add7~57, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[29] , pulse_cnt_7[29], de0_pulse_gen_top, 1
instance = comp, \Add7~53 , Add7~53, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[30] , pulse_cnt_7[30], de0_pulse_gen_top, 1
instance = comp, \Add7~49 , Add7~49, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_7[31] , pulse_cnt_7[31], de0_pulse_gen_top, 1
instance = comp, \Equal7~2 , Equal7~2, de0_pulse_gen_top, 1
instance = comp, \Equal7~3 , Equal7~3, de0_pulse_gen_top, 1
instance = comp, \Equal7~1 , Equal7~1, de0_pulse_gen_top, 1
instance = comp, \Equal7~4 , Equal7~4, de0_pulse_gen_top, 1
instance = comp, \Equal7~0 , Equal7~0, de0_pulse_gen_top, 1
instance = comp, \Equal7~6 , Equal7~6, de0_pulse_gen_top, 1
instance = comp, \PG_7|pulse_out , PG_7|pulse_out, de0_pulse_gen_top, 1
instance = comp, \GPIO_1~77 , GPIO_1~77, de0_pulse_gen_top, 1
instance = comp, \Add6~41 , Add6~41, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[19] , LFSR_32_6|sr[19], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[20] , LFSR_32_6|sr[20], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[21] , LFSR_32_6|sr[21], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[22]~9 , LFSR_32_6|sr[22]~9, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[22] , LFSR_32_6|sr[22], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[23]~10 , LFSR_32_6|sr[23]~10, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[23] , LFSR_32_6|sr[23], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[24]~11 , LFSR_32_6|sr[24]~11, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[24] , LFSR_32_6|sr[24], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[25] , LFSR_32_6|sr[25], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[26]~8 , LFSR_32_6|sr[26]~8, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[26] , LFSR_32_6|sr[26], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[27]~12 , LFSR_32_6|sr[27]~12, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[27] , LFSR_32_6|sr[27], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[28] , LFSR_32_6|sr[28], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[29] , LFSR_32_6|sr[29], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[30]~13 , LFSR_32_6|sr[30]~13, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[30] , LFSR_32_6|sr[30], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[31]~feeder , LFSR_32_6|sr[31]~feeder, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[31] , LFSR_32_6|sr[31], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|y , LFSR_32_6|y, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[0] , LFSR_32_6|sr[0], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[1] , LFSR_32_6|sr[1], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[2] , LFSR_32_6|sr[2], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[3]~3 , LFSR_32_6|sr[3]~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[3]~DUPLICATE , LFSR_32_6|sr[3]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[4]~4 , LFSR_32_6|sr[4]~4, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[4]~DUPLICATE , LFSR_32_6|sr[4]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[5] , LFSR_32_6|sr[5], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[6] , LFSR_32_6|sr[6], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[7] , LFSR_32_6|sr[7], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[8] , LFSR_32_6|sr[8], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[9] , LFSR_32_6|sr[9], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[10] , LFSR_32_6|sr[10], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[11]~1 , LFSR_32_6|sr[11]~1, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[11]~DUPLICATE , LFSR_32_6|sr[11]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[12]~6 , LFSR_32_6|sr[12]~6, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[12] , LFSR_32_6|sr[12], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[13] , LFSR_32_6|sr[13], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[14]~7 , LFSR_32_6|sr[14]~7, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[14] , LFSR_32_6|sr[14], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[15] , LFSR_32_6|sr[15], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[16]~2 , LFSR_32_6|sr[16]~2, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[16] , LFSR_32_6|sr[16], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[17]~0 , LFSR_32_6|sr[17]~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[17] , LFSR_32_6|sr[17], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[18] , LFSR_32_6|sr[18], de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[11] , LFSR_32_6|sr[11], de0_pulse_gen_top, 1
instance = comp, \PG_6|LessThan1~3 , PG_6|LessThan1~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[3] , LFSR_32_6|sr[3], de0_pulse_gen_top, 1
instance = comp, \PG_6|LessThan1~2 , PG_6|LessThan1~2, de0_pulse_gen_top, 1
instance = comp, \PG_6|LessThan1~0 , PG_6|LessThan1~0, de0_pulse_gen_top, 1
instance = comp, \PG_6|LessThan1~1 , PG_6|LessThan1~1, de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out~3 , PG_6|pulse_out~3, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[4] , LFSR_32_6|sr[4], de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out~2 , PG_6|pulse_out~2, de0_pulse_gen_top, 1
instance = comp, \PG_6|LessThan0~0 , PG_6|LessThan0~0, de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out~4 , PG_6|pulse_out~4, de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out~0 , PG_6|pulse_out~0, de0_pulse_gen_top, 1
instance = comp, \LFSR_32_6|sr[25]~DUPLICATE , LFSR_32_6|sr[25]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out~5 , PG_6|pulse_out~5, de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out~1 , PG_6|pulse_out~1, de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out~6 , PG_6|pulse_out~6, de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out~10 , PG_6|pulse_out~10, de0_pulse_gen_top, 1
instance = comp, \PG_6|pulse_out , PG_6|pulse_out, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[9]~0 , pulse_cnt_6[9]~0, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[0] , pulse_cnt_6[0], de0_pulse_gen_top, 1
instance = comp, \Add6~37 , Add6~37, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[1] , pulse_cnt_6[1], de0_pulse_gen_top, 1
instance = comp, \Add6~33 , Add6~33, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[2] , pulse_cnt_6[2], de0_pulse_gen_top, 1
instance = comp, \Add6~29 , Add6~29, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[3] , pulse_cnt_6[3], de0_pulse_gen_top, 1
instance = comp, \Add6~25 , Add6~25, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[4] , pulse_cnt_6[4], de0_pulse_gen_top, 1
instance = comp, \Add6~21 , Add6~21, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[5] , pulse_cnt_6[5], de0_pulse_gen_top, 1
instance = comp, \Add6~17 , Add6~17, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[6] , pulse_cnt_6[6], de0_pulse_gen_top, 1
instance = comp, \Add6~13 , Add6~13, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[7] , pulse_cnt_6[7], de0_pulse_gen_top, 1
instance = comp, \Add6~9 , Add6~9, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[8] , pulse_cnt_6[8], de0_pulse_gen_top, 1
instance = comp, \Add6~1 , Add6~1, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[9] , pulse_cnt_6[9], de0_pulse_gen_top, 1
instance = comp, \Add6~5 , Add6~5, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[10] , pulse_cnt_6[10], de0_pulse_gen_top, 1
instance = comp, \Add6~53 , Add6~53, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[11] , pulse_cnt_6[11], de0_pulse_gen_top, 1
instance = comp, \Add6~49 , Add6~49, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[12] , pulse_cnt_6[12], de0_pulse_gen_top, 1
instance = comp, \Add6~121 , Add6~121, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[13] , pulse_cnt_6[13], de0_pulse_gen_top, 1
instance = comp, \Add6~117 , Add6~117, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[14] , pulse_cnt_6[14], de0_pulse_gen_top, 1
instance = comp, \Add6~113 , Add6~113, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[15] , pulse_cnt_6[15], de0_pulse_gen_top, 1
instance = comp, \Add6~109 , Add6~109, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[16] , pulse_cnt_6[16], de0_pulse_gen_top, 1
instance = comp, \Add6~105 , Add6~105, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[17] , pulse_cnt_6[17], de0_pulse_gen_top, 1
instance = comp, \Add6~101 , Add6~101, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[18] , pulse_cnt_6[18], de0_pulse_gen_top, 1
instance = comp, \Add6~97 , Add6~97, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[19] , pulse_cnt_6[19], de0_pulse_gen_top, 1
instance = comp, \Add6~45 , Add6~45, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[20] , pulse_cnt_6[20], de0_pulse_gen_top, 1
instance = comp, \Add6~93 , Add6~93, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[21] , pulse_cnt_6[21], de0_pulse_gen_top, 1
instance = comp, \Add6~125 , Add6~125, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[22] , pulse_cnt_6[22], de0_pulse_gen_top, 1
instance = comp, \Equal6~5 , Equal6~5, de0_pulse_gen_top, 1
instance = comp, \Equal6~4 , Equal6~4, de0_pulse_gen_top, 1
instance = comp, \Add6~57 , Add6~57, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[23] , pulse_cnt_6[23], de0_pulse_gen_top, 1
instance = comp, \Add6~61 , Add6~61, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[24] , pulse_cnt_6[24], de0_pulse_gen_top, 1
instance = comp, \Add6~65 , Add6~65, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[25] , pulse_cnt_6[25], de0_pulse_gen_top, 1
instance = comp, \Add6~69 , Add6~69, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[26] , pulse_cnt_6[26], de0_pulse_gen_top, 1
instance = comp, \Equal6~2 , Equal6~2, de0_pulse_gen_top, 1
instance = comp, \Equal6~0 , Equal6~0, de0_pulse_gen_top, 1
instance = comp, \Equal6~1 , Equal6~1, de0_pulse_gen_top, 1
instance = comp, \Add6~73 , Add6~73, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[27] , pulse_cnt_6[27], de0_pulse_gen_top, 1
instance = comp, \Add6~77 , Add6~77, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[28] , pulse_cnt_6[28], de0_pulse_gen_top, 1
instance = comp, \Add6~81 , Add6~81, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[29] , pulse_cnt_6[29], de0_pulse_gen_top, 1
instance = comp, \Add6~85 , Add6~85, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[30] , pulse_cnt_6[30], de0_pulse_gen_top, 1
instance = comp, \Add6~89 , Add6~89, de0_pulse_gen_top, 1
instance = comp, \pulse_cnt_6[31] , pulse_cnt_6[31], de0_pulse_gen_top, 1
instance = comp, \Equal6~3 , Equal6~3, de0_pulse_gen_top, 1
instance = comp, \Equal6~6 , Equal6~6, de0_pulse_gen_top, 1
instance = comp, \GPIO_1~78 , GPIO_1~78, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|launch_cnt[1]~DUPLICATE , RS232_SER_0|launch_cnt[1]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector4~0 , RS232_SER_0|Selector4~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|launch_cnt[3] , RS232_SER_0|launch_cnt[3], de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector3~0 , RS232_SER_0|Selector3~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|launch_cnt[4] , RS232_SER_0|launch_cnt[4], de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector7~0 , RS232_SER_0|Selector7~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|launch_cnt[0] , RS232_SER_0|launch_cnt[0], de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector6~0 , RS232_SER_0|Selector6~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|launch_cnt[1] , RS232_SER_0|launch_cnt[1], de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector5~0 , RS232_SER_0|Selector5~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|launch_cnt[2] , RS232_SER_0|launch_cnt[2], de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Equal0~0 , RS232_SER_0|Equal0~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector9~3 , RS232_SER_0|Selector9~3, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|tx_fifo_rd_en , RS232_SER_0|tx_fifo_rd_en, de0_pulse_gen_top, 1
instance = comp, \FCR_0|SYNC1|ff[0] , FCR_0|SYNC1|ff[0], de0_pulse_gen_top, 1
instance = comp, \FCR_0|SYNC1|ff[1] , FCR_0|SYNC1|ff[1], de0_pulse_gen_top, 1
instance = comp, \FCR_0|NEDGE1|ff , FCR_0|NEDGE1|ff, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_byte_req~0 , FCR_0|rsp_byte_req~0, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|SYNC0|ff[0] , RS232_DES_0|SYNC0|ff[0], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|SYNC0|ff[1] , RS232_DES_0|SYNC0|ff[1], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|NEDGE0|ff , RS232_DES_0|NEDGE0|ff, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector8~2 , RS232_DES_0|Selector8~2, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector3~0 , RS232_DES_0|Selector3~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|latch_cnt[1] , RS232_DES_0|latch_cnt[1], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector2~0 , RS232_DES_0|Selector2~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|latch_cnt[2] , RS232_DES_0|latch_cnt[2], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector9~1 , RS232_DES_0|Selector9~1, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|latch_cnt[2]~DUPLICATE , RS232_DES_0|latch_cnt[2]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector9~0 , RS232_DES_0|Selector9~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|fsm.S_STOP~DUPLICATE , RS232_DES_0|fsm.S_STOP~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|fsm.S_SHIFT , RS232_DES_0|fsm.S_SHIFT, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector7~1 , RS232_DES_0|Selector7~1, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|shift_cnt[0] , RS232_DES_0|shift_cnt[0], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector6~0 , RS232_DES_0|Selector6~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|shift_cnt[1] , RS232_DES_0|shift_cnt[1], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Add1~0 , RS232_DES_0|Add1~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector5~0 , RS232_DES_0|Selector5~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|shift_cnt[2] , RS232_DES_0|shift_cnt[2], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector8~1 , RS232_DES_0|Selector8~1, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector9~2 , RS232_DES_0|Selector9~2, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|fsm.S_START , RS232_DES_0|fsm.S_START, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|latch_cnt[3]~0 , RS232_DES_0|latch_cnt[3]~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector1~0 , RS232_DES_0|Selector1~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|latch_cnt[3] , RS232_DES_0|latch_cnt[3], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Add0~0 , RS232_DES_0|Add0~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector0~0 , RS232_DES_0|Selector0~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|latch_cnt[4] , RS232_DES_0|latch_cnt[4], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector8~0 , RS232_DES_0|Selector8~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|fsm.S_STOP~0 , RS232_DES_0|fsm.S_STOP~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|fsm.S_STOP , RS232_DES_0|fsm.S_STOP, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector8~3 , RS232_DES_0|Selector8~3, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|fsm.00 , RS232_DES_0|fsm.00, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector4~0 , RS232_DES_0|Selector4~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|latch_cnt[0] , RS232_DES_0|latch_cnt[0], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Equal2~0 , RS232_DES_0|Equal2~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector10~0 , RS232_DES_0|Selector10~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|fsm.S_SHIFT~DUPLICATE , RS232_DES_0|fsm.S_SHIFT~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|Selector7~0 , RS232_DES_0|Selector7~0, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[7] , RS232_DES_0|rx_fifo_data[7], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[6] , RS232_DES_0|rx_fifo_data[6], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[5] , RS232_DES_0|rx_fifo_data[5], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[4] , RS232_DES_0|rx_fifo_data[4], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[3] , RS232_DES_0|rx_fifo_data[3], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[2] , RS232_DES_0|rx_fifo_data[2], de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[2]~DUPLICATE , FCR_0|byte_in[2]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[1]~DUPLICATE , RS232_DES_0|rx_fifo_data[1]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[1]~feeder , FCR_0|byte_in[1]~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[1]~DUPLICATE , FCR_0|byte_in[1]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[3]~DUPLICATE , RS232_DES_0|rx_fifo_data[3]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[3] , FCR_0|byte_in[3], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[1] , RS232_DES_0|rx_fifo_data[1], de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_data[0] , RS232_DES_0|rx_fifo_data[0], de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[0]~DUPLICATE , FCR_0|byte_in[0]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|WideOr1~0 , FCR_0|WideOr1~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[5]~feeder , FCR_0|byte_in[5]~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[5]~DUPLICATE , FCR_0|byte_in[5]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[4] , FCR_0|byte_in[4], de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[6] , FCR_0|byte_in[6], de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[7] , FCR_0|byte_in[7], de0_pulse_gen_top, 1
instance = comp, \FCR_0|WideOr1~1 , FCR_0|WideOr1~1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state~42 , FCR_0|parse_state~42, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_PARAM , FCR_0|parse_state.S_PARSE_PARAM, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_ADR_5~feeder , FCR_0|parse_state.S_PARSE_ADR_5~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_ADR_5 , FCR_0|parse_state.S_PARSE_ADR_5, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_ADR_4 , FCR_0|parse_state.S_PARSE_ADR_4, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_ADR_3 , FCR_0|parse_state.S_PARSE_ADR_3, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_ADR_2 , FCR_0|parse_state.S_PARSE_ADR_2, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_ADR_1~feeder , FCR_0|parse_state.S_PARSE_ADR_1~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_ADR_1 , FCR_0|parse_state.S_PARSE_ADR_1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_ADR_0 , FCR_0|parse_state.S_PARSE_ADR_0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_8 , FCR_0|parse_state.S_PARSE_DATA_8, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_7 , FCR_0|parse_state.S_PARSE_DATA_7, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_6 , FCR_0|parse_state.S_PARSE_DATA_6, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_5 , FCR_0|parse_state.S_PARSE_DATA_5, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_4 , FCR_0|parse_state.S_PARSE_DATA_4, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_3~feeder , FCR_0|parse_state.S_PARSE_DATA_3~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_3 , FCR_0|parse_state.S_PARSE_DATA_3, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_2~feeder , FCR_0|parse_state.S_PARSE_DATA_2~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_2 , FCR_0|parse_state.S_PARSE_DATA_2, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_1 , FCR_0|parse_state.S_PARSE_DATA_1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.S_PARSE_DATA_0 , FCR_0|parse_state.S_PARSE_DATA_0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector30~0 , FCR_0|Selector30~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_state.00000 , FCR_0|parse_state.00000, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_done~0 , FCR_0|parse_done~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_done , FCR_0|parse_done, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector49~0 , FCR_0|Selector49~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|PEDGE0|ff , FCR_0|PEDGE0|ff, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|always0~1 , RS232_DES_0|always0~1, de0_pulse_gen_top, 1
instance = comp, \RS232_DES_0|rx_fifo_wr_en , RS232_DES_0|rx_fifo_wr_en, de0_pulse_gen_top, 1
instance = comp, \PEDGE_REQ_0|PEDGE_0|ff , PEDGE_REQ_0|PEDGE_0|ff, de0_pulse_gen_top, 1
instance = comp, \PEDGE_REQ_0|NEDGE_0|ff , PEDGE_REQ_0|NEDGE_0|ff, de0_pulse_gen_top, 1
instance = comp, \PEDGE_REQ_0|fsm~0 , PEDGE_REQ_0|fsm~0, de0_pulse_gen_top, 1
instance = comp, \PEDGE_REQ_0|fsm , PEDGE_REQ_0|fsm, de0_pulse_gen_top, 1
instance = comp, \PEDGE_REQ_0|req~0 , PEDGE_REQ_0|req~0, de0_pulse_gen_top, 1
instance = comp, \PEDGE_REQ_0|req , PEDGE_REQ_0|req, de0_pulse_gen_top, 1
instance = comp, \FCR_0|SYNC0|ff[0] , FCR_0|SYNC0|ff[0], de0_pulse_gen_top, 1
instance = comp, \FCR_0|SYNC0|ff[1] , FCR_0|SYNC0|ff[1], de0_pulse_gen_top, 1
instance = comp, \FCR_0|exe_state.S_EXE_DONE~DUPLICATE , FCR_0|exe_state.S_EXE_DONE~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector28~0 , FCR_0|Selector28~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|exe_state.000000 , FCR_0|exe_state.000000, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector29~0 , FCR_0|Selector29~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[7]~0 , FCR_0|act[7]~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[4] , FCR_0|act[4], de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[5] , FCR_0|byte_in[5], de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[5] , FCR_0|act[5], de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[3] , FCR_0|act[3], de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[7] , FCR_0|act[7], de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[2] , FCR_0|byte_in[2], de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[2] , FCR_0|act[2], de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[6]~feeder , FCR_0|act[6]~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[6] , FCR_0|act[6], de0_pulse_gen_top, 1
instance = comp, \FCR_0|exe_state~17 , FCR_0|exe_state~17, de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[1] , FCR_0|byte_in[1], de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[7]~0 , FCR_0|param[7]~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[1] , FCR_0|param[1], de0_pulse_gen_top, 1
instance = comp, \FCR_0|byte_in[0] , FCR_0|byte_in[0], de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[0] , FCR_0|param[0], de0_pulse_gen_top, 1
instance = comp, \FCR_0|Equal0~1 , FCR_0|Equal0~1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[1] , FCR_0|act[1], de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[0]~DUPLICATE , FCR_0|act[0]~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[6]~feeder , FCR_0|param[6]~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[6] , FCR_0|param[6], de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[5] , FCR_0|param[5], de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[4] , FCR_0|param[4], de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[3] , FCR_0|param[3], de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[2] , FCR_0|param[2], de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[7]~feeder , FCR_0|param[7]~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|param[7] , FCR_0|param[7], de0_pulse_gen_top, 1
instance = comp, \FCR_0|Equal0~0 , FCR_0|Equal0~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|exe_state~19 , FCR_0|exe_state~19, de0_pulse_gen_top, 1
instance = comp, \FCR_0|exe_state.S_EXE_GET_VNUM , FCR_0|exe_state.S_EXE_GET_VNUM, de0_pulse_gen_top, 1
instance = comp, \FCR_0|act[0] , FCR_0|act[0], de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector27~0 , FCR_0|Selector27~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|exe_state~18 , FCR_0|exe_state~18, de0_pulse_gen_top, 1
instance = comp, \FCR_0|exe_state.S_EXE_NOP , FCR_0|exe_state.S_EXE_NOP, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector29~1 , FCR_0|Selector29~1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|exe_state.S_EXE_DONE , FCR_0|exe_state.S_EXE_DONE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector47~0 , FCR_0|Selector47~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|cmd_state.000~0 , FCR_0|cmd_state.000~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|cmd_state.000 , FCR_0|cmd_state.000, de0_pulse_gen_top, 1
instance = comp, \FCR_0|comb~1 , FCR_0|comb~1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector48~0 , FCR_0|Selector48~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|cmd_state.S_CMD_PARSE , FCR_0|cmd_state.S_CMD_PARSE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|always2~1 , FCR_0|always2~1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|cmd_byte_ack , FCR_0|cmd_byte_ack, de0_pulse_gen_top, 1
instance = comp, \FCR_0|NEDGE0|ff , FCR_0|NEDGE0|ff, de0_pulse_gen_top, 1
instance = comp, \FCR_0|NEDGE0|y , FCR_0|NEDGE0|y, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_err~0 , FCR_0|parse_err~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|parse_err , FCR_0|parse_err, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector49~1 , FCR_0|Selector49~1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|cmd_state.S_CMD_EXE , FCR_0|cmd_state.S_CMD_EXE, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector50~0 , FCR_0|Selector50~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|cmd_state.S_CMD_RSP , FCR_0|cmd_state.S_CMD_RSP, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector2~0 , FCR_0|Selector2~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_ACT , FCR_0|rsp_state.S_RSP_ACT, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_PARAM~feeder , FCR_0|rsp_state.S_RSP_PARAM~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|NEDGE1|y , FCR_0|NEDGE1|y, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_PARAM , FCR_0|rsp_state.S_RSP_PARAM, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_ADR_5~feeder , FCR_0|rsp_state.S_RSP_ADR_5~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_ADR_5 , FCR_0|rsp_state.S_RSP_ADR_5, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_ADR_4 , FCR_0|rsp_state.S_RSP_ADR_4, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_ADR_3 , FCR_0|rsp_state.S_RSP_ADR_3, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_ADR_2 , FCR_0|rsp_state.S_RSP_ADR_2, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_ADR_1 , FCR_0|rsp_state.S_RSP_ADR_1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_ADR_0 , FCR_0|rsp_state.S_RSP_ADR_0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_8~feeder , FCR_0|rsp_state.S_RSP_DATA_8~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_8 , FCR_0|rsp_state.S_RSP_DATA_8, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_7 , FCR_0|rsp_state.S_RSP_DATA_7, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_6 , FCR_0|rsp_state.S_RSP_DATA_6, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_5 , FCR_0|rsp_state.S_RSP_DATA_5, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_4~feeder , FCR_0|rsp_state.S_RSP_DATA_4~feeder, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_4 , FCR_0|rsp_state.S_RSP_DATA_4, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_3 , FCR_0|rsp_state.S_RSP_DATA_3, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_2 , FCR_0|rsp_state.S_RSP_DATA_2, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_1 , FCR_0|rsp_state.S_RSP_DATA_1, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.S_RSP_DATA_0 , FCR_0|rsp_state.S_RSP_DATA_0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|Selector1~0 , FCR_0|Selector1~0, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_state.00000 , FCR_0|rsp_state.00000, de0_pulse_gen_top, 1
instance = comp, \FCR_0|rsp_byte_req , FCR_0|rsp_byte_req, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|fsm.S_STOP , RS232_SER_0|fsm.S_STOP, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|fsm.S_SHIFT , RS232_SER_0|fsm.S_SHIFT, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector2~0 , RS232_SER_0|Selector2~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|shift_cnt[0] , RS232_SER_0|shift_cnt[0], de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector1~0 , RS232_SER_0|Selector1~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|shift_cnt[1] , RS232_SER_0|shift_cnt[1], de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Add1~0 , RS232_SER_0|Add1~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector0~0 , RS232_SER_0|Selector0~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|shift_cnt[2] , RS232_SER_0|shift_cnt[2], de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|always1~0 , RS232_SER_0|always1~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector9~2 , RS232_SER_0|Selector9~2, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|fsm.S_START , RS232_SER_0|fsm.S_START, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector10~0 , RS232_SER_0|Selector10~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|fsm.S_SHIFT~DUPLICATE , RS232_SER_0|fsm.S_SHIFT~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector11~0 , RS232_SER_0|Selector11~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|fsm.S_STOP~DUPLICATE , RS232_SER_0|fsm.S_STOP~DUPLICATE, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector8~2 , RS232_SER_0|Selector8~2, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|fsm.00 , RS232_SER_0|fsm.00, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|Selector12~0 , RS232_SER_0|Selector12~0, de0_pulse_gen_top, 1
instance = comp, \RS232_SER_0|tx , RS232_SER_0|tx, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~65 , CONFIG_IND_0|Add0~65, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Equal0~1 , CONFIG_IND_0|Equal0~1, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Equal0~0 , CONFIG_IND_0|Equal0~0, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~1 , CONFIG_IND_0|Add0~1, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~53 , CONFIG_IND_0|Add0~53, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[23] , CONFIG_IND_0|count[23], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~61 , CONFIG_IND_0|Add0~61, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[24] , CONFIG_IND_0|count[24], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Equal0~2 , CONFIG_IND_0|Equal0~2, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Equal0~3 , CONFIG_IND_0|Equal0~3, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Equal0~4 , CONFIG_IND_0|Equal0~4, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[0] , CONFIG_IND_0|count[0], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~69 , CONFIG_IND_0|Add0~69, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[1] , CONFIG_IND_0|count[1], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~73 , CONFIG_IND_0|Add0~73, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[2] , CONFIG_IND_0|count[2], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~77 , CONFIG_IND_0|Add0~77, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[3] , CONFIG_IND_0|count[3], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~81 , CONFIG_IND_0|Add0~81, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[4] , CONFIG_IND_0|count[4], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~85 , CONFIG_IND_0|Add0~85, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[5] , CONFIG_IND_0|count[5], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~89 , CONFIG_IND_0|Add0~89, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[6] , CONFIG_IND_0|count[6], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~93 , CONFIG_IND_0|Add0~93, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[7] , CONFIG_IND_0|count[7], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~97 , CONFIG_IND_0|Add0~97, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[8] , CONFIG_IND_0|count[8], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~29 , CONFIG_IND_0|Add0~29, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[9] , CONFIG_IND_0|count[9], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~57 , CONFIG_IND_0|Add0~57, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[10] , CONFIG_IND_0|count[10], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~33 , CONFIG_IND_0|Add0~33, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[11] , CONFIG_IND_0|count[11], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~37 , CONFIG_IND_0|Add0~37, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[12] , CONFIG_IND_0|count[12], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~41 , CONFIG_IND_0|Add0~41, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[13] , CONFIG_IND_0|count[13], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~45 , CONFIG_IND_0|Add0~45, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[14] , CONFIG_IND_0|count[14], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~49 , CONFIG_IND_0|Add0~49, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[15] , CONFIG_IND_0|count[15], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~5 , CONFIG_IND_0|Add0~5, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[16] , CONFIG_IND_0|count[16], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~9 , CONFIG_IND_0|Add0~9, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[17] , CONFIG_IND_0|count[17], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~13 , CONFIG_IND_0|Add0~13, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[18] , CONFIG_IND_0|count[18], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~17 , CONFIG_IND_0|Add0~17, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[19] , CONFIG_IND_0|count[19], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~21 , CONFIG_IND_0|Add0~21, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[20] , CONFIG_IND_0|count[20], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|Add0~25 , CONFIG_IND_0|Add0~25, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[21] , CONFIG_IND_0|count[21], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|count[22] , CONFIG_IND_0|count[22], de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|blink_configed~0 , CONFIG_IND_0|blink_configed~0, de0_pulse_gen_top, 1
instance = comp, \CONFIG_IND_0|blink_configed , CONFIG_IND_0|blink_configed, de0_pulse_gen_top, 1
instance = comp, \LEDR~0 , LEDR~0, de0_pulse_gen_top, 1
instance = comp, \LEDR~1 , LEDR~1, de0_pulse_gen_top, 1
instance = comp, \CLOCK2_50~input , CLOCK2_50~input, de0_pulse_gen_top, 1
instance = comp, \CLOCK3_50~input , CLOCK3_50~input, de0_pulse_gen_top, 1
instance = comp, \KEY[3]~input , KEY[3]~input, de0_pulse_gen_top, 1
instance = comp, \RESET_N~input , RESET_N~input, de0_pulse_gen_top, 1
instance = comp, \SW[0]~input , SW[0]~input, de0_pulse_gen_top, 1
instance = comp, \SW[1]~input , SW[1]~input, de0_pulse_gen_top, 1
instance = comp, \SW[2]~input , SW[2]~input, de0_pulse_gen_top, 1
instance = comp, \SW[3]~input , SW[3]~input, de0_pulse_gen_top, 1
instance = comp, \SW[4]~input , SW[4]~input, de0_pulse_gen_top, 1
instance = comp, \SW[5]~input , SW[5]~input, de0_pulse_gen_top, 1
instance = comp, \SW[6]~input , SW[6]~input, de0_pulse_gen_top, 1
instance = comp, \SW[7]~input , SW[7]~input, de0_pulse_gen_top, 1
instance = comp, \SW[8]~input , SW[8]~input, de0_pulse_gen_top, 1
instance = comp, \SW[9]~input , SW[9]~input, de0_pulse_gen_top, 1
instance = comp, \CLOCK4_50~input , CLOCK4_50~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, de0_pulse_gen_top, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, de0_pulse_gen_top, 1
instance = comp, \PS2_CLK~input , PS2_CLK~input, de0_pulse_gen_top, 1
instance = comp, \PS2_CLK2~input , PS2_CLK2~input, de0_pulse_gen_top, 1
instance = comp, \PS2_DAT~input , PS2_DAT~input, de0_pulse_gen_top, 1
instance = comp, \PS2_DAT2~input , PS2_DAT2~input, de0_pulse_gen_top, 1
instance = comp, \SD_CMD~input , SD_CMD~input, de0_pulse_gen_top, 1
instance = comp, \SD_DATA[0]~input , SD_DATA[0]~input, de0_pulse_gen_top, 1
instance = comp, \SD_DATA[1]~input , SD_DATA[1]~input, de0_pulse_gen_top, 1
instance = comp, \SD_DATA[2]~input , SD_DATA[2]~input, de0_pulse_gen_top, 1
instance = comp, \SD_DATA[3]~input , SD_DATA[3]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, de0_pulse_gen_top, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, de0_pulse_gen_top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, de0_pulse_gen_top, 1
