#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jun 13 12:05:05 2016
# Process ID: 9188
# Current directory: /home/node003/work/proj/spiral/dma
# Command line: vivado
# Log file: /home/node003/work/proj/spiral/dma/vivado.log
# Journal file: /home/node003/work/proj/spiral/dma/vivado.jou
#-----------------------------------------------------------
start_gui
create_project fft_dma /home/node003/work/proj/spiral/dma/fft_dma -part xc7z045ffg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
set_property board_part xilinx.com:zc706:part0:1.2 [current_project]
create_bd_design "design_1"
Wrote  : </home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd> 
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
</axi_dma_0/S_AXI_LITE/Reg> is being mapped into </processing_system7_0/Data> at <0x40400000 [ 64K ]>
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_SG" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_SG> at <0x00000000 [ 1G ]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_SG" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]'
INFO: [Common 17-17] undo 'startgroup'
undo: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5968.801 ; gain = 0.000 ; free physical = 25203 ; free virtual = 62375
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 1G ]>
undo
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]'
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_MM2S> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_S2MM> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_SG]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </axi_dma_0/Data_SG> at <0x00000000 [ 1G ]>
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd> 
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axi_dma_0/axi_resetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk]
startgroup
set_property -dict [list CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
set_property location {3 763 -806} [get_bd_cells axi_dma_0]
set_property location {4 1108 -723} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6074.918 ; gain = 0.000 ; free physical = 25107 ; free virtual = 62293
regenerate_bd_layout
save_bd_design
Wrote  : </home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'design_1_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xbar_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_axis_data_fifo_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'design_1_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'design_1_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
Exporting to file /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
ERROR: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1
[Mon Jun 13 12:29:03 2016] Launched synth_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.runs/synth_1/runme.log
[Mon Jun 13 12:29:03 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/.Xil/Vivado-9188-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/.Xil/Vivado-9188-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/.Xil/Vivado-9188-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/.Xil/Vivado-9188-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.91 . Memory (MB): peak = 6434.180 ; gain = 0.000 ; free physical = 24650 ; free virtual = 61918
Restored from archive | CPU: 0.930000 secs | Memory: 9.670517 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.91 . Memory (MB): peak = 6434.180 ; gain = 0.000 ; free physical = 24650 ; free virtual = 61918
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 6591.035 ; gain = 256.898 ; free physical = 24506 ; free virtual = 61760
ERROR: [Vivado 12-4392] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
ERROR: [Vivado 12-4392] The hardware handoff file(.sysdef) does not exist. It may not have generated because 
 1. Bitstream might nothave generated. Generate bitstream and export otherwise do not include bitstream in export. 
 2. There are no IPI design hardware handoff files. Check the log messages for more details 
launch_runs impl_1 -to_step write_bitstream
[Mon Jun 13 12:50:50 2016] Launched impl_1...
Run output will be captured here: /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.runs/impl_1/runme.log
file mkdir /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk
file copy -force /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.runs/impl_1/design_1_wrapper.sysdef /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk -hwspec /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk -hwspec /home/node003/work/proj/spiral/dma/fft_dma/fft_dma.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {/home/node003/work/proj/spiral/dma/fft_dma/fft_dma.srcs/sources_1/bd/design_1/design_1.bd}
create_project project_1 /home/node003/work/proj/spiral/dma/project_1 -part xc7z045ffg900-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
set_property board_part xilinx.com:zc706:part0:1.2 [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user axi_fft 1.0 -dir /home/node003/work/proj/spiral/dma/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type full [ipx::find_open_core user.org:user:axi_fft:1.0]
add_peripheral_interface M00_AXI -interface_mode master -axi_type full [ipx::find_open_core user.org:user:axi_fft:1.0]
generate_peripheral -driver -bfm_example_design -enable_interrupt -debug_hw_example_design [ipx::find_open_core user.org:user:axi_fft:1.0]
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_BASE_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S00_AXI_mem.OFFSET_BASE_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S00_AXI_mem.OFFSET_BASE_PARAM".
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_HIGH_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S00_AXI_mem.OFFSET_HIGH_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S00_AXI_mem.OFFSET_HIGH_PARAM".
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_BASE_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S_AXI_INTR_reg.OFFSET_BASE_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S_AXI_INTR_reg.OFFSET_BASE_PARAM".
WARNING: [IP_Flow 19-627] AddressBlock Parameter 'OFFSET_HIGH_PARAM': XPath expression failed: Undefined parameter "ADDRBLOCKPARAM_VALUE.S_AXI_INTR_reg.OFFSET_HIGH_PARAM" used in XPATH expression "ADDRBLOCKPARAM_VALUE.S_AXI_INTR_reg.OFFSET_HIGH_PARAM".
write_peripheral [ipx::find_open_core user.org:user:axi_fft:1.0]
set_property  ip_repo_paths  /home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'.
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/node003/work/proj/spiral/dma/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 13 21:21:33 2016...
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 13 21:21:42 2016...
