// Seed: 4055085685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12, id_13, id_14;
endmodule
module module_1 #(
    parameter id_2 = 32'd14,
    parameter id_3 = 32'd68
);
  parameter id_1 = (1);
  logic _id_2;
  ;
  wire _id_3 = id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic [7:0][-1 'b0 : id_2] id_4 = id_4[id_3];
endmodule
