<annotationInfo>
<annotationInfo>
<item  id="19" filename="pooling.cpp" linenumber="25" name="shl_ln25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln25_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="20" filename="pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="21" filename="pooling.cpp" linenumber="10" name="add_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln10_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="24" filename="pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="27" filename="pooling.cpp" linenumber="13" name="icmp_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln13_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="28" filename="pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_294_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="29" filename="pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_302_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="30" filename="pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_fu_310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="31" filename="pooling.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_1_fu_314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="32" filename="pooling.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_2_fu_318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="33" filename="pooling.cpp" linenumber="28" name="xor_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="xor_ln28_fu_326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="34" filename="pooling.cpp" linenumber="16" name="icmp_ln16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln16_fu_332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="35" filename="pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="36" filename="pooling.cpp" linenumber="13" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="38" filename="pooling.cpp" linenumber="35" name="or_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln35_fu_350_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="39" filename="pooling.cpp" linenumber="35" name="select_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln35_fu_356_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="40" filename="pooling.cpp" linenumber="35" name="select_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln35_1_fu_364_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="41" filename="pooling.cpp" linenumber="35" name="tmp" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_fu_372_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="42" filename="pooling.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_fu_380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="43" filename="pooling.cpp" linenumber="25" name="shl_ln25_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln25_1_fu_384_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="44" filename="pooling.cpp" linenumber="35" name="select_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln35_2_fu_390_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="47" filename="pooling.cpp" linenumber="26" name="shl_ln26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln26_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="54" filename="pooling.cpp" linenumber="20" name="icmp_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln20_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="55" filename="pooling.cpp" linenumber="20" name="add_ln20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln20_fu_410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="58" filename="pooling.cpp" linenumber="20" name="mpr" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mpr_fu_416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="61" filename="pooling.cpp" linenumber="23" name="icmp_ln23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln23_fu_422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="62" filename="pooling.cpp" linenumber="28" name="select_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_3_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="63" filename="pooling.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_4_fu_436_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="64" filename="pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_fu_484_p5" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="68" filename="pooling.cpp" linenumber="26" name="j" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="j_fu_444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="69" filename="pooling.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_s_fu_449_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="70" filename="pooling.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_2_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="71" filename="pooling.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_1_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="72" filename="pooling.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_3_fu_466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="81" filename="pooling.cpp" linenumber="28" name="max" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mux_42cud_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="82" filename="pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="83" filename="pooling.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_6_fu_503_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="84" filename="pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="85" filename="pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="86" filename="pooling.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_7_fu_521_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="87" filename="pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_531_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="88" filename="pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="89" filename="pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="90" filename="pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="91" filename="pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="92" filename="pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="93" filename="pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="94" filename="pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="95" filename="pooling.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="96" filename="pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="97" filename="pooling.cpp" linenumber="28" name="max_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_2_fu_583_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="99" filename="pooling.cpp" linenumber="23" name="mpc" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mpc_fu_474_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="102" filename="pooling.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_1_fu_591_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="103" filename="pooling.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="104" filename="pooling.cpp" linenumber="35" name="tmp_10_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_10_cast_fu_599_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="105" filename="pooling.cpp" linenumber="35" name="add_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_1_fu_607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="106" filename="pooling.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_2_fu_612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="110" filename="pooling.cpp" linenumber="16" name="c" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="c_fu_617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="111" filename="pooling.cpp" linenumber="13" name="add_ln13_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln13_1_fu_622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<item  id="112" filename="pooling.cpp" linenumber="13" name="select_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln13_fu_628_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\poolMini"><\/item>
<\/annotationInfo>
</annotationInfo>
