\hypertarget{structALT__SDR__CTL__DRAMDEVWIDTH__s}{}\section{A\+L\+T\+\_\+\+S\+D\+R\+\_\+\+C\+T\+L\+\_\+\+D\+R\+A\+M\+D\+E\+V\+W\+I\+D\+T\+H\+\_\+s Struct Reference}
\label{structALT__SDR__CTL__DRAMDEVWIDTH__s}\index{ALT\_SDR\_CTL\_DRAMDEVWIDTH\_s@{ALT\_SDR\_CTL\_DRAMDEVWIDTH\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMDEVWIDTH__s_a31a9096a9ab2a374e7fd5ab3112dda09}\label{structALT__SDR__CTL__DRAMDEVWIDTH__s_a31a9096a9ab2a374e7fd5ab3112dda09}} 
uint32\+\_\+t {\bfseries devwidth}\+: 4
\item 
\mbox{\Hypertarget{structALT__SDR__CTL__DRAMDEVWIDTH__s_af3876b5df107f16c2586c7ba9aa60bec}\label{structALT__SDR__CTL__DRAMDEVWIDTH__s_af3876b5df107f16c2586c7ba9aa60bec}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 28
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__sdr_8h}{alt\+\_\+sdr.\+h}}\end{DoxyCompactItemize}
