// Seed: 1262807010
module module_0 (
    input wire id_0,
    output uwire void id_1,
    output uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wor id_6,
    input wire id_7,
    input tri id_8,
    input tri id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input tri0 id_13
    , id_18 = 1,
    input supply1 id_14,
    output supply1 id_15,
    output supply0 id_16
);
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output wire id_2
    , id_17,
    output wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output wor id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    output wor id_12,
    output tri0 id_13
    , id_18,
    input tri1 id_14,
    output tri id_15
);
  wire id_19, id_20, id_21;
  module_0(
      id_0,
      id_15,
      id_7,
      id_8,
      id_0,
      id_8,
      id_14,
      id_0,
      id_14,
      id_10,
      id_14,
      id_12,
      id_13,
      id_10,
      id_0,
      id_7,
      id_11
  );
endmodule
