// Seed: 1613479521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    output wire id_7,
    output tri0 id_8
    , id_23,
    output tri0 id_9,
    input supply0 id_10,
    output uwire id_11,
    input wand id_12,
    input tri id_13,
    input logic id_14,
    input supply1 id_15,
    input uwire id_16,
    input supply0 id_17
    , id_24,
    output wand id_18,
    output wor id_19,
    output tri1 id_20,
    input supply0 id_21
);
  assign id_8  = 1'b0;
  assign id_19 = (1);
  assign id_18 = 1;
  wire id_25;
  always id_23 <= 1;
  assign id_24 = (id_14);
  module_0(
      id_25, id_25, id_25, id_25, id_25, id_25, id_25, id_25, id_25
  );
  logic id_26 = id_23;
endmodule
