/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  reg [18:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~((celloutsig_1_1z[3] | celloutsig_1_0z) & (celloutsig_1_0z | in_data[161]));
  assign celloutsig_0_5z = celloutsig_0_2z[10:3] && in_data[77:70];
  assign celloutsig_1_6z = { celloutsig_1_1z[6:2], celloutsig_1_1z } && celloutsig_1_3z[13:1];
  assign celloutsig_1_0z = in_data[132:129] < in_data[178:175];
  assign celloutsig_1_3z = { in_data[109:98], celloutsig_1_1z } % { 1'h1, in_data[117:99] };
  assign celloutsig_1_14z = celloutsig_1_1z[6:0] % { 1'h1, celloutsig_1_4z[3:2], celloutsig_1_0z, celloutsig_1_6z, 1'h0, celloutsig_1_8z };
  assign celloutsig_0_4z = - in_data[14:8];
  assign celloutsig_1_4z = - in_data[178:160];
  assign celloutsig_1_18z = ~ celloutsig_1_14z[6:2];
  assign celloutsig_1_8z = | celloutsig_1_3z[13:10];
  assign celloutsig_1_1z = { in_data[143:138], celloutsig_1_0z, celloutsig_1_0z } >>> { in_data[157:151], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[32:20] ^ in_data[91:79];
  assign celloutsig_1_19z = { celloutsig_1_3z[1:0], celloutsig_1_2z } ^ { celloutsig_1_4z[10:9], celloutsig_1_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 19'h00000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = { celloutsig_0_0z[6:1], celloutsig_0_0z };
  assign { out_data[132:128], out_data[98:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
