# myRISC
VHDL implementation of a 16-bit RISC processor targeting the BASYS3 FPGA 

A final project for ENGS128: Advanced Digital Systems Design; Professor Eric Hansen, Spring 2015

By Brett Nicholas and Matthew Metzler

Please refer to Final_Report_engs128_myRISC.pdf for the details.
