

================================================================
== Vivado HLS Report for 'dec2_2stage'
================================================================
* Date:           Tue Apr 13 06:24:31 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_laba_single_block_alg
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.170 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      7|       -|      -|    -|
|Expression       |        -|      0|       0|     80|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        0|      -|     342|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      7|     342|    199|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |dec2_2stage_mac_mbkb_U1  |dec2_2stage_mac_mbkb  | i0 + i1 * i2 |
    |dec2_2stage_mac_mdEe_U3  |dec2_2stage_mac_mdEe  | i0 + i1 * i2 |
    |dec2_2stage_mac_meOg_U4  |dec2_2stage_mac_meOg  | i0 + i1 * i2 |
    |dec2_2stage_mac_mfYi_U5  |dec2_2stage_mac_mfYi  | i0 + i1 * i2 |
    |dec2_2stage_mac_mg8j_U6  |dec2_2stage_mac_mg8j  | i0 + i1 * i2 |
    |dec2_2stage_mac_mhbi_U7  |dec2_2stage_mac_mhbi  | i0 + i1 * i2 |
    |dec2_2stage_mul_mcud_U2  |dec2_2stage_mul_mcud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_299_p2       |     *    |      0|  0|  41|           8|           8|
    |add_ln700_fu_231_p2        |     +    |      0|  0|  10|           2|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_512           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_516           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_520           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_524           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_209_p2       |   icmp   |      0|  0|   8|           2|           2|
    |select_ln13_fu_215_p3      |  select  |      0|  0|   3|           1|           1|
    |select_ln791_fu_223_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln700_1_fu_546_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln700_fu_485_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  80|          22|          25|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |h_V_address0             |  27|          5|    2|         10|
    |h_V_address1             |  27|          5|    2|         10|
    |reg_196                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         17|   14|         41|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |cnt_V                             |   2|   0|    2|          0|
    |cnt_V_2                           |   1|   0|    1|          0|
    |cnt_V_3                           |   1|   0|    1|          0|
    |h_V_load_5_reg_642                |   8|   0|    8|          0|
    |h_V_load_6_reg_698                |   8|   0|    8|          0|
    |h_V_load_7_reg_703                |   8|   0|    8|          0|
    |h_V_load_7_reg_703_pp0_iter2_reg  |   8|   0|    8|          0|
    |mul_ln1118_4_reg_748              |  26|   0|   26|          0|
    |reg_196                           |   8|   0|    8|          0|
    |regs_regs_V_0                     |   8|   0|    8|          0|
    |regs_regs_V_157                   |   8|   0|    8|          0|
    |regs_regs_V_157_load_reg_663      |   8|   0|    8|          0|
    |regs_regs_V_1_0                   |  16|   0|   18|          2|
    |regs_regs_V_1_1                   |  16|   0|   18|          2|
    |regs_regs_V_1_2                   |  16|   0|   18|          2|
    |regs_regs_V_2                     |   8|   0|    8|          0|
    |select_ln791_reg_618              |   2|   0|    2|          0|
    |tmp_2_reg_763                     |  16|   0|   16|          0|
    |tmp_5_reg_787                     |  26|   0|   26|          0|
    |tmp_reg_708                       |  14|   0|   14|          0|
    |trunc_ln708_1_reg_733             |  15|   0|   15|          0|
    |trunc_ln708_5_reg_768             |  25|   0|   25|          0|
    |x_V_read_reg_657                  |   8|   0|    8|          0|
    |y0_int_V                          |  16|   0|   18|          2|
    |select_ln791_reg_618              |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 342|  32|  288|          8|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_done       | out |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  dec2_2stage | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  dec2_2stage | return value |
|x_V           |  in |    8|   ap_none  |      x_V     |    pointer   |
|h_V_address0  | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce0       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0        |  in |    8|  ap_memory |      h_V     |     array    |
|h_V_address1  | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce1       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q1        |  in |    8|  ap_memory |      h_V     |     array    |
|y_V           | out |   28|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld    | out |    1|   ap_vld   |      y_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

