   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4_discovery_audio_codec.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NVIC_SetPriorityGrouping,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_SetPriorityGrouping:
  24              	.LFB93:
  25              		.file 1 "E:\\Desktop\\thundercyer-the-alarm-clock\\CMSIS\\Include/core_cm4.h"
   1:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /**************************************************************************//**
   2:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @file     core_cm4.h
   3:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @version  V2.10
   5:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @date     19. July 2011
   6:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *
   7:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @note
   8:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *
  10:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @par
  11:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *
  15:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * @par
  16:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *
  22:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  23:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if defined ( __ICCARM__ )
  24:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
  26:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  27:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
  28:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  extern "C" {
  29:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
  30:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  31:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  34:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  35:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  37:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   It consists of:
  39:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  40:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      - Cortex-M Core Register Definitions
  41:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      - Cortex-M functions
  42:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      - Cortex-M instructions
  43:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      - Cortex-M SIMD instructions
  44:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  45:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   access to the Cortex-M Core
  47:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
  48:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  49:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   
  52:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  55:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    
  58:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  61:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
  62:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  63:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  64:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*******************************************************************************
  65:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *                 CMSIS definitions
  66:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  67:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - CMSIS version number
  70:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Cortex-M core
  71:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****    - Cortex-M core Revision Number
  72:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
  73:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
  74:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  75:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  76:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  80:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  82:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  83:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if   defined ( __CC_ARM )
  84:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  87:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  88:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  91:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
  92:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  95:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
  96:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
  99:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 100:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 101:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if defined ( __CC_ARM )
 103:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 106:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #else
 107:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 109:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #endif
 110:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #else
 111:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 112:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 113:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 114:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 115:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #if defined __ARMVFP__
 116:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 118:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #else
 119:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 121:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #endif
 122:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #else
 123:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 124:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 125:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 126:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
 127:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 130:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #else
 131:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 133:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #endif
 134:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #else
 135:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 136:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 137:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 138:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
 139:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 141:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 142:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 143:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 148:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 150:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 152:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 155:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* check device defines and use defaults */
 156:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __CM4_REV
 158:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __CM4_REV               0x0000
 159:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 161:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 162:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 163:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __FPU_PRESENT             0
 164:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 166:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 167:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 168:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __MPU_PRESENT             0
 169:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 171:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 172:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 176:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 177:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #endif
 181:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 182:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 183:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
 185:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #else
 187:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 189:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 192:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 194:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 195:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 196:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*******************************************************************************
 197:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *                 Register Abstraction
 198:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
 199:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Core Register contain:
 201:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core Register
 202:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core NVIC Register
 203:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core SCB Register
 204:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core SysTick Register
 205:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core Debug Register
 206:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core MPU Register
 207:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core FPU Register
 208:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** */
 209:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 210:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 214:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 215:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 216:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 218:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef union
 219:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 220:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   struct
 221:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 222:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #else
 225:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 229:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } APSR_Type;
 237:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 238:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 239:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 241:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef union
 242:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 243:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   struct
 244:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 245:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } IPSR_Type;
 250:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 251:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 252:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 254:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef union
 255:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 256:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   struct
 257:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 258:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #else
 262:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 266:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } xPSR_Type;
 276:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 277:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 278:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 280:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef union
 281:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 282:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   struct
 283:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 284:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } CONTROL_Type;
 291:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 292:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 294:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 295:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 299:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 300:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 301:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 303:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 304:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 305:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[24];
 307:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RSERVED1[24];
 309:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[24];
 311:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED3[24];
 313:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED4[56];
 315:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED5[644];
 317:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** }  NVIC_Type;
 319:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 320:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 324:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 326:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 327:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 331:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 332:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 333:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 335:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 336:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 337:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[5];
 357:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } SCB_Type;
 359:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 360:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 361:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 364:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 367:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 370:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 373:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 376:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 380:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 383:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 386:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 389:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 392:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 395:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 398:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 401:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 404:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 407:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 411:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 415:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 418:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 421:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 424:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 427:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 430:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 433:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB System Control Register Definitions */
 434:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 437:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 440:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 443:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 447:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 450:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 453:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 456:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 459:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 462:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 466:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 469:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 472:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 475:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 478:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 481:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 484:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 487:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 490:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 493:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 496:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 499:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 502:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 505:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 509:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 512:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 515:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 519:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 522:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 525:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 529:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 532:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 535:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 538:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 541:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 543:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 544:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 548:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 549:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 550:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 552:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 553:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 554:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 555:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } SCnSCB_Type;
 558:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 559:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 563:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 567:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 570:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 573:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 576:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 579:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 581:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 582:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 586:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 587:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 588:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 590:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 591:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 592:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } SysTick_Type;
 597:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 598:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 602:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 605:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 608:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 611:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 612:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 615:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SysTick Current Register Definitions */
 616:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 619:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 623:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 626:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 629:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 631:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 632:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 636:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 637:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 638:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 640:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 641:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 642:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __O  union
 643:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   {
 644:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[864];
 649:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED1[15];
 651:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[15];
 653:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } ITM_Type;
 655:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 656:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 660:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 664:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 667:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 670:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 673:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 676:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 679:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 682:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 685:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 688:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 690:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 691:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 696:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 697:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 698:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 700:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 701:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 702:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } MPU_Type;
 714:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 715:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Type Register */
 716:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 719:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 722:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 725:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Control Register */
 726:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 729:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 732:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 735:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Region Number Register */
 736:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 739:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Region Base Address Register */
 740:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 743:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 746:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 749:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 753:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 756:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 759:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 762:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 764:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 765:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 766:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 771:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 772:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 773:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 775:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 776:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 777:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 778:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } FPU_Type;
 784:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 785:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Control Register */
 786:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 789:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 792:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 795:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 798:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 801:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 804:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 807:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 810:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 813:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Address Register */
 814:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 817:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 821:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 824:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 827:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 830:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 0 */
 831:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 834:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 837:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 840:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 843:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 846:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 849:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 852:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 855:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 1 */
 856:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 859:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 862:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 865:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 868:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 870:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 871:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 872:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 876:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 877:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 878:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 880:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** typedef struct
 881:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
 882:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** } CoreDebug_Type;
 887:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 888:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Debug Halting Control and Status Register */
 889:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 892:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 895:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 898:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 901:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 904:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 907:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 910:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 913:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 916:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 919:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 922:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 925:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Debug Core Register Selector Register */
 926:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 929:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 932:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 936:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 939:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 942:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 945:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 948:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 951:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 954:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 957:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 960:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 963:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 966:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 969:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 972:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 974:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 975:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
 977:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
 978:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 979:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 987:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 994:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
 998:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
 999:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** #endif
1003:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1004:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*@} */
1005:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1006:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1007:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1008:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /*******************************************************************************
1009:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  *                Hardware Abstraction Layer
1010:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
1011:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Core Function Interface contains:
1013:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core NVIC Functions
1014:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core SysTick Functions
1015:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core Debug Functions
1016:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   - Core Register Access Functions
1017:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** */
1018:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1019:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1020:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1021:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   @{
1025:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
1026:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1027:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** /** \brief  Set Priority Grouping
1028:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1029:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   Only values from 0..7 are used.
1032:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1033:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1035:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****  */
1037:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** {
  26              		.loc 1 1038 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 16
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 85B0     		sub	sp, sp, #20
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 24
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
1039:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t reg_value;
1040:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
  42              		.loc 1 1040 0
  43 0008 7B68     		ldr	r3, [r7, #4]
  44 000a 03F00703 		and	r3, r3, #7
  45 000e FB60     		str	r3, [r7, #12]
1041:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** 
1042:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  46              		.loc 1 1042 0
  47 0010 4FF46D43 		mov	r3, #60672
  48 0014 CEF20003 		movt	r3, 57344
  49 0018 DB68     		ldr	r3, [r3, #12]
  50 001a BB60     		str	r3, [r7, #8]
1043:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
  51              		.loc 1 1043 0
  52 001c BA68     		ldr	r2, [r7, #8]
  53 001e 4FF6FF03 		movw	r3, #63743
  54 0022 1340     		ands	r3, r3, r2
  55 0024 BB60     		str	r3, [r7, #8]
1044:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
  56              		.loc 1 1046 0
  57 0026 FB68     		ldr	r3, [r7, #12]
  58 0028 4FEA0322 		lsl	r2, r3, #8
1045:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  59              		.loc 1 1045 0
  60 002c BB68     		ldr	r3, [r7, #8]
  61 002e 1343     		orrs	r3, r3, r2
1044:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
  62              		.loc 1 1044 0
  63 0030 43F0BE63 		orr	r3, r3, #99614720
  64 0034 43F42023 		orr	r3, r3, #655360
  65 0038 BB60     		str	r3, [r7, #8]
1047:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
  66              		.loc 1 1047 0
  67 003a 4FF46D43 		mov	r3, #60672
  68 003e CEF20003 		movt	r3, 57344
  69 0042 BA68     		ldr	r2, [r7, #8]
  70 0044 DA60     		str	r2, [r3, #12]
1048:E:\Desktop\thundercyer-the-alarm-clock\CMSIS\Include\core_cm4.h **** }
  71              		.loc 1 1048 0
  72 0046 07F11407 		add	r7, r7, #20
  73 004a BD46     		mov	sp, r7
  74 004c 80BC     		pop	{r7}
  75 004e 7047     		bx	lr
  76              		.cfi_endproc
  77              	.LFE93:
  79              		.comm	DMA_InitStructure,60,4
  80              		.comm	AUDIO_MAL_DMA_InitStructure,60,4
  81              		.global	AudioTotalSize
  82              		.section	.data.AudioTotalSize,"aw",%progbits
  83              		.align	2
  86              	AudioTotalSize:
  87 0000 FFFF0000 		.word	65535
  88              		.global	AudioRemSize
  89              		.section	.data.AudioRemSize,"aw",%progbits
  90              		.align	2
  93              	AudioRemSize:
  94 0000 FFFF0000 		.word	65535
  95              		.comm	CurrentPos,4,4
  96              		.global	CODECTimeout
  97              		.section	.data.CODECTimeout,"aw",%progbits
  98              		.align	2
 101              	CODECTimeout:
 102 0000 00C01200 		.word	1228800
 103              		.global	OutputDev
 104              		.section	.bss.OutputDev,"aw",%nobits
 107              	OutputDev:
 108 0000 00       		.space	1
 109              		.global	CurrAudioInterface
 110              		.section	.data.CurrAudioInterface,"aw",%progbits
 111              		.align	2
 114              	CurrAudioInterface:
 115 0000 01000000 		.word	1
 116              		.global	AUDIO_MAL_DMA_CLOCK
 117              		.section	.data.AUDIO_MAL_DMA_CLOCK,"aw",%progbits
 118              		.align	2
 121              	AUDIO_MAL_DMA_CLOCK:
 122 0000 00002000 		.word	2097152
 123              		.global	AUDIO_MAL_DMA_STREAM
 124              		.section	.data.AUDIO_MAL_DMA_STREAM,"aw",%progbits
 125              		.align	2
 128              	AUDIO_MAL_DMA_STREAM:
 129 0000 B8600240 		.word	1073897656
 130              		.global	AUDIO_MAL_DMA_DREG
 131              		.section	.data.AUDIO_MAL_DMA_DREG,"aw",%progbits
 132              		.align	2
 135              	AUDIO_MAL_DMA_DREG:
 136 0000 0C3C0040 		.word	1073757196
 137              		.global	AUDIO_MAL_DMA_CHANNEL
 138              		.section	.bss.AUDIO_MAL_DMA_CHANNEL,"aw",%nobits
 139              		.align	2
 142              	AUDIO_MAL_DMA_CHANNEL:
 143 0000 00000000 		.space	4
 144              		.global	AUDIO_MAL_DMA_IRQ
 145              		.section	.data.AUDIO_MAL_DMA_IRQ,"aw",%progbits
 146              		.align	2
 149              	AUDIO_MAL_DMA_IRQ:
 150 0000 2F000000 		.word	47
 151              		.global	AUDIO_MAL_DMA_FLAG_TC
 152              		.section	.data.AUDIO_MAL_DMA_FLAG_TC,"aw",%progbits
 153              		.align	2
 156              	AUDIO_MAL_DMA_FLAG_TC:
 157 0000 00000028 		.word	671088640
 158              		.global	AUDIO_MAL_DMA_FLAG_HT
 159              		.section	.data.AUDIO_MAL_DMA_FLAG_HT,"aw",%progbits
 160              		.align	2
 163              	AUDIO_MAL_DMA_FLAG_HT:
 164 0000 00000024 		.word	603979776
 165              		.global	AUDIO_MAL_DMA_FLAG_FE
 166              		.section	.data.AUDIO_MAL_DMA_FLAG_FE,"aw",%progbits
 167              		.align	2
 170              	AUDIO_MAL_DMA_FLAG_FE:
 171 0000 00004020 		.word	541065216
 172              		.global	AUDIO_MAL_DMA_FLAG_TE
 173              		.section	.data.AUDIO_MAL_DMA_FLAG_TE,"aw",%progbits
 174              		.align	2
 177              	AUDIO_MAL_DMA_FLAG_TE:
 178 0000 00000022 		.word	570425344
 179              		.global	AUDIO_MAL_DMA_FLAG_DME
 180              		.section	.data.AUDIO_MAL_DMA_FLAG_DME,"aw",%progbits
 181              		.align	2
 184              	AUDIO_MAL_DMA_FLAG_DME:
 185 0000 00000021 		.word	553648128
 186              		.section	.text.EVAL_AUDIO_SetAudioInterface,"ax",%progbits
 187              		.align	2
 188              		.global	EVAL_AUDIO_SetAudioInterface
 189              		.thumb
 190              		.thumb_func
 192              	EVAL_AUDIO_SetAudioInterface:
 193              	.LFB110:
 194              		.file 2 "../STM32F4-Discovery/stm32f4_discovery_audio_codec.c"
   1:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
   2:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   ******************************************************************************
   3:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @file    stm32f4_discovery_audio_codec.c
   4:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @author  MCD Application Team
   5:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @version V1.1.0
   6:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @date    28-October-2011
   7:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief   This file includes the low layer driver for CS43L22 Audio Codec
   8:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          available on STM32F4-Discovery Kit.  
   9:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   ******************************************************************************
  10:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @attention
  11:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *
  12:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  13:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  14:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  15:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  16:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  17:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  18:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *
  19:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  20:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   ******************************************************************************  
  21:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
  22:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  23:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*=================================================================================================
  24:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                              User NOTES
  25:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 1. How To use this driver:
  26:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** --------------------------
  27:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - This driver supports STM32F4xx devices on STM32F4-Discovery Kit.
  28:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  29:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - Configure the options in file stm32f4_discovery_audio_codec.h in the section CONFIGURATION.
  30:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       Refer to the sections 2 and 3 to have more details on the possible configurations.
  31:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  32:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - Call the function EVAL_AUDIO_Init(
  33:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     OutputDevice: physical output mode (OUTPUT_DEVICE_SPEAKER, 
  34:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                  OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_AUTO or 
  35:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                  OUTPUT_DEVICE_BOTH)
  36:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     Volume: initial volume to be set (0 is min (mute), 100 is max (
  37:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     AudioFreq: Audio frequency in Hz (8000, 16000, 22500, 32000 ...
  38:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     this parameter is relative to the audio file/stream type.
  39:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                    )
  40:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       This function configures all the hardware required for the audio application (codec, I2C, I2S
  41:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       GPIOs, DMA and interrupt if needed). This function returns 0 if configuration is OK.
  42:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       if the returned value is different from 0 or the function is stuck then the communication wit
  43:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       the codec (try to un-plug the power or reset device in this case).
  44:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       + OUTPUT_DEVICE_SPEAKER: only speaker will be set as output for the audio stream.
  45:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       + OUTPUT_DEVICE_HEADPHONE: only headphones will be set as output for the audio stream.
  46:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       + OUTPUT_DEVICE_AUTO: Selection of output device is made through external switch (implemented
  47:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****          into the audio jack on the evaluation board). When the Headphone is connected it is used
  48:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****          as output. When the headphone is disconnected from the audio jack, the output is
  49:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****          automatically switched to Speaker.
  50:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       + OUTPUT_DEVICE_BOTH: both Speaker and Headphone are used as outputs for the audio stream
  51:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****          at the same time.
  52:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  53:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - Call the function EVAL_AUDIO_Play(
  54:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                   pBuffer: pointer to the audio data file address
  55:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                   Size: size of the buffer to be sent in Bytes
  56:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                  )
  57:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       to start playing (for the first time) from the audio file/stream.
  58:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  59:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - Call the function EVAL_AUDIO_PauseResume(
  60:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                          Cmd: AUDIO_PAUSE (or 0) to pause playing or AUDIO_RESUME (
  61:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                any value different from 0) to resume playing.
  62:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                          )
  63:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        Note. After calling EVAL_AUDIO_PauseResume() function for pause, only EVAL_AUDIO_PauseResume
  64:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****           for resume (it is not allowed to call EVAL_AUDIO_Play() in this case).
  65:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        Note. This function should be called only when the audio file is played or paused (not stopp
  66:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  67:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - For each mode, you may need to implement the relative callback functions into your code.
  68:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       The Callback functions are named EVAL_AUDIO_XXX_CallBack() and only their prototypes are decl
  69:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       the stm32f4_discovery_audio_codec.h file. (refer to the example for more details on the callb
  70:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  71:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - To Stop playing, to modify the volume level or to mute, use the functions
  72:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        EVAL_AUDIO_Stop(), EVAL_AUDIO_VolumeCtl() and EVAL_AUDIO_Mute().
  73:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  74:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    - The driver API and the callback functions are at the end of the stm32f4_discovery_audio_codec.
  75:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  
  76:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  77:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  Driver architecture:
  78:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  --------------------
  79:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  This driver is composed of three main layers:
  80:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    o High Audio Layer: consists of the function API exported in the stm32f4_discovery_audio_codec.h
  81:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      (EVAL_AUDIO_Init(), EVAL_AUDIO_Play() ...)
  82:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    o Codec Control layer: consists of the functions API controlling the audio codec (CS43L22) and 
  83:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      included as local functions in file stm32f4_discovery_audio_codec.c (Codec_Init(), Codec_Play(
  84:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    o Media Access Layer (MAL): which consists of functions allowing to access the media containing/
  85:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      providing the audio file/stream. These functions are also included as local functions into
  86:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      the stm32f4_discovery_audio_codec.c file (Audio_MAL_Init(), Audio_MAL_Play() ...)
  87:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Each set of functions (layer) may be implemented independently of the others and customized when 
  88:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   needed.    
  89:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  90:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 2. Modes description:
  91:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** ---------------------
  92:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + AUDIO_MAL_MODE_NORMAL : is suitable when the audio file is in a memory location.
  93:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + AUDIO_MAL_MODE_CIRCULAR: is suitable when the audio data are read either from a 
  94:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         memory location or from a device at real time (double buffer could be used).
  95:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
  96:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 3. DMA interrupts description:
  97:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** ------------------------------
  98:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + EVAL_AUDIO_IT_TC_ENABLE: Enable this define to use the DMA end of transfer interrupt.
  99:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         then, a callback should be implemented by user to perform specific actions
 100:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         when the DMA has finished the transfer.
 101:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + EVAL_AUDIO_IT_HT_ENABLE: Enable this define to use the DMA end of half transfer interrupt.
 102:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         then, a callback should be implemented by user to perform specific actions
 103:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         when the DMA has reached the half of the buffer transfer (generally, it is useful 
 104:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         to load the first half of buffer while DMA is loading from the second half).
 105:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      + EVAL_AUDIO_IT_ER_ENABLE: Enable this define to manage the cases of error on DMA transfer.
 106:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 107:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 4. Known Limitations:
 108:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** ---------------------
 109:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    1- When using the Speaker, if the audio file quality is not high enough, the speaker output
 110:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       may produce high and uncomfortable noise level. To avoid this issue, to use speaker
 111:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       output properly, try to increase audio file sampling rate (typically higher than 48KHz).
 112:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       This operation will lead to larger file size.
 113:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    2- Communication with the audio codec (through I2C) may be corrupted if it is interrupted by som
 114:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       user interrupt routines (in this case, interrupts could be disabled just before the start of 
 115:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       communication then re-enabled when it is over). Note that this communication is only done at
 116:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       the configuration phase (EVAL_AUDIO_Init() or EVAL_AUDIO_Stop()) and when Volume control modi
 117:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       performed (EVAL_AUDIO_VolumeCtl() or EVAL_AUDIO_Mute()). When the audio data is played, no co
 118:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       required with the audio codec.
 119:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   3- Parsing of audio file is not implemented (in order to determine audio file properties: Mono/St
 120:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      File size, Audio Frequency, Audio Data header size ...). The configuration is fixed for the gi
 121:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   4- Mono audio streaming is not supported (in order to play mono audio streams, each data should b
 122:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      on the I2S or should be duplicated on the source buffer. Or convert the stream in stereo befor
 123:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   5- Supports only 16-bit audio data size.
 124:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** ===================================================================================================
 125:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 126:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 127:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Includes ------------------------------------------------------------------*/
 128:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #include "stm32f4_discovery_audio_codec.h"
 129:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 130:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @addtogroup Utilities
 131:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 132:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 133:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 134:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @addtogroup STM32F4_DISCOVERY
 135:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 136:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 137:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 138:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @addtogroup STM32F4_DISCOVERY_AUDIO_CODEC
 139:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief       This file includes the low layer driver for CS43L22 Audio Codec
 140:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *              available on STM32F4-Discovery Kit.
 141:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 142:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 143:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 144:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Types
 145:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 146:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 147:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 148:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 149:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 150:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 151:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Defines
 152:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 153:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 154:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 155:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Mask for the bit EN of the I2S CFGR register */
 156:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #define I2S_ENABLE_MASK                 0x0400
 157:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 158:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Delay for the Codec to be correctly reset */
 159:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #define CODEC_RESET_DELAY               0x4FFF
 160:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 161:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Codec audio Standards */
 162:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef I2S_STANDARD_PHILLIPS
 163:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define  CODEC_STANDARD                0x04
 164:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define I2S_STANDARD                   I2S_Standard_Phillips         
 165:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(I2S_STANDARD_MSB)
 166:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define  CODEC_STANDARD                0x00
 167:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define I2S_STANDARD                   I2S_Standard_MSB    
 168:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(I2S_STANDARD_LSB)
 169:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define  CODEC_STANDARD                0x08
 170:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #define I2S_STANDARD                   I2S_Standard_LSB    
 171:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else 
 172:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #error "Error: No audio communication standard selected !"
 173:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* I2S_STANDARD */
 174:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 175:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* The 7 bits Codec address (sent through I2C interface) */
 176:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #define CODEC_ADDRESS                   0x94  /* b00100111 */
 177:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 178:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 179:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 180:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 181:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Macros
 182:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 183:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 184:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 185:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 186:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 187:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 188:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Variables
 189:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 190:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 191:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* This structure is declared global because it is handled by two different functions */
 192:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** DMA_InitTypeDef DMA_InitStructure; 
 193:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** DMA_InitTypeDef AUDIO_MAL_DMA_InitStructure;
 194:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 195:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t AudioTotalSize = 0xFFFF; /* This variable holds the total size of the audio file */
 196:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t AudioRemSize   = 0xFFFF; /* This variable holds the remaining data in audio file */
 197:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint16_t *CurrentPos ;             /* This variable holds the current position of audio pointer */
 198:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 199:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** __IO uint32_t  CODECTimeout = CODEC_LONG_TIMEOUT;   
 200:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** __IO uint8_t OutputDev = 0;
 201:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 202:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 203:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** __IO uint32_t CurrAudioInterface = AUDIO_INTERFACE_I2S; //AUDIO_INTERFACE_DAC
 204:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 205:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 206:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 207:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 208:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Function_Prototypes
 209:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 210:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 211:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 212:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @}
 213:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 214:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 215:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /** @defgroup STM32F4_DISCOVERY_AUDIO_CODEC_Private_Functions
 216:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @{
 217:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */ 
 218:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_IRQHandler(void);
 219:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*-----------------------------------
 220:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                            Audio Codec functions 
 221:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     ------------------------------------------*/
 222:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* High Layer codec functions */
 223:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq);
 224:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_DeInit(void);
 225:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Play(void);
 226:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_PauseResume(uint32_t Cmd);
 227:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Stop(uint32_t Cmd);
 228:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_VolumeCtrl(uint8_t Volume);
 229:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Mute(uint32_t Cmd);
 230:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Low layer codec functions */
 231:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_CtrlInterface_Init(void);
 232:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_CtrlInterface_DeInit(void);
 233:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_AudioInterface_Init(uint32_t AudioFreq);
 234:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_AudioInterface_DeInit(void);
 235:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_Reset(void);
 236:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue);
 237:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_ReadRegister(uint8_t RegisterAddr);
 238:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_GPIO_Init(void);
 239:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Codec_GPIO_DeInit(void);
 240:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Delay(__IO uint32_t nCount);
 241:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*----------------------------------------------------------------------------*/
 242:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 243:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*-----------------------------------
 244:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                    MAL (Media Access Layer) functions 
 245:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                     ------------------------------------------*/
 246:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /* Peripherals configuration functions */
 247:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Audio_MAL_Init(void);
 248:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Audio_MAL_DeInit(void);
 249:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr);
 250:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void     Audio_MAL_Stop(void);
 251:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*----------------------------------------------------------------------------*/
 252:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 253:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  /* DMA Stream definitions */
 254:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_CLOCK    = AUDIO_I2S_DMA_CLOCK;
 255:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  DMA_Stream_TypeDef * AUDIO_MAL_DMA_STREAM   = AUDIO_I2S_DMA_STREAM ;       
 256:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_DREG     = AUDIO_I2S_DMA_DREG;
 257:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_CHANNEL  = AUDIO_I2S_DMA_CHANNEL;
 258:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_IRQ      = AUDIO_I2S_DMA_IRQ  ;
 259:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_TC  = AUDIO_I2S_DMA_FLAG_TC;
 260:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_HT  = AUDIO_I2S_DMA_FLAG_HT;
 261:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_FE  = AUDIO_I2S_DMA_FLAG_FE;
 262:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_TE  = AUDIO_I2S_DMA_FLAG_TE;
 263:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  uint32_t AUDIO_MAL_DMA_FLAG_DME = AUDIO_I2S_DMA_FLAG_DME;
 264:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 265:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 266:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Set the current audio interface (I2S or DAC).
 267:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Interface: AUDIO_INTERFACE_I2S or AUDIO_INTERFACE_DAC
 268:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
 269:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 270:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void EVAL_AUDIO_SetAudioInterface(uint32_t Interface)
 271:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {    
 195              		.loc 2 271 0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 8
 198              		@ frame_needed = 1, uses_anonymous_args = 0
 199              		@ link register save eliminated.
 200 0000 80B4     		push	{r7}
 201              	.LCFI3:
 202              		.cfi_def_cfa_offset 4
 203              		.cfi_offset 7, -4
 204 0002 83B0     		sub	sp, sp, #12
 205              	.LCFI4:
 206              		.cfi_def_cfa_offset 16
 207 0004 00AF     		add	r7, sp, #0
 208              	.LCFI5:
 209              		.cfi_def_cfa_register 7
 210 0006 7860     		str	r0, [r7, #4]
 272:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CurrAudioInterface = Interface;
 211              		.loc 2 272 0
 212 0008 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 213 000c C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 214 0010 7A68     		ldr	r2, [r7, #4]
 215 0012 1A60     		str	r2, [r3, #0]
 273:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 274:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 216              		.loc 2 274 0
 217 0014 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 218 0018 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 219 001c 1B68     		ldr	r3, [r3, #0]
 220 001e 012B     		cmp	r3, #1
 221 0020 4AD1     		bne	.L3
 275:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 276:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DMA Stream definitions */
 277:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_CLOCK    = AUDIO_I2S_DMA_CLOCK;
 222              		.loc 2 277 0
 223 0022 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CLOCK
 224 0026 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CLOCK
 225 002a 4FF40012 		mov	r2, #2097152
 226 002e 1A60     		str	r2, [r3, #0]
 278:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_STREAM   = AUDIO_I2S_DMA_STREAM;        
 227              		.loc 2 278 0
 228 0030 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 229 0034 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 230 0038 46F2B802 		movw	r2, #24760
 231 003c C4F20202 		movt	r2, 16386
 232 0040 1A60     		str	r2, [r3, #0]
 279:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_DREG     = AUDIO_I2S_DMA_DREG;
 233              		.loc 2 279 0
 234 0042 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_DREG
 235 0046 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_DREG
 236 004a 43F60C42 		movw	r2, #15372
 237 004e C4F20002 		movt	r2, 16384
 238 0052 1A60     		str	r2, [r3, #0]
 280:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_CHANNEL  = AUDIO_I2S_DMA_CHANNEL;
 239              		.loc 2 280 0
 240 0054 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CHANNEL
 241 0058 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CHANNEL
 242 005c 4FF00002 		mov	r2, #0
 243 0060 1A60     		str	r2, [r3, #0]
 281:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_IRQ      = AUDIO_I2S_DMA_IRQ  ;
 244              		.loc 2 281 0
 245 0062 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_IRQ
 246 0066 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_IRQ
 247 006a 4FF02F02 		mov	r2, #47
 248 006e 1A60     		str	r2, [r3, #0]
 282:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_TC  = AUDIO_I2S_DMA_FLAG_TC;
 249              		.loc 2 282 0
 250 0070 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 251 0074 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 252 0078 4FF02052 		mov	r2, #671088640
 253 007c 1A60     		str	r2, [r3, #0]
 283:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_HT  = AUDIO_I2S_DMA_FLAG_HT;
 254              		.loc 2 283 0
 255 007e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_HT
 256 0082 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_HT
 257 0086 4FF01052 		mov	r2, #603979776
 258 008a 1A60     		str	r2, [r3, #0]
 284:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_FE  = AUDIO_I2S_DMA_FLAG_FE;
 259              		.loc 2 284 0
 260 008c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_FE
 261 0090 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_FE
 262 0094 4FF00152 		mov	r2, #541065216
 263 0098 1A60     		str	r2, [r3, #0]
 285:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_TE  = AUDIO_I2S_DMA_FLAG_TE;
 264              		.loc 2 285 0
 265 009a 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TE
 266 009e C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TE
 267 00a2 4FF00852 		mov	r2, #570425344
 268 00a6 1A60     		str	r2, [r3, #0]
 286:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_DME = AUDIO_I2S_DMA_FLAG_DME;
 269              		.loc 2 286 0
 270 00a8 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_DME
 271 00ac C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_DME
 272 00b0 4FF00452 		mov	r2, #553648128
 273 00b4 1A60     		str	r2, [r3, #0]
 274 00b6 56E0     		b	.L2
 275              	.L3:
 287:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 288:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else if (Interface == AUDIO_INTERFACE_DAC)
 276              		.loc 2 288 0
 277 00b8 7B68     		ldr	r3, [r7, #4]
 278 00ba 022B     		cmp	r3, #2
 279 00bc 53D1     		bne	.L2
 289:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 290:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DMA Stream definitions */
 291:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_CLOCK    = AUDIO_DAC_DMA_CLOCK;
 280              		.loc 2 291 0
 281 00be 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CLOCK
 282 00c2 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CLOCK
 283 00c6 4FF40012 		mov	r2, #2097152
 284 00ca 1A60     		str	r2, [r3, #0]
 292:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_STREAM   = AUDIO_DAC_DMA_STREAM;        
 285              		.loc 2 292 0
 286 00cc 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 287 00d0 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 288 00d4 46F21002 		movw	r2, #24592
 289 00d8 C4F20202 		movt	r2, 16386
 290 00dc 1A60     		str	r2, [r3, #0]
 293:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_DREG     = AUDIO_DAC_DMA_DREG;
 291              		.loc 2 293 0
 292 00de 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_DREG
 293 00e2 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_DREG
 294 00e6 47F20C42 		movw	r2, #29708
 295 00ea C4F20002 		movt	r2, 16384
 296 00ee 1A60     		str	r2, [r3, #0]
 294:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_CHANNEL  = AUDIO_DAC_DMA_CHANNEL;
 297              		.loc 2 294 0
 298 00f0 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CHANNEL
 299 00f4 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CHANNEL
 300 00f8 4FF00002 		mov	r2, #0
 301 00fc 1A60     		str	r2, [r3, #0]
 295:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_IRQ      = AUDIO_DAC_DMA_IRQ  ;
 302              		.loc 2 295 0
 303 00fe 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_IRQ
 304 0102 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_IRQ
 305 0106 4FF00B02 		mov	r2, #11
 306 010a 1A60     		str	r2, [r3, #0]
 296:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_TC  = AUDIO_DAC_DMA_FLAG_TC;
 307              		.loc 2 296 0
 308 010c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 309 0110 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 310 0114 4FF02002 		mov	r2, #32
 311 0118 C1F20002 		movt	r2, 4096
 312 011c 1A60     		str	r2, [r3, #0]
 297:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_HT  = AUDIO_DAC_DMA_FLAG_HT;
 313              		.loc 2 297 0
 314 011e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_HT
 315 0122 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_HT
 316 0126 4FF01002 		mov	r2, #16
 317 012a C1F20002 		movt	r2, 4096
 318 012e 1A60     		str	r2, [r3, #0]
 298:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_FE  = AUDIO_DAC_DMA_FLAG_FE;
 319              		.loc 2 298 0
 320 0130 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_FE
 321 0134 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_FE
 322 0138 4FF00102 		mov	r2, #1
 323 013c C1F28002 		movt	r2, 4224
 324 0140 1A60     		str	r2, [r3, #0]
 299:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_TE  = AUDIO_DAC_DMA_FLAG_TE;
 325              		.loc 2 299 0
 326 0142 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TE
 327 0146 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TE
 328 014a 4FF00802 		mov	r2, #8
 329 014e C1F20002 		movt	r2, 4096
 330 0152 1A60     		str	r2, [r3, #0]
 300:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AUDIO_MAL_DMA_FLAG_DME = AUDIO_DAC_DMA_FLAG_DME;    
 331              		.loc 2 300 0
 332 0154 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_DME
 333 0158 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_DME
 334 015c 4FF00402 		mov	r2, #4
 335 0160 C1F28002 		movt	r2, 4224
 336 0164 1A60     		str	r2, [r3, #0]
 337              	.L2:
 301:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 302:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 338              		.loc 2 302 0
 339 0166 07F10C07 		add	r7, r7, #12
 340 016a BD46     		mov	sp, r7
 341 016c 80BC     		pop	{r7}
 342 016e 7047     		bx	lr
 343              		.cfi_endproc
 344              	.LFE110:
 346              		.section	.text.EVAL_AUDIO_Init,"ax",%progbits
 347              		.align	2
 348              		.global	EVAL_AUDIO_Init
 349              		.thumb
 350              		.thumb_func
 352              	EVAL_AUDIO_Init:
 353              	.LFB111:
 303:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 304:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 305:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Configure the audio peripherals.
 306:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  OutputDevice: OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 307:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 308:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 309:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  AudioFreq: Audio frequency used to play the audio stream.
 310:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 311:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 312:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
 313:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {    
 354              		.loc 2 313 0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 8
 357              		@ frame_needed = 1, uses_anonymous_args = 0
 358 0000 80B5     		push	{r7, lr}
 359              	.LCFI6:
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 14, -4
 362              		.cfi_offset 7, -8
 363 0002 82B0     		sub	sp, sp, #8
 364              	.LCFI7:
 365              		.cfi_def_cfa_offset 16
 366 0004 00AF     		add	r7, sp, #0
 367              	.LCFI8:
 368              		.cfi_def_cfa_register 7
 369 0006 0B46     		mov	r3, r1
 370 0008 3A60     		str	r2, [r7, #0]
 371 000a 0246     		mov	r2, r0	@ movhi
 372 000c FA80     		strh	r2, [r7, #6]	@ movhi
 373 000e 7B71     		strb	r3, [r7, #5]
 314:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Perform low layer Codec initialization */
 315:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Codec_Init(OutputDevice, VOLUME_CONVERT(Volume), AudioFreq) != 0)
 374              		.loc 2 315 0
 375 0010 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 376 0012 642B     		cmp	r3, #100
 377 0014 11D8     		bhi	.L6
 378              		.loc 2 315 0 is_stmt 0 discriminator 1
 379 0016 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 380 0018 1346     		mov	r3, r2
 381 001a 4FEA0323 		lsl	r3, r3, #8
 382 001e 9A1A     		subs	r2, r3, r2
 383 0020 48F21F53 		movw	r3, #34079
 384 0024 C5F2EB13 		movt	r3, 20971
 385 0028 83FB0213 		smull	r1, r3, r3, r2
 386 002c 4FEA6311 		asr	r1, r3, #5
 387 0030 4FEAE273 		asr	r3, r2, #31
 388 0034 CB1A     		subs	r3, r1, r3
 389 0036 DBB2     		uxtb	r3, r3
 390 0038 01E0     		b	.L7
 391              	.L6:
 392              		.loc 2 315 0 discriminator 2
 393 003a 4FF06403 		mov	r3, #100
 394              	.L7:
 395              		.loc 2 315 0 discriminator 3
 396 003e FA88     		ldrh	r2, [r7, #6]
 397 0040 1046     		mov	r0, r2
 398 0042 1946     		mov	r1, r3
 399 0044 3A68     		ldr	r2, [r7, #0]
 400 0046 FFF7FEFF 		bl	Codec_Init
 401 004a 0346     		mov	r3, r0
 402 004c 002B     		cmp	r3, #0
 403 004e 02D0     		beq	.L8
 316:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 317:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 1;                
 404              		.loc 2 317 0 is_stmt 1
 405 0050 4FF00103 		mov	r3, #1
 406 0054 03E0     		b	.L9
 407              	.L8:
 318:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 319:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
 320:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {    
 321:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* I2S data transfer preparation:
 322:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
 323:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Audio_MAL_Init();
 408              		.loc 2 323 0
 409 0056 FFF7FEFF 		bl	Audio_MAL_Init
 324:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 325:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Return 0 when all operations are OK */
 326:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 0;
 410              		.loc 2 326 0
 411 005a 4FF00003 		mov	r3, #0
 412              	.L9:
 327:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 328:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 413              		.loc 2 328 0
 414 005e 1846     		mov	r0, r3
 415 0060 07F10807 		add	r7, r7, #8
 416 0064 BD46     		mov	sp, r7
 417 0066 80BD     		pop	{r7, pc}
 418              		.cfi_endproc
 419              	.LFE111:
 421              		.section	.text.EVAL_AUDIO_DeInit,"ax",%progbits
 422              		.align	2
 423              		.global	EVAL_AUDIO_DeInit
 424              		.thumb
 425              		.thumb_func
 427              	EVAL_AUDIO_DeInit:
 428              	.LFB112:
 329:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 330:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 331:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Deinitializes all the resources used by the codec (those initialized
 332:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         by EVAL_AUDIO_Init() function). 
 333:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 334:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 335:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 336:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_DeInit(void)
 337:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 429              		.loc 2 337 0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 0
 432              		@ frame_needed = 1, uses_anonymous_args = 0
 433 0000 80B5     		push	{r7, lr}
 434              	.LCFI9:
 435              		.cfi_def_cfa_offset 8
 436              		.cfi_offset 14, -4
 437              		.cfi_offset 7, -8
 438 0002 00AF     		add	r7, sp, #0
 439              	.LCFI10:
 440              		.cfi_def_cfa_register 7
 338:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DeInitialize the Media layer */
 339:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Audio_MAL_DeInit();
 441              		.loc 2 339 0
 442 0004 FFF7FEFF 		bl	Audio_MAL_DeInit
 340:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 341:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DeInitialize Codec */  
 342:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_DeInit();  
 443              		.loc 2 342 0
 444 0008 FFF7FEFF 		bl	Codec_DeInit
 343:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 344:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return 0;
 445              		.loc 2 344 0
 446 000c 4FF00003 		mov	r3, #0
 345:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 447              		.loc 2 345 0
 448 0010 1846     		mov	r0, r3
 449 0012 80BD     		pop	{r7, pc}
 450              		.cfi_endproc
 451              	.LFE112:
 453              		.section	.text.EVAL_AUDIO_Play,"ax",%progbits
 454              		.align	2
 455              		.global	EVAL_AUDIO_Play
 456              		.thumb
 457              		.thumb_func
 459              	EVAL_AUDIO_Play:
 460              	.LFB113:
 346:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 347:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 348:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Starts playing audio stream from a data buffer for a determined size. 
 349:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  pBuffer: Pointer to the buffer 
 350:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Size: Number of audio data BYTES.
 351:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 352:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 353:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_Play(uint16_t* pBuffer, uint32_t Size)
 354:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 461              		.loc 2 354 0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 8
 464              		@ frame_needed = 1, uses_anonymous_args = 0
 465 0000 80B5     		push	{r7, lr}
 466              	.LCFI11:
 467              		.cfi_def_cfa_offset 8
 468              		.cfi_offset 14, -4
 469              		.cfi_offset 7, -8
 470 0002 82B0     		sub	sp, sp, #8
 471              	.LCFI12:
 472              		.cfi_def_cfa_offset 16
 473 0004 00AF     		add	r7, sp, #0
 474              	.LCFI13:
 475              		.cfi_def_cfa_register 7
 476 0006 7860     		str	r0, [r7, #4]
 477 0008 3960     		str	r1, [r7, #0]
 355:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Set the total number of data to be played (count in half-word) */
 356:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   AudioTotalSize = Size;
 478              		.loc 2 356 0
 479 000a 40F20003 		movw	r3, #:lower16:AudioTotalSize
 480 000e C0F20003 		movt	r3, #:upper16:AudioTotalSize
 481 0012 3A68     		ldr	r2, [r7, #0]
 482 0014 1A60     		str	r2, [r3, #0]
 357:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 358:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call the audio Codec Play function */
 359:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_Play();
 483              		.loc 2 359 0
 484 0016 FFF7FEFF 		bl	Codec_Play
 360:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 361:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Update the Media layer and enable it for play */  
 362:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Audio_MAL_Play((uint32_t)pBuffer, (uint32_t)(DMA_MAX(Size/4)));
 485              		.loc 2 362 0
 486 001a 7A68     		ldr	r2, [r7, #4]
 487 001c 3968     		ldr	r1, [r7, #0]
 488 001e 4FF6FF73 		movw	r3, #65535
 489 0022 C0F20303 		movt	r3, 3
 490 0026 9942     		cmp	r1, r3
 491 0028 03D8     		bhi	.L12
 492              		.loc 2 362 0 is_stmt 0 discriminator 1
 493 002a 3B68     		ldr	r3, [r7, #0]
 494 002c 4FEA9303 		lsr	r3, r3, #2
 495 0030 01E0     		b	.L13
 496              	.L12:
 497              		.loc 2 362 0 discriminator 2
 498 0032 4FF6FF73 		movw	r3, #65535
 499              	.L13:
 500              		.loc 2 362 0 discriminator 3
 501 0036 1046     		mov	r0, r2
 502 0038 1946     		mov	r1, r3
 503 003a FFF7FEFF 		bl	Audio_MAL_Play
 363:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 364:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Update the remaining number of data to be played */
 365:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   AudioRemSize = (Size/2) - DMA_MAX(AudioTotalSize);
 504              		.loc 2 365 0 is_stmt 1 discriminator 3
 505 003e 3B68     		ldr	r3, [r7, #0]
 506 0040 4FEA5302 		lsr	r2, r3, #1
 507 0044 40F20003 		movw	r3, #:lower16:AudioTotalSize
 508 0048 C0F20003 		movt	r3, #:upper16:AudioTotalSize
 509 004c 1968     		ldr	r1, [r3, #0]
 510 004e 4FF6FF73 		movw	r3, #65535
 511 0052 9942     		cmp	r1, r3
 512 0054 38BF     		it	cc
 513 0056 0B46     		movcc	r3, r1
 514 0058 D21A     		subs	r2, r2, r3
 515 005a 40F20003 		movw	r3, #:lower16:AudioRemSize
 516 005e C0F20003 		movt	r3, #:upper16:AudioRemSize
 517 0062 1A60     		str	r2, [r3, #0]
 366:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 367:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Update the current audio pointer position */
 368:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CurrentPos = pBuffer + DMA_MAX(AudioTotalSize);
 518              		.loc 2 368 0 discriminator 3
 519 0064 40F20003 		movw	r3, #:lower16:AudioTotalSize
 520 0068 C0F20003 		movt	r3, #:upper16:AudioTotalSize
 521 006c 1A68     		ldr	r2, [r3, #0]
 522 006e 4FF6FF73 		movw	r3, #65535
 523 0072 9A42     		cmp	r2, r3
 524 0074 38BF     		it	cc
 525 0076 1346     		movcc	r3, r2
 526 0078 4FEA4303 		lsl	r3, r3, #1
 527 007c 7A68     		ldr	r2, [r7, #4]
 528 007e D218     		adds	r2, r2, r3
 529 0080 40F20003 		movw	r3, #:lower16:CurrentPos
 530 0084 C0F20003 		movt	r3, #:upper16:CurrentPos
 531 0088 1A60     		str	r2, [r3, #0]
 369:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 370:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return 0;
 532              		.loc 2 370 0 discriminator 3
 533 008a 4FF00003 		mov	r3, #0
 371:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 534              		.loc 2 371 0 discriminator 3
 535 008e 1846     		mov	r0, r3
 536 0090 07F10807 		add	r7, r7, #8
 537 0094 BD46     		mov	sp, r7
 538 0096 80BD     		pop	{r7, pc}
 539              		.cfi_endproc
 540              	.LFE113:
 542              		.section	.text.EVAL_AUDIO_PauseResume,"ax",%progbits
 543              		.align	2
 544              		.global	EVAL_AUDIO_PauseResume
 545              		.thumb
 546              		.thumb_func
 548              	EVAL_AUDIO_PauseResume:
 549              	.LFB114:
 372:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 373:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 374:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  This function Pauses or Resumes the audio file stream. In case
 375:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         of using DMA, the DMA Pause feature is used. In all cases the I2S 
 376:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         peripheral is disabled. 
 377:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * 
 378:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @WARNING When calling EVAL_AUDIO_PauseResume() function for pause, only
 379:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          this function should be called for resume (use of EVAL_AUDIO_Play() 
 380:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          function for resume could lead to unexpected behavior).
 381:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * 
 382:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
 383:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         from 0) to resume. 
 384:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 385:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 386:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_PauseResume(uint32_t Cmd)
 387:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {    
 550              		.loc 2 387 0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 8
 553              		@ frame_needed = 1, uses_anonymous_args = 0
 554 0000 80B5     		push	{r7, lr}
 555              	.LCFI14:
 556              		.cfi_def_cfa_offset 8
 557              		.cfi_offset 14, -4
 558              		.cfi_offset 7, -8
 559 0002 82B0     		sub	sp, sp, #8
 560              	.LCFI15:
 561              		.cfi_def_cfa_offset 16
 562 0004 00AF     		add	r7, sp, #0
 563              	.LCFI16:
 564              		.cfi_def_cfa_register 7
 565 0006 7860     		str	r0, [r7, #4]
 388:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call the Audio Codec Pause/Resume function */
 389:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Codec_PauseResume(Cmd) != 0)
 566              		.loc 2 389 0
 567 0008 7868     		ldr	r0, [r7, #4]
 568 000a FFF7FEFF 		bl	Codec_PauseResume
 569 000e 0346     		mov	r3, r0
 570 0010 002B     		cmp	r3, #0
 571 0012 02D0     		beq	.L15
 390:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 391:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 1;
 572              		.loc 2 391 0
 573 0014 4FF00103 		mov	r3, #1
 574 0018 06E0     		b	.L16
 575              	.L15:
 392:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 393:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
 394:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 395:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Call the Media layer pause/resume function */
 396:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Audio_MAL_PauseResume(Cmd, 0);
 576              		.loc 2 396 0
 577 001a 7868     		ldr	r0, [r7, #4]
 578 001c 4FF00001 		mov	r1, #0
 579 0020 FFF7FEFF 		bl	Audio_MAL_PauseResume
 397:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 398:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Return 0 if all operations are OK */
 399:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 0;
 580              		.loc 2 399 0
 581 0024 4FF00003 		mov	r3, #0
 582              	.L16:
 400:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 401:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 583              		.loc 2 401 0
 584 0028 1846     		mov	r0, r3
 585 002a 07F10807 		add	r7, r7, #8
 586 002e BD46     		mov	sp, r7
 587 0030 80BD     		pop	{r7, pc}
 588              		.cfi_endproc
 589              	.LFE114:
 591 0032 00BF     		.section	.text.EVAL_AUDIO_Stop,"ax",%progbits
 592              		.align	2
 593              		.global	EVAL_AUDIO_Stop
 594              		.thumb
 595              		.thumb_func
 597              	EVAL_AUDIO_Stop:
 598              	.LFB115:
 402:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 403:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 404:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Stops audio playing and Power down the Audio Codec. 
 405:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Option: could be one of the following parameters 
 406:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *           - CODEC_PDWN_SW: for software power off (by writing registers). 
 407:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                            Then no need to reconfigure the Codec after power on.
 408:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
 409:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                            Then need to reconfigure the Codec after power on.  
 410:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 411:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 412:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_Stop(uint32_t Option)
 413:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 599              		.loc 2 413 0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 8
 602              		@ frame_needed = 1, uses_anonymous_args = 0
 603 0000 80B5     		push	{r7, lr}
 604              	.LCFI17:
 605              		.cfi_def_cfa_offset 8
 606              		.cfi_offset 14, -4
 607              		.cfi_offset 7, -8
 608 0002 82B0     		sub	sp, sp, #8
 609              	.LCFI18:
 610              		.cfi_def_cfa_offset 16
 611 0004 00AF     		add	r7, sp, #0
 612              	.LCFI19:
 613              		.cfi_def_cfa_register 7
 614 0006 7860     		str	r0, [r7, #4]
 414:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call Audio Codec Stop function */
 415:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Codec_Stop(Option) != 0)
 615              		.loc 2 415 0
 616 0008 7868     		ldr	r0, [r7, #4]
 617 000a FFF7FEFF 		bl	Codec_Stop
 618 000e 0346     		mov	r3, r0
 619 0010 002B     		cmp	r3, #0
 620 0012 02D0     		beq	.L18
 416:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 417:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 1;
 621              		.loc 2 417 0
 622 0014 4FF00103 		mov	r3, #1
 623 0018 0DE0     		b	.L19
 624              	.L18:
 418:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 419:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
 420:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 421:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Call Media layer Stop function */
 422:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Audio_MAL_Stop();
 625              		.loc 2 422 0
 626 001a FFF7FEFF 		bl	Audio_MAL_Stop
 423:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 424:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Update the remaining data number */
 425:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     AudioRemSize = AudioTotalSize;    
 627              		.loc 2 425 0
 628 001e 40F20003 		movw	r3, #:lower16:AudioTotalSize
 629 0022 C0F20003 		movt	r3, #:upper16:AudioTotalSize
 630 0026 1A68     		ldr	r2, [r3, #0]
 631 0028 40F20003 		movw	r3, #:lower16:AudioRemSize
 632 002c C0F20003 		movt	r3, #:upper16:AudioRemSize
 633 0030 1A60     		str	r2, [r3, #0]
 426:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 427:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Return 0 when all operations are correctly done */
 428:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     return 0;
 634              		.loc 2 428 0
 635 0032 4FF00003 		mov	r3, #0
 636              	.L19:
 429:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 430:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 637              		.loc 2 430 0
 638 0036 1846     		mov	r0, r3
 639 0038 07F10807 		add	r7, r7, #8
 640 003c BD46     		mov	sp, r7
 641 003e 80BD     		pop	{r7, pc}
 642              		.cfi_endproc
 643              	.LFE115:
 645              		.section	.text.EVAL_AUDIO_VolumeCtl,"ax",%progbits
 646              		.align	2
 647              		.global	EVAL_AUDIO_VolumeCtl
 648              		.thumb
 649              		.thumb_func
 651              	EVAL_AUDIO_VolumeCtl:
 652              	.LFB116:
 431:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 432:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 433:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Controls the current audio volume level. 
 434:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
 435:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         Mute and 100 for Max volume level).
 436:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 437:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 438:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_VolumeCtl(uint8_t Volume)
 439:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 653              		.loc 2 439 0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 8
 656              		@ frame_needed = 1, uses_anonymous_args = 0
 657 0000 80B5     		push	{r7, lr}
 658              	.LCFI20:
 659              		.cfi_def_cfa_offset 8
 660              		.cfi_offset 14, -4
 661              		.cfi_offset 7, -8
 662 0002 82B0     		sub	sp, sp, #8
 663              	.LCFI21:
 664              		.cfi_def_cfa_offset 16
 665 0004 00AF     		add	r7, sp, #0
 666              	.LCFI22:
 667              		.cfi_def_cfa_register 7
 668 0006 0346     		mov	r3, r0
 669 0008 FB71     		strb	r3, [r7, #7]
 440:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call the codec volume control function with converted volume value */
 441:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return (Codec_VolumeCtrl(VOLUME_CONVERT(Volume)));
 670              		.loc 2 441 0
 671 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 672 000c 642B     		cmp	r3, #100
 673 000e 11D8     		bhi	.L21
 674              		.loc 2 441 0 is_stmt 0 discriminator 1
 675 0010 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 676 0012 1346     		mov	r3, r2
 677 0014 4FEA0323 		lsl	r3, r3, #8
 678 0018 9A1A     		subs	r2, r3, r2
 679 001a 48F21F53 		movw	r3, #34079
 680 001e C5F2EB13 		movt	r3, 20971
 681 0022 83FB0213 		smull	r1, r3, r3, r2
 682 0026 4FEA6311 		asr	r1, r3, #5
 683 002a 4FEAE273 		asr	r3, r2, #31
 684 002e CB1A     		subs	r3, r1, r3
 685 0030 DBB2     		uxtb	r3, r3
 686 0032 01E0     		b	.L22
 687              	.L21:
 688              		.loc 2 441 0 discriminator 2
 689 0034 4FF06403 		mov	r3, #100
 690              	.L22:
 691              		.loc 2 441 0 discriminator 3
 692 0038 1846     		mov	r0, r3
 693 003a FFF7FEFF 		bl	Codec_VolumeCtrl
 694 003e 0346     		mov	r3, r0
 442:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 695              		.loc 2 442 0 is_stmt 1 discriminator 3
 696 0040 1846     		mov	r0, r3
 697 0042 07F10807 		add	r7, r7, #8
 698 0046 BD46     		mov	sp, r7
 699 0048 80BD     		pop	{r7, pc}
 700              		.cfi_endproc
 701              	.LFE116:
 703 004a 00BF     		.section	.text.EVAL_AUDIO_Mute,"ax",%progbits
 704              		.align	2
 705              		.global	EVAL_AUDIO_Mute
 706              		.thumb
 707              		.thumb_func
 709              	EVAL_AUDIO_Mute:
 710              	.LFB117:
 443:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 444:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 445:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Enables or disables the MUTE mode by software 
 446:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Command: could be AUDIO_MUTE_ON to mute sound or AUDIO_MUTE_OFF to 
 447:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         unmute the codec and restore previous volume level.
 448:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 449:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 450:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t EVAL_AUDIO_Mute(uint32_t Cmd)
 451:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 711              		.loc 2 451 0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 8
 714              		@ frame_needed = 1, uses_anonymous_args = 0
 715 0000 80B5     		push	{r7, lr}
 716              	.LCFI23:
 717              		.cfi_def_cfa_offset 8
 718              		.cfi_offset 14, -4
 719              		.cfi_offset 7, -8
 720 0002 82B0     		sub	sp, sp, #8
 721              	.LCFI24:
 722              		.cfi_def_cfa_offset 16
 723 0004 00AF     		add	r7, sp, #0
 724              	.LCFI25:
 725              		.cfi_def_cfa_register 7
 726 0006 7860     		str	r0, [r7, #4]
 452:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Call the Codec Mute function */
 453:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return (Codec_Mute(Cmd));
 727              		.loc 2 453 0
 728 0008 7868     		ldr	r0, [r7, #4]
 729 000a FFF7FEFF 		bl	Codec_Mute
 730 000e 0346     		mov	r3, r0
 454:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 731              		.loc 2 454 0
 732 0010 1846     		mov	r0, r3
 733 0012 07F10807 		add	r7, r7, #8
 734 0016 BD46     		mov	sp, r7
 735 0018 80BD     		pop	{r7, pc}
 736              		.cfi_endproc
 737              	.LFE117:
 739 001a 00BF     		.section	.text.Audio_MAL_IRQHandler,"ax",%progbits
 740              		.align	2
 741              		.thumb
 742              		.thumb_func
 744              	Audio_MAL_IRQHandler:
 745              	.LFB118:
 455:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 456:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 457:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  This function handles main Media layer interrupt. 
 458:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 459:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 460:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 461:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_IRQHandler(void)
 462:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {    
 746              		.loc 2 462 0
 747              		.cfi_startproc
 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 1, uses_anonymous_args = 0
 750 0000 80B5     		push	{r7, lr}
 751              	.LCFI26:
 752              		.cfi_def_cfa_offset 8
 753              		.cfi_offset 14, -4
 754              		.cfi_offset 7, -8
 755 0002 00AF     		add	r7, sp, #0
 756              	.LCFI27:
 757              		.cfi_def_cfa_register 7
 463:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifndef AUDIO_MAL_MODE_NORMAL
 464:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint16_t *pAddr = (uint16_t *)CurrentPos;
 465:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t Size = AudioRemSize;
 466:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_MODE_NORMAL */
 467:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 468:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TC_EN
 469:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Transfer complete interrupt */
 470:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 758              		.loc 2 470 0
 759 0004 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 760 0008 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 761 000c 1A68     		ldr	r2, [r3, #0]
 762 000e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 763 0012 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 764 0016 1B68     		ldr	r3, [r3, #0]
 765 0018 1046     		mov	r0, r2
 766 001a 1946     		mov	r1, r3
 767 001c FFF7FEFF 		bl	DMA_GetFlagStatus
 768 0020 0346     		mov	r3, r0
 769 0022 002B     		cmp	r3, #0
 770 0024 00F0AB80 		beq	.L24
 471:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {         
 472:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #ifdef AUDIO_MAL_MODE_NORMAL
 473:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Check if the end of file has been reached */
 474:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if (AudioRemSize > 0)
 771              		.loc 2 474 0
 772 0028 40F20003 		movw	r3, #:lower16:AudioRemSize
 773 002c C0F20003 		movt	r3, #:upper16:AudioRemSize
 774 0030 1B68     		ldr	r3, [r3, #0]
 775 0032 002B     		cmp	r3, #0
 776 0034 00F08180 		beq	.L26
 475:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     {      
 476:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Wait the DMA Stream to be effectively disabled */
 477:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 777              		.loc 2 477 0
 778 0038 00BF     		nop
 779              	.L27:
 780              		.loc 2 477 0 is_stmt 0 discriminator 1
 781 003a 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 782 003e C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 783 0042 1B68     		ldr	r3, [r3, #0]
 784 0044 1846     		mov	r0, r3
 785 0046 FFF7FEFF 		bl	DMA_GetCmdStatus
 786 004a 0346     		mov	r3, r0
 787 004c 002B     		cmp	r3, #0
 788 004e F4D1     		bne	.L27
 478:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       {}
 479:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 480:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Clear the Interrupt flag */
 481:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 789              		.loc 2 481 0 is_stmt 1
 790 0050 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 791 0054 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 792 0058 1A68     		ldr	r2, [r3, #0]
 793 005a 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 794 005e C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 795 0062 1B68     		ldr	r3, [r3, #0]
 796 0064 1046     		mov	r0, r2
 797 0066 1946     		mov	r1, r3
 798 0068 FFF7FEFF 		bl	DMA_ClearFlag
 482:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****            
 483:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Re-Configure the buffer address and size */
 484:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 799              		.loc 2 484 0
 800 006c 40F20003 		movw	r3, #:lower16:CurrentPos
 801 0070 C0F20003 		movt	r3, #:upper16:CurrentPos
 802 0074 1B68     		ldr	r3, [r3, #0]
 803 0076 1A46     		mov	r2, r3
 804 0078 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 805 007c C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 806 0080 9A60     		str	r2, [r3, #8]
 485:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 807              		.loc 2 485 0
 808 0082 40F20003 		movw	r3, #:lower16:AudioRemSize
 809 0086 C0F20003 		movt	r3, #:upper16:AudioRemSize
 810 008a 1A68     		ldr	r2, [r3, #0]
 811 008c 4FF6FF73 		movw	r3, #65535
 812 0090 9A42     		cmp	r2, r3
 813 0092 28BF     		it	cs
 814 0094 1A46     		movcs	r2, r3
 815 0096 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 816 009a C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 817 009e 1A61     		str	r2, [r3, #16]
 486:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****             
 487:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Configure the DMA Stream with the new parameters */
 488:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 818              		.loc 2 488 0
 819 00a0 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 820 00a4 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 821 00a8 1B68     		ldr	r3, [r3, #0]
 822 00aa 1846     		mov	r0, r3
 823 00ac 40F20001 		movw	r1, #:lower16:DMA_InitStructure
 824 00b0 C0F20001 		movt	r1, #:upper16:DMA_InitStructure
 825 00b4 FFF7FEFF 		bl	DMA_Init
 489:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 490:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Enable the I2S DMA Stream*/
 491:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 826              		.loc 2 491 0
 827 00b8 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 828 00bc C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 829 00c0 1B68     		ldr	r3, [r3, #0]
 830 00c2 1846     		mov	r0, r3
 831 00c4 4FF00101 		mov	r1, #1
 832 00c8 FFF7FEFF 		bl	DMA_Cmd
 492:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 493:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Update the current pointer position */
 494:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       CurrentPos += DMA_MAX(AudioRemSize);        
 833              		.loc 2 494 0
 834 00cc 40F20003 		movw	r3, #:lower16:CurrentPos
 835 00d0 C0F20003 		movt	r3, #:upper16:CurrentPos
 836 00d4 1A68     		ldr	r2, [r3, #0]
 837 00d6 40F20003 		movw	r3, #:lower16:AudioRemSize
 838 00da C0F20003 		movt	r3, #:upper16:AudioRemSize
 839 00de 1968     		ldr	r1, [r3, #0]
 840 00e0 4FF6FF73 		movw	r3, #65535
 841 00e4 9942     		cmp	r1, r3
 842 00e6 38BF     		it	cc
 843 00e8 0B46     		movcc	r3, r1
 844 00ea 4FEA4303 		lsl	r3, r3, #1
 845 00ee D218     		adds	r2, r2, r3
 846 00f0 40F20003 		movw	r3, #:lower16:CurrentPos
 847 00f4 C0F20003 		movt	r3, #:upper16:CurrentPos
 848 00f8 1A60     		str	r2, [r3, #0]
 495:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 496:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Update the remaining number of data to be played */
 497:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       AudioRemSize -= DMA_MAX(AudioRemSize);   
 849              		.loc 2 497 0
 850 00fa 40F20003 		movw	r3, #:lower16:AudioRemSize
 851 00fe C0F20003 		movt	r3, #:upper16:AudioRemSize
 852 0102 1A68     		ldr	r2, [r3, #0]
 853 0104 40F20003 		movw	r3, #:lower16:AudioRemSize
 854 0108 C0F20003 		movt	r3, #:upper16:AudioRemSize
 855 010c 1968     		ldr	r1, [r3, #0]
 856 010e 4FF6FF73 		movw	r3, #65535
 857 0112 9942     		cmp	r1, r3
 858 0114 38BF     		it	cc
 859 0116 0B46     		movcc	r3, r1
 860 0118 D21A     		subs	r2, r2, r3
 861 011a 40F20003 		movw	r3, #:lower16:AudioRemSize
 862 011e C0F20003 		movt	r3, #:upper16:AudioRemSize
 863 0122 1A60     		str	r2, [r3, #0]
 498:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         /* Enable the I2S DMA Stream*/
 499:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 864              		.loc 2 499 0
 865 0124 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 866 0128 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 867 012c 1B68     		ldr	r3, [r3, #0]
 868 012e 1846     		mov	r0, r3
 869 0130 4FF00101 		mov	r1, #1
 870 0134 FFF7FEFF 		bl	DMA_Cmd
 871 0138 21E0     		b	.L24
 872              	.L26:
 500:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     }
 501:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     else
 502:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     {
 503:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Disable the I2S DMA Stream*/
 504:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 873              		.loc 2 504 0
 874 013a 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 875 013e C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 876 0142 1B68     		ldr	r3, [r3, #0]
 877 0144 1846     		mov	r0, r3
 878 0146 4FF00001 		mov	r1, #0
 879 014a FFF7FEFF 		bl	DMA_Cmd
 505:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 506:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Clear the Interrupt flag */
 507:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 880              		.loc 2 507 0
 881 014e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 882 0152 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 883 0156 1A68     		ldr	r2, [r3, #0]
 884 0158 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 885 015c C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 886 0160 1B68     		ldr	r3, [r3, #0]
 887 0162 1046     		mov	r0, r2
 888 0164 1946     		mov	r1, r3
 889 0166 FFF7FEFF 		bl	DMA_ClearFlag
 508:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 509:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Manage the remaining file size and new address offset: This function 
 510:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.h
 511:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 890              		.loc 2 511 0
 891 016a 40F20003 		movw	r3, #:lower16:CurrentPos
 892 016e C0F20003 		movt	r3, #:upper16:CurrentPos
 893 0172 1B68     		ldr	r3, [r3, #0]
 894 0174 1846     		mov	r0, r3
 895 0176 4FF00001 		mov	r1, #0
 896 017a FFF7FEFF 		bl	EVAL_AUDIO_TransferComplete_CallBack
 897              	.L24:
 512:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     }
 513:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 514:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #elif defined(AUDIO_MAL_MODE_CIRCULAR)
 515:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Manage the remaining file size and new address offset: This function 
 516:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.
 517:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     EVAL_AUDIO_TransferComplete_CallBack(pAddr, Size);    
 518:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 519:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Clear the Interrupt flag */
 520:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);
 521:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****  #endif /* AUDIO_MAL_MODE_NORMAL */  
 522:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 523:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TC_EN */
 524:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 525:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_HT_EN  
 526:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Half Transfer complete interrupt */
 527:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_HT) != RESET)
 528:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 529:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Manage the remaining file size and new address offset: This function 
 530:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.
 531:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     EVAL_AUDIO_HalfTransfer_CallBack((uint32_t)pAddr, Size);    
 532:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    
 533:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Clear the Interrupt flag */
 534:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_HT);    
 535:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 536:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_HT_EN */
 537:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 538:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TE_EN  
 539:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* FIFO Error interrupt */
 540:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if ((DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE) != RESET) || \
 541:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_FE) != RESET) || \
 542:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_DME) != RESET))
 543:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 544:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 545:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Manage the error generated on DMA FIFO: This function 
 546:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        should be coded by user (its prototype is already declared in stm32f4_discovery_audio_codec.
 547:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     EVAL_AUDIO_Error_CallBack((uint32_t*)&pAddr);    
 548:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 549:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Clear the Interrupt flag */
 550:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
 551:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                         AUDIO_MAL_DMA_FLAG_DME);
 552:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }  
 553:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TE_EN */
 554:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 898              		.loc 2 554 0
 899 017e 80BD     		pop	{r7, pc}
 900              		.cfi_endproc
 901              	.LFE118:
 903              		.section	.text.DMA1_Stream7_IRQHandler,"ax",%progbits
 904              		.align	2
 905              		.global	DMA1_Stream7_IRQHandler
 906              		.thumb
 907              		.thumb_func
 909              	DMA1_Stream7_IRQHandler:
 910              	.LFB119:
 555:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 556:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 557:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  This function handles main I2S interrupt. 
 558:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 559:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 560:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 561:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void Audio_MAL_I2S_IRQHandler(void)
 562:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 911              		.loc 2 562 0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 1, uses_anonymous_args = 0
 915 0000 80B5     		push	{r7, lr}
 916              	.LCFI28:
 917              		.cfi_def_cfa_offset 8
 918              		.cfi_offset 14, -4
 919              		.cfi_offset 7, -8
 920 0002 00AF     		add	r7, sp, #0
 921              	.LCFI29:
 922              		.cfi_def_cfa_register 7
 563:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Audio_MAL_IRQHandler();
 923              		.loc 2 563 0
 924 0004 FFF7FEFF 		bl	Audio_MAL_IRQHandler
 564:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 925              		.loc 2 564 0
 926 0008 80BD     		pop	{r7, pc}
 927              		.cfi_endproc
 928              	.LFE119:
 930 000a 00BF     		.section	.text.DMA1_Stream0_IRQHandler,"ax",%progbits
 931              		.align	2
 932              		.global	DMA1_Stream0_IRQHandler
 933              		.thumb
 934              		.thumb_func
 936              	DMA1_Stream0_IRQHandler:
 937              	.LFB120:
 565:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 566:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 567:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  This function handles main DAC interrupt. 
 568:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 569:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 570:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 571:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void Audio_MAL_DAC_IRQHandler(void)
 572:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 938              		.loc 2 572 0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 1, uses_anonymous_args = 0
 942 0000 80B5     		push	{r7, lr}
 943              	.LCFI30:
 944              		.cfi_def_cfa_offset 8
 945              		.cfi_offset 14, -4
 946              		.cfi_offset 7, -8
 947 0002 00AF     		add	r7, sp, #0
 948              	.LCFI31:
 949              		.cfi_def_cfa_register 7
 573:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Audio_MAL_IRQHandler();
 950              		.loc 2 573 0
 951 0004 FFF7FEFF 		bl	Audio_MAL_IRQHandler
 574:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 952              		.loc 2 574 0
 953 0008 80BD     		pop	{r7, pc}
 954              		.cfi_endproc
 955              	.LFE120:
 957 000a 00BF     		.section	.text.SPI3_IRQHandler,"ax",%progbits
 958              		.align	2
 959              		.global	SPI3_IRQHandler
 960              		.thumb
 961              		.thumb_func
 963              	SPI3_IRQHandler:
 964              	.LFB121:
 575:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 576:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 577:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  I2S interrupt management
 578:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 579:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
 580:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 581:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void Audio_I2S_IRQHandler(void)
 582:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 965              		.loc 2 582 0
 966              		.cfi_startproc
 967              		@ args = 0, pretend = 0, frame = 0
 968              		@ frame_needed = 1, uses_anonymous_args = 0
 969 0000 80B5     		push	{r7, lr}
 970              	.LCFI32:
 971              		.cfi_def_cfa_offset 8
 972              		.cfi_offset 14, -4
 973              		.cfi_offset 7, -8
 974 0002 00AF     		add	r7, sp, #0
 975              	.LCFI33:
 976              		.cfi_def_cfa_register 7
 583:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Check on the I2S TXE flag */  
 584:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 977              		.loc 2 584 0
 978 0004 4FF47050 		mov	r0, #15360
 979 0008 C4F20000 		movt	r0, 16384
 980 000c 4FF00201 		mov	r1, #2
 981 0010 FFF7FEFF 		bl	SPI_I2S_GetFlagStatus
 982 0014 0346     		mov	r3, r0
 983 0016 002B     		cmp	r3, #0
 984 0018 18D0     		beq	.L30
 585:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   { 
 586:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 985              		.loc 2 586 0
 986 001a 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 987 001e C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 988 0022 1B68     		ldr	r3, [r3, #0]
 989 0024 022B     		cmp	r3, #2
 990 0026 07D1     		bne	.L32
 587:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     {
 588:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       /* Wirte data to the DAC interface */
 589:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 991              		.loc 2 589 0
 992 0028 FFF7FEFF 		bl	EVAL_AUDIO_GetSampleCallBack
 993 002c 0346     		mov	r3, r0
 994 002e 4FF00400 		mov	r0, #4
 995 0032 1946     		mov	r1, r3
 996 0034 FFF7FEFF 		bl	DAC_SetChannel1Data
 997              	.L32:
 590:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     }
 591:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 592:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Send dummy data on I2S to avoid the underrun condition */
 593:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 998              		.loc 2 593 0
 999 0038 FFF7FEFF 		bl	EVAL_AUDIO_GetSampleCallBack
 1000 003c 0346     		mov	r3, r0
 1001 003e 4FF47050 		mov	r0, #15360
 1002 0042 C4F20000 		movt	r0, 16384
 1003 0046 1946     		mov	r1, r3
 1004 0048 FFF7FEFF 		bl	SPI_I2S_SendData
 1005              	.L30:
 594:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 595:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1006              		.loc 2 595 0
 1007 004c 80BD     		pop	{r7, pc}
 1008              		.cfi_endproc
 1009              	.LFE121:
 1011 004e 00BF     		.section	.text.Codec_Init,"ax",%progbits
 1012              		.align	2
 1013              		.thumb
 1014              		.thumb_func
 1016              	Codec_Init:
 1017              	.LFB122:
 596:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*========================
 597:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 598:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                 CS43L22 Audio Codec Control Functions
 599:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                 ==============================*/
 600:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 601:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Initializes the audio codec and all related interfaces (control 
 602:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         interface: I2C and audio interface: I2S)
 603:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  OutputDevice: can be OUTPUT_DEVICE_SPEAKER, OUTPUT_DEVICE_HEADPHONE,
 604:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
 605:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
 606:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  AudioFreq: Audio frequency used to play the audio stream.
 607:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 608:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 609:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
 610:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1018              		.loc 2 610 0
 1019              		.cfi_startproc
 1020              		@ args = 0, pretend = 0, frame = 16
 1021              		@ frame_needed = 1, uses_anonymous_args = 0
 1022 0000 80B5     		push	{r7, lr}
 1023              	.LCFI34:
 1024              		.cfi_def_cfa_offset 8
 1025              		.cfi_offset 14, -4
 1026              		.cfi_offset 7, -8
 1027 0002 84B0     		sub	sp, sp, #16
 1028              	.LCFI35:
 1029              		.cfi_def_cfa_offset 24
 1030 0004 00AF     		add	r7, sp, #0
 1031              	.LCFI36:
 1032              		.cfi_def_cfa_register 7
 1033 0006 0B46     		mov	r3, r1
 1034 0008 3A60     		str	r2, [r7, #0]
 1035 000a 0246     		mov	r2, r0	@ movhi
 1036 000c FA80     		strh	r2, [r7, #6]	@ movhi
 1037 000e 7B71     		strb	r3, [r7, #5]
 611:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0; 
 1038              		.loc 2 611 0
 1039 0010 4FF00003 		mov	r3, #0
 1040 0014 FB60     		str	r3, [r7, #12]
 612:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 613:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Configure the Codec related IOs */
 614:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_GPIO_Init();   
 1041              		.loc 2 614 0
 1042 0016 FFF7FEFF 		bl	Codec_GPIO_Init
 615:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 616:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Reset the Codec Registers */
 617:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_Reset();
 1043              		.loc 2 617 0
 1044 001a FFF7FEFF 		bl	Codec_Reset
 618:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 619:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Initialize the Control interface of the Audio Codec */
 620:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_CtrlInterface_Init();     
 1045              		.loc 2 620 0
 1046 001e FFF7FEFF 		bl	Codec_CtrlInterface_Init
 621:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 622:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Keep Codec powered OFF */
 623:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x02, 0x01);  
 1047              		.loc 2 623 0
 1048 0022 4FF00200 		mov	r0, #2
 1049 0026 4FF00101 		mov	r1, #1
 1050 002a FFF7FEFF 		bl	Codec_WriteRegister
 1051 002e 0346     		mov	r3, r0
 1052 0030 FA68     		ldr	r2, [r7, #12]
 1053 0032 D318     		adds	r3, r2, r3
 1054 0034 FB60     		str	r3, [r7, #12]
 624:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 625:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x04, 0xAF); /* SPK always OFF & HP always ON */
 1055              		.loc 2 625 0
 1056 0036 4FF00400 		mov	r0, #4
 1057 003a 4FF0AF01 		mov	r1, #175
 1058 003e FFF7FEFF 		bl	Codec_WriteRegister
 1059 0042 0346     		mov	r3, r0
 1060 0044 FA68     		ldr	r2, [r7, #12]
 1061 0046 D318     		adds	r3, r2, r3
 1062 0048 FB60     		str	r3, [r7, #12]
 626:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   OutputDev = 0xAF;
 1063              		.loc 2 626 0
 1064 004a 40F20003 		movw	r3, #:lower16:OutputDev
 1065 004e C0F20003 		movt	r3, #:upper16:OutputDev
 1066 0052 4FF0AF02 		mov	r2, #175
 1067 0056 1A70     		strb	r2, [r3, #0]
 627:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 628:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Clock configuration: Auto detection */  
 629:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x05, 0x81);
 1068              		.loc 2 629 0
 1069 0058 4FF00500 		mov	r0, #5
 1070 005c 4FF08101 		mov	r1, #129
 1071 0060 FFF7FEFF 		bl	Codec_WriteRegister
 1072 0064 0346     		mov	r3, r0
 1073 0066 FA68     		ldr	r2, [r7, #12]
 1074 0068 D318     		adds	r3, r2, r3
 1075 006a FB60     		str	r3, [r7, #12]
 630:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 631:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Set the Slave Mode and the audio Standard */  
 632:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x06, CODEC_STANDARD);
 1076              		.loc 2 632 0
 1077 006c 4FF00600 		mov	r0, #6
 1078 0070 4FF00401 		mov	r1, #4
 1079 0074 FFF7FEFF 		bl	Codec_WriteRegister
 1080 0078 0346     		mov	r3, r0
 1081 007a FA68     		ldr	r2, [r7, #12]
 1082 007c D318     		adds	r3, r2, r3
 1083 007e FB60     		str	r3, [r7, #12]
 633:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       
 634:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Set the Master volume */
 635:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_VolumeCtrl(Volume);
 1084              		.loc 2 635 0
 1085 0080 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 1086 0082 1846     		mov	r0, r3
 1087 0084 FFF7FEFF 		bl	Codec_VolumeCtrl
 636:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 637:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 1088              		.loc 2 637 0
 1089 0088 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 1090 008c C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 1091 0090 1B68     		ldr	r3, [r3, #0]
 1092 0092 022B     		cmp	r3, #2
 1093 0094 31D1     		bne	.L34
 638:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 639:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the PassThrough on AIN1A and AIN1B */
 640:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x08, 0x01);
 1094              		.loc 2 640 0
 1095 0096 4FF00800 		mov	r0, #8
 1096 009a 4FF00101 		mov	r1, #1
 1097 009e FFF7FEFF 		bl	Codec_WriteRegister
 1098 00a2 0346     		mov	r3, r0
 1099 00a4 FA68     		ldr	r2, [r7, #12]
 1100 00a6 D318     		adds	r3, r2, r3
 1101 00a8 FB60     		str	r3, [r7, #12]
 641:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x09, 0x01);
 1102              		.loc 2 641 0
 1103 00aa 4FF00900 		mov	r0, #9
 1104 00ae 4FF00101 		mov	r1, #1
 1105 00b2 FFF7FEFF 		bl	Codec_WriteRegister
 1106 00b6 0346     		mov	r3, r0
 1107 00b8 FA68     		ldr	r2, [r7, #12]
 1108 00ba D318     		adds	r3, r2, r3
 1109 00bc FB60     		str	r3, [r7, #12]
 642:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 643:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Route the analog input to the HP line */
 644:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x0E, 0xC0);
 1110              		.loc 2 644 0
 1111 00be 4FF00E00 		mov	r0, #14
 1112 00c2 4FF0C001 		mov	r1, #192
 1113 00c6 FFF7FEFF 		bl	Codec_WriteRegister
 1114 00ca 0346     		mov	r3, r0
 1115 00cc FA68     		ldr	r2, [r7, #12]
 1116 00ce D318     		adds	r3, r2, r3
 1117 00d0 FB60     		str	r3, [r7, #12]
 645:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 646:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the Passthough volume */
 647:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x14, 0x00);
 1118              		.loc 2 647 0
 1119 00d2 4FF01400 		mov	r0, #20
 1120 00d6 4FF00001 		mov	r1, #0
 1121 00da FFF7FEFF 		bl	Codec_WriteRegister
 1122 00de 0346     		mov	r3, r0
 1123 00e0 FA68     		ldr	r2, [r7, #12]
 1124 00e2 D318     		adds	r3, r2, r3
 1125 00e4 FB60     		str	r3, [r7, #12]
 648:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x15, 0x00);
 1126              		.loc 2 648 0
 1127 00e6 4FF01500 		mov	r0, #21
 1128 00ea 4FF00001 		mov	r1, #0
 1129 00ee FFF7FEFF 		bl	Codec_WriteRegister
 1130 00f2 0346     		mov	r3, r0
 1131 00f4 FA68     		ldr	r2, [r7, #12]
 1132 00f6 D318     		adds	r3, r2, r3
 1133 00f8 FB60     		str	r3, [r7, #12]
 1134              	.L34:
 649:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 650:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 651:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Power on the Codec */
 652:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x02, 0x9E);  
 1135              		.loc 2 652 0
 1136 00fa 4FF00200 		mov	r0, #2
 1137 00fe 4FF09E01 		mov	r1, #158
 1138 0102 FFF7FEFF 		bl	Codec_WriteRegister
 1139 0106 0346     		mov	r3, r0
 1140 0108 FA68     		ldr	r2, [r7, #12]
 1141 010a D318     		adds	r3, r2, r3
 1142 010c FB60     		str	r3, [r7, #12]
 653:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 654:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Additional configuration for the CODEC. These configurations are done to reduce
 655:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       the time needed for the Codec to power off. If these configurations are removed, 
 656:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       then a long delay should be added between powering off the Codec and switching 
 657:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       off the I2S peripheral MCLK clock (which is the operating clock for Codec).
 658:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       If this delay is not inserted, then the codec will not shut down properly and
 659:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       it results in high noise after shut down. */
 660:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 661:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the analog soft ramp */
 662:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x0A, 0x00);
 1143              		.loc 2 662 0
 1144 010e 4FF00A00 		mov	r0, #10
 1145 0112 4FF00001 		mov	r1, #0
 1146 0116 FFF7FEFF 		bl	Codec_WriteRegister
 1147 011a 0346     		mov	r3, r0
 1148 011c FA68     		ldr	r2, [r7, #12]
 1149 011e D318     		adds	r3, r2, r3
 1150 0120 FB60     		str	r3, [r7, #12]
 663:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface != AUDIO_INTERFACE_DAC)
 1151              		.loc 2 663 0
 1152 0122 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 1153 0126 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 1154 012a 1B68     		ldr	r3, [r3, #0]
 1155 012c 022B     		cmp	r3, #2
 1156 012e 09D0     		beq	.L35
 664:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {  
 665:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Disable the digital soft ramp */
 666:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x0E, 0x04);
 1157              		.loc 2 666 0
 1158 0130 4FF00E00 		mov	r0, #14
 1159 0134 4FF00401 		mov	r1, #4
 1160 0138 FFF7FEFF 		bl	Codec_WriteRegister
 1161 013c 0346     		mov	r3, r0
 1162 013e FA68     		ldr	r2, [r7, #12]
 1163 0140 D318     		adds	r3, r2, r3
 1164 0142 FB60     		str	r3, [r7, #12]
 1165              	.L35:
 667:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 668:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the limiter attack level */
 669:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x27, 0x00);
 1166              		.loc 2 669 0
 1167 0144 4FF02700 		mov	r0, #39
 1168 0148 4FF00001 		mov	r1, #0
 1169 014c FFF7FEFF 		bl	Codec_WriteRegister
 1170 0150 0346     		mov	r3, r0
 1171 0152 FA68     		ldr	r2, [r7, #12]
 1172 0154 D318     		adds	r3, r2, r3
 1173 0156 FB60     		str	r3, [r7, #12]
 670:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Adjust Bass and Treble levels */
 671:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x1F, 0x0F);
 1174              		.loc 2 671 0
 1175 0158 4FF01F00 		mov	r0, #31
 1176 015c 4FF00F01 		mov	r1, #15
 1177 0160 FFF7FEFF 		bl	Codec_WriteRegister
 1178 0164 0346     		mov	r3, r0
 1179 0166 FA68     		ldr	r2, [r7, #12]
 1180 0168 D318     		adds	r3, r2, r3
 1181 016a FB60     		str	r3, [r7, #12]
 672:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Adjust PCM volume level */
 673:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x1A, 0x0A);
 1182              		.loc 2 673 0
 1183 016c 4FF01A00 		mov	r0, #26
 1184 0170 4FF00A01 		mov	r1, #10
 1185 0174 FFF7FEFF 		bl	Codec_WriteRegister
 1186 0178 0346     		mov	r3, r0
 1187 017a FA68     		ldr	r2, [r7, #12]
 1188 017c D318     		adds	r3, r2, r3
 1189 017e FB60     		str	r3, [r7, #12]
 674:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x1B, 0x0A);
 1190              		.loc 2 674 0
 1191 0180 4FF01B00 		mov	r0, #27
 1192 0184 4FF00A01 		mov	r1, #10
 1193 0188 FFF7FEFF 		bl	Codec_WriteRegister
 1194 018c 0346     		mov	r3, r0
 1195 018e FA68     		ldr	r2, [r7, #12]
 1196 0190 D318     		adds	r3, r2, r3
 1197 0192 FB60     		str	r3, [r7, #12]
 675:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 676:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Configure the I2S peripheral */
 677:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_AudioInterface_Init(AudioFreq);  
 1198              		.loc 2 677 0
 1199 0194 3868     		ldr	r0, [r7, #0]
 1200 0196 FFF7FEFF 		bl	Codec_AudioInterface_Init
 678:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 679:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return communication control value */
 680:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;  
 1201              		.loc 2 680 0
 1202 019a FB68     		ldr	r3, [r7, #12]
 681:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1203              		.loc 2 681 0
 1204 019c 1846     		mov	r0, r3
 1205 019e 07F11007 		add	r7, r7, #16
 1206 01a2 BD46     		mov	sp, r7
 1207 01a4 80BD     		pop	{r7, pc}
 1208              		.cfi_endproc
 1209              	.LFE122:
 1211 01a6 00BF     		.section	.text.Codec_DeInit,"ax",%progbits
 1212              		.align	2
 1213              		.thumb
 1214              		.thumb_func
 1216              	Codec_DeInit:
 1217              	.LFB123:
 682:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 683:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 684:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restore the audio codec state to default state and free all used 
 685:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         resources.
 686:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 687:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 688:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 689:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_DeInit(void)
 690:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1218              		.loc 2 690 0
 1219              		.cfi_startproc
 1220              		@ args = 0, pretend = 0, frame = 8
 1221              		@ frame_needed = 1, uses_anonymous_args = 0
 1222 0000 80B5     		push	{r7, lr}
 1223              	.LCFI37:
 1224              		.cfi_def_cfa_offset 8
 1225              		.cfi_offset 14, -4
 1226              		.cfi_offset 7, -8
 1227 0002 82B0     		sub	sp, sp, #8
 1228              	.LCFI38:
 1229              		.cfi_def_cfa_offset 16
 1230 0004 00AF     		add	r7, sp, #0
 1231              	.LCFI39:
 1232              		.cfi_def_cfa_register 7
 691:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0; 
 1233              		.loc 2 691 0
 1234 0006 4FF00003 		mov	r3, #0
 1235 000a 7B60     		str	r3, [r7, #4]
 692:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 693:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Reset the Codec Registers */
 694:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_Reset();  
 1236              		.loc 2 694 0
 1237 000c FFF7FEFF 		bl	Codec_Reset
 695:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 696:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Keep Codec powered OFF */
 697:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   counter += Codec_WriteRegister(0x02, 0x01);    
 1238              		.loc 2 697 0
 1239 0010 4FF00200 		mov	r0, #2
 1240 0014 4FF00101 		mov	r1, #1
 1241 0018 FFF7FEFF 		bl	Codec_WriteRegister
 1242 001c 0346     		mov	r3, r0
 1243 001e 7A68     		ldr	r2, [r7, #4]
 1244 0020 D318     		adds	r3, r2, r3
 1245 0022 7B60     		str	r3, [r7, #4]
 698:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 699:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize all use GPIOs */
 700:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_GPIO_DeInit();
 1246              		.loc 2 700 0
 1247 0024 FFF7FEFF 		bl	Codec_GPIO_DeInit
 701:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 702:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the Codec control interface */
 703:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_CtrlInterface_DeInit();
 1248              		.loc 2 703 0
 1249 0028 FFF7FEFF 		bl	Codec_CtrlInterface_DeInit
 704:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 705:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize the Codec audio interface (I2S) */
 706:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_AudioInterface_DeInit(); 
 1250              		.loc 2 706 0
 1251 002c FFF7FEFF 		bl	Codec_AudioInterface_DeInit
 707:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 708:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return communication control value */
 709:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;  
 1252              		.loc 2 709 0
 1253 0030 7B68     		ldr	r3, [r7, #4]
 710:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1254              		.loc 2 710 0
 1255 0032 1846     		mov	r0, r3
 1256 0034 07F10807 		add	r7, r7, #8
 1257 0038 BD46     		mov	sp, r7
 1258 003a 80BD     		pop	{r7, pc}
 1259              		.cfi_endproc
 1260              	.LFE123:
 1262              		.section	.text.Codec_Play,"ax",%progbits
 1263              		.align	2
 1264              		.thumb
 1265              		.thumb_func
 1267              	Codec_Play:
 1268              	.LFB124:
 711:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 712:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 713:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Start the audio Codec play feature.
 714:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @note   For this codec no Play options are required.
 715:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 716:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 717:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 718:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Play(void)
 719:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1269              		.loc 2 719 0
 1270              		.cfi_startproc
 1271              		@ args = 0, pretend = 0, frame = 0
 1272              		@ frame_needed = 1, uses_anonymous_args = 0
 1273              		@ link register save eliminated.
 1274 0000 80B4     		push	{r7}
 1275              	.LCFI40:
 1276              		.cfi_def_cfa_offset 4
 1277              		.cfi_offset 7, -4
 1278 0002 00AF     		add	r7, sp, #0
 1279              	.LCFI41:
 1280              		.cfi_def_cfa_register 7
 720:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* 
 721:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      No actions required on Codec level for play command
 722:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      */  
 723:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 724:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return communication control value */
 725:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return 0;  
 1281              		.loc 2 725 0
 1282 0004 4FF00003 		mov	r3, #0
 726:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1283              		.loc 2 726 0
 1284 0008 1846     		mov	r0, r3
 1285 000a BD46     		mov	sp, r7
 1286 000c 80BC     		pop	{r7}
 1287 000e 7047     		bx	lr
 1288              		.cfi_endproc
 1289              	.LFE124:
 1291              		.section	.text.Codec_PauseResume,"ax",%progbits
 1292              		.align	2
 1293              		.thumb
 1294              		.thumb_func
 1296              	Codec_PauseResume:
 1297              	.LFB125:
 727:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 728:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 729:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Pauses and resumes playing on the audio codec.
 730:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
 731:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         from 0) to resume. 
 732:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 733:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 734:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_PauseResume(uint32_t Cmd)
 735:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1298              		.loc 2 735 0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 16
 1301              		@ frame_needed = 1, uses_anonymous_args = 0
 1302 0000 80B5     		push	{r7, lr}
 1303              	.LCFI42:
 1304              		.cfi_def_cfa_offset 8
 1305              		.cfi_offset 14, -4
 1306              		.cfi_offset 7, -8
 1307 0002 84B0     		sub	sp, sp, #16
 1308              	.LCFI43:
 1309              		.cfi_def_cfa_offset 24
 1310 0004 00AF     		add	r7, sp, #0
 1311              	.LCFI44:
 1312              		.cfi_def_cfa_register 7
 1313 0006 7860     		str	r0, [r7, #4]
 736:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0;   
 1314              		.loc 2 736 0
 1315 0008 4FF00003 		mov	r3, #0
 1316 000c FB60     		str	r3, [r7, #12]
 737:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 738:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Pause the audio file playing */
 739:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Cmd == AUDIO_PAUSE)
 1317              		.loc 2 739 0
 1318 000e 7B68     		ldr	r3, [r7, #4]
 1319 0010 002B     		cmp	r3, #0
 1320 0012 12D1     		bne	.L39
 740:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   { 
 741:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Mute the output first */
 742:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_Mute(AUDIO_MUTE_ON);
 1321              		.loc 2 742 0
 1322 0014 4FF00100 		mov	r0, #1
 1323 0018 FFF7FEFF 		bl	Codec_Mute
 1324 001c 0346     		mov	r3, r0
 1325 001e FA68     		ldr	r2, [r7, #12]
 1326 0020 D318     		adds	r3, r2, r3
 1327 0022 FB60     		str	r3, [r7, #12]
 743:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 744:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Put the Codec in Power save mode */    
 745:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x02, 0x01);    
 1328              		.loc 2 745 0
 1329 0024 4FF00200 		mov	r0, #2
 1330 0028 4FF00101 		mov	r1, #1
 1331 002c FFF7FEFF 		bl	Codec_WriteRegister
 1332 0030 0346     		mov	r3, r0
 1333 0032 FA68     		ldr	r2, [r7, #12]
 1334 0034 D318     		adds	r3, r2, r3
 1335 0036 FB60     		str	r3, [r7, #12]
 1336 0038 20E0     		b	.L40
 1337              	.L39:
 746:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 747:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else /* AUDIO_RESUME */
 748:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 749:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Unmute the output first */
 750:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_Mute(AUDIO_MUTE_OFF);
 1338              		.loc 2 750 0
 1339 003a 4FF00000 		mov	r0, #0
 1340 003e FFF7FEFF 		bl	Codec_Mute
 1341 0042 0346     		mov	r3, r0
 1342 0044 FA68     		ldr	r2, [r7, #12]
 1343 0046 D318     		adds	r3, r2, r3
 1344 0048 FB60     		str	r3, [r7, #12]
 751:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 752:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x04, OutputDev);
 1345              		.loc 2 752 0
 1346 004a 40F20003 		movw	r3, #:lower16:OutputDev
 1347 004e C0F20003 		movt	r3, #:upper16:OutputDev
 1348 0052 1B78     		ldrb	r3, [r3, #0]
 1349 0054 DBB2     		uxtb	r3, r3
 1350 0056 4FF00400 		mov	r0, #4
 1351 005a 1946     		mov	r1, r3
 1352 005c FFF7FEFF 		bl	Codec_WriteRegister
 1353 0060 0346     		mov	r3, r0
 1354 0062 FA68     		ldr	r2, [r7, #12]
 1355 0064 D318     		adds	r3, r2, r3
 1356 0066 FB60     		str	r3, [r7, #12]
 753:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 754:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Exit the Power save mode */
 755:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x02, 0x9E); 
 1357              		.loc 2 755 0
 1358 0068 4FF00200 		mov	r0, #2
 1359 006c 4FF09E01 		mov	r1, #158
 1360 0070 FFF7FEFF 		bl	Codec_WriteRegister
 1361 0074 0346     		mov	r3, r0
 1362 0076 FA68     		ldr	r2, [r7, #12]
 1363 0078 D318     		adds	r3, r2, r3
 1364 007a FB60     		str	r3, [r7, #12]
 1365              	.L40:
 756:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 757:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 758:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;
 1366              		.loc 2 758 0
 1367 007c FB68     		ldr	r3, [r7, #12]
 759:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1368              		.loc 2 759 0
 1369 007e 1846     		mov	r0, r3
 1370 0080 07F11007 		add	r7, r7, #16
 1371 0084 BD46     		mov	sp, r7
 1372 0086 80BD     		pop	{r7, pc}
 1373              		.cfi_endproc
 1374              	.LFE125:
 1376              		.section	.text.Codec_Stop,"ax",%progbits
 1377              		.align	2
 1378              		.thumb
 1379              		.thumb_func
 1381              	Codec_Stop:
 1382              	.LFB126:
 760:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 761:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 762:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Stops audio Codec playing. It powers down the codec.
 763:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  CodecPdwnMode: selects the  power down mode.
 764:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          - CODEC_PDWN_SW: only mutes the audio codec. When resuming from this 
 765:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                           mode the codec keeps the previous initialization
 766:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                           (no need to re-Initialize the codec registers).
 767:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *          - CODEC_PDWN_HW: Physically power down the codec. When resuming from this
 768:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                           mode, the codec is set to default configuration 
 769:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                           (user should re-Initialize the codec in order to 
 770:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *                            play again the audio stream).
 771:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 772:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 773:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Stop(uint32_t CodecPdwnMode)
 774:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1383              		.loc 2 774 0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 16
 1386              		@ frame_needed = 1, uses_anonymous_args = 0
 1387 0000 80B5     		push	{r7, lr}
 1388              	.LCFI45:
 1389              		.cfi_def_cfa_offset 8
 1390              		.cfi_offset 14, -4
 1391              		.cfi_offset 7, -8
 1392 0002 84B0     		sub	sp, sp, #16
 1393              	.LCFI46:
 1394              		.cfi_def_cfa_offset 24
 1395 0004 00AF     		add	r7, sp, #0
 1396              	.LCFI47:
 1397              		.cfi_def_cfa_register 7
 1398 0006 7860     		str	r0, [r7, #4]
 775:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0;   
 1399              		.loc 2 775 0
 1400 0008 4FF00003 		mov	r3, #0
 1401 000c FB60     		str	r3, [r7, #12]
 776:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 777:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Mute the output first */
 778:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Codec_Mute(AUDIO_MUTE_ON);
 1402              		.loc 2 778 0
 1403 000e 4FF00100 		mov	r0, #1
 1404 0012 FFF7FEFF 		bl	Codec_Mute
 779:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 780:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CodecPdwnMode == CODEC_PDWN_SW)
 1405              		.loc 2 780 0
 1406 0016 7B68     		ldr	r3, [r7, #4]
 1407 0018 022B     		cmp	r3, #2
 1408 001a 0AD1     		bne	.L42
 781:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {    
 782:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
 783:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x02, 0x9F);
 1409              		.loc 2 783 0
 1410 001c 4FF00200 		mov	r0, #2
 1411 0020 4FF09F01 		mov	r1, #159
 1412 0024 FFF7FEFF 		bl	Codec_WriteRegister
 1413 0028 0346     		mov	r3, r0
 1414 002a FA68     		ldr	r2, [r7, #12]
 1415 002c D318     		adds	r3, r2, r3
 1416 002e FB60     		str	r3, [r7, #12]
 1417 0030 17E0     		b	.L43
 1418              	.L42:
 784:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 785:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else /* CODEC_PDWN_HW */
 786:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   { 
 787:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Power down the DAC components */
 788:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x02, 0x9F);
 1419              		.loc 2 788 0
 1420 0032 4FF00200 		mov	r0, #2
 1421 0036 4FF09F01 		mov	r1, #159
 1422 003a FFF7FEFF 		bl	Codec_WriteRegister
 1423 003e 0346     		mov	r3, r0
 1424 0040 FA68     		ldr	r2, [r7, #12]
 1425 0042 D318     		adds	r3, r2, r3
 1426 0044 FB60     		str	r3, [r7, #12]
 789:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 790:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Wait at least 100us */
 791:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     Delay(0xFFF);
 1427              		.loc 2 791 0
 1428 0046 40F6FF70 		movw	r0, #4095
 1429 004a FFF7FEFF 		bl	Delay
 792:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
 793:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Reset The pin */
 794:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_RESET);
 1430              		.loc 2 794 0
 1431 004e 4FF44060 		mov	r0, #3072
 1432 0052 C4F20200 		movt	r0, 16386
 1433 0056 4FF01001 		mov	r1, #16
 1434 005a 4FF00002 		mov	r2, #0
 1435 005e FFF7FEFF 		bl	GPIO_WriteBit
 1436              	.L43:
 795:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 796:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 797:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;    
 1437              		.loc 2 797 0
 1438 0062 FB68     		ldr	r3, [r7, #12]
 798:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1439              		.loc 2 798 0
 1440 0064 1846     		mov	r0, r3
 1441 0066 07F11007 		add	r7, r7, #16
 1442 006a BD46     		mov	sp, r7
 1443 006c 80BD     		pop	{r7, pc}
 1444              		.cfi_endproc
 1445              	.LFE126:
 1447 006e 00BF     		.section	.text.Codec_VolumeCtrl,"ax",%progbits
 1448              		.align	2
 1449              		.thumb
 1450              		.thumb_func
 1452              	Codec_VolumeCtrl:
 1453              	.LFB127:
 799:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 800:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 801:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Sets higher or lower the codec volume level.
 802:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Volume: a byte value from 0 to 255 (refer to codec registers 
 803:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         description for more details).
 804:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 805:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 806:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_VolumeCtrl(uint8_t Volume)
 807:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1454              		.loc 2 807 0
 1455              		.cfi_startproc
 1456              		@ args = 0, pretend = 0, frame = 16
 1457              		@ frame_needed = 1, uses_anonymous_args = 0
 1458 0000 80B5     		push	{r7, lr}
 1459              	.LCFI48:
 1460              		.cfi_def_cfa_offset 8
 1461              		.cfi_offset 14, -4
 1462              		.cfi_offset 7, -8
 1463 0002 84B0     		sub	sp, sp, #16
 1464              	.LCFI49:
 1465              		.cfi_def_cfa_offset 24
 1466 0004 00AF     		add	r7, sp, #0
 1467              	.LCFI50:
 1468              		.cfi_def_cfa_register 7
 1469 0006 0346     		mov	r3, r0
 1470 0008 FB71     		strb	r3, [r7, #7]
 808:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0;
 1471              		.loc 2 808 0
 1472 000a 4FF00003 		mov	r3, #0
 1473 000e FB60     		str	r3, [r7, #12]
 809:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 810:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Volume > 0xE6)
 1474              		.loc 2 810 0
 1475 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1476 0012 E62B     		cmp	r3, #230
 1477 0014 1AD9     		bls	.L45
 811:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 812:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the Master volume */
 813:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x20, Volume - 0xE7); 
 1478              		.loc 2 813 0
 1479 0016 FB79     		ldrb	r3, [r7, #7]
 1480 0018 03F11903 		add	r3, r3, #25
 1481 001c DBB2     		uxtb	r3, r3
 1482 001e 4FF02000 		mov	r0, #32
 1483 0022 1946     		mov	r1, r3
 1484 0024 FFF7FEFF 		bl	Codec_WriteRegister
 1485 0028 0346     		mov	r3, r0
 1486 002a FA68     		ldr	r2, [r7, #12]
 1487 002c D318     		adds	r3, r2, r3
 1488 002e FB60     		str	r3, [r7, #12]
 814:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x21, Volume - 0xE7);     
 1489              		.loc 2 814 0
 1490 0030 FB79     		ldrb	r3, [r7, #7]
 1491 0032 03F11903 		add	r3, r3, #25
 1492 0036 DBB2     		uxtb	r3, r3
 1493 0038 4FF02100 		mov	r0, #33
 1494 003c 1946     		mov	r1, r3
 1495 003e FFF7FEFF 		bl	Codec_WriteRegister
 1496 0042 0346     		mov	r3, r0
 1497 0044 FA68     		ldr	r2, [r7, #12]
 1498 0046 D318     		adds	r3, r2, r3
 1499 0048 FB60     		str	r3, [r7, #12]
 1500 004a 19E0     		b	.L46
 1501              	.L45:
 815:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 816:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
 817:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 818:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the Master volume */
 819:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x20, Volume + 0x19); 
 1502              		.loc 2 819 0
 1503 004c FB79     		ldrb	r3, [r7, #7]
 1504 004e 03F11903 		add	r3, r3, #25
 1505 0052 DBB2     		uxtb	r3, r3
 1506 0054 4FF02000 		mov	r0, #32
 1507 0058 1946     		mov	r1, r3
 1508 005a FFF7FEFF 		bl	Codec_WriteRegister
 1509 005e 0346     		mov	r3, r0
 1510 0060 FA68     		ldr	r2, [r7, #12]
 1511 0062 D318     		adds	r3, r2, r3
 1512 0064 FB60     		str	r3, [r7, #12]
 820:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x21, Volume + 0x19); 
 1513              		.loc 2 820 0
 1514 0066 FB79     		ldrb	r3, [r7, #7]
 1515 0068 03F11903 		add	r3, r3, #25
 1516 006c DBB2     		uxtb	r3, r3
 1517 006e 4FF02100 		mov	r0, #33
 1518 0072 1946     		mov	r1, r3
 1519 0074 FFF7FEFF 		bl	Codec_WriteRegister
 1520 0078 0346     		mov	r3, r0
 1521 007a FA68     		ldr	r2, [r7, #12]
 1522 007c D318     		adds	r3, r2, r3
 1523 007e FB60     		str	r3, [r7, #12]
 1524              	.L46:
 821:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 822:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 823:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter;  
 1525              		.loc 2 823 0
 1526 0080 FB68     		ldr	r3, [r7, #12]
 824:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1527              		.loc 2 824 0
 1528 0082 1846     		mov	r0, r3
 1529 0084 07F11007 		add	r7, r7, #16
 1530 0088 BD46     		mov	sp, r7
 1531 008a 80BD     		pop	{r7, pc}
 1532              		.cfi_endproc
 1533              	.LFE127:
 1535              		.section	.text.Codec_Mute,"ax",%progbits
 1536              		.align	2
 1537              		.thumb
 1538              		.thumb_func
 1540              	Codec_Mute:
 1541              	.LFB128:
 825:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 826:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 827:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Enables or disables the mute feature on the audio codec.
 828:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
 829:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *             mute mode.
 830:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 831:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 832:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_Mute(uint32_t Cmd)
 833:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1542              		.loc 2 833 0
 1543              		.cfi_startproc
 1544              		@ args = 0, pretend = 0, frame = 16
 1545              		@ frame_needed = 1, uses_anonymous_args = 0
 1546 0000 80B5     		push	{r7, lr}
 1547              	.LCFI51:
 1548              		.cfi_def_cfa_offset 8
 1549              		.cfi_offset 14, -4
 1550              		.cfi_offset 7, -8
 1551 0002 84B0     		sub	sp, sp, #16
 1552              	.LCFI52:
 1553              		.cfi_def_cfa_offset 24
 1554 0004 00AF     		add	r7, sp, #0
 1555              	.LCFI53:
 1556              		.cfi_def_cfa_register 7
 1557 0006 7860     		str	r0, [r7, #4]
 834:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t counter = 0;  
 1558              		.loc 2 834 0
 1559 0008 4FF00003 		mov	r3, #0
 1560 000c FB60     		str	r3, [r7, #12]
 835:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 836:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Set the Mute mode */
 837:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Cmd == AUDIO_MUTE_ON)
 1561              		.loc 2 837 0
 1562 000e 7B68     		ldr	r3, [r7, #4]
 1563 0010 012B     		cmp	r3, #1
 1564 0012 0AD1     		bne	.L48
 838:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 839:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x04, 0xFF);
 1565              		.loc 2 839 0
 1566 0014 4FF00400 		mov	r0, #4
 1567 0018 4FF0FF01 		mov	r1, #255
 1568 001c FFF7FEFF 		bl	Codec_WriteRegister
 1569 0020 0346     		mov	r3, r0
 1570 0022 FA68     		ldr	r2, [r7, #12]
 1571 0024 D318     		adds	r3, r2, r3
 1572 0026 FB60     		str	r3, [r7, #12]
 1573 0028 0EE0     		b	.L49
 1574              	.L48:
 840:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 841:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else /* AUDIO_MUTE_OFF Disable the Mute */
 842:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 843:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     counter += Codec_WriteRegister(0x04, OutputDev);
 1575              		.loc 2 843 0
 1576 002a 40F20003 		movw	r3, #:lower16:OutputDev
 1577 002e C0F20003 		movt	r3, #:upper16:OutputDev
 1578 0032 1B78     		ldrb	r3, [r3, #0]
 1579 0034 DBB2     		uxtb	r3, r3
 1580 0036 4FF00400 		mov	r0, #4
 1581 003a 1946     		mov	r1, r3
 1582 003c FFF7FEFF 		bl	Codec_WriteRegister
 1583 0040 0346     		mov	r3, r0
 1584 0042 FA68     		ldr	r2, [r7, #12]
 1585 0044 D318     		adds	r3, r2, r3
 1586 0046 FB60     		str	r3, [r7, #12]
 1587              	.L49:
 844:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 845:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 846:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return counter; 
 1588              		.loc 2 846 0
 1589 0048 FB68     		ldr	r3, [r7, #12]
 847:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1590              		.loc 2 847 0
 1591 004a 1846     		mov	r0, r3
 1592 004c 07F11007 		add	r7, r7, #16
 1593 0050 BD46     		mov	sp, r7
 1594 0052 80BD     		pop	{r7, pc}
 1595              		.cfi_endproc
 1596              	.LFE128:
 1598              		.section	.text.Codec_Reset,"ax",%progbits
 1599              		.align	2
 1600              		.thumb
 1601              		.thumb_func
 1603              	Codec_Reset:
 1604              	.LFB129:
 848:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 849:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 850:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Resets the audio codec. It restores the default configuration of the 
 851:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         codec (this function shall be called before initializing the codec).
 852:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @note   This function calls an external driver function: The IO Expander driver.
 853:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
 854:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
 855:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 856:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_Reset(void)
 857:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1605              		.loc 2 857 0
 1606              		.cfi_startproc
 1607              		@ args = 0, pretend = 0, frame = 0
 1608              		@ frame_needed = 1, uses_anonymous_args = 0
 1609 0000 80B5     		push	{r7, lr}
 1610              	.LCFI54:
 1611              		.cfi_def_cfa_offset 8
 1612              		.cfi_offset 14, -4
 1613              		.cfi_offset 7, -8
 1614 0002 00AF     		add	r7, sp, #0
 1615              	.LCFI55:
 1616              		.cfi_def_cfa_register 7
 858:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Power Down the codec */
 859:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_RESET);
 1617              		.loc 2 859 0
 1618 0004 4FF44060 		mov	r0, #3072
 1619 0008 C4F20200 		movt	r0, 16386
 1620 000c 4FF01001 		mov	r1, #16
 1621 0010 4FF00002 		mov	r2, #0
 1622 0014 FFF7FEFF 		bl	GPIO_WriteBit
 860:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 861:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* wait for a delay to insure registers erasing */
 862:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   Delay(CODEC_RESET_DELAY); 
 1623              		.loc 2 862 0
 1624 0018 44F6FF70 		movw	r0, #20479
 1625 001c FFF7FEFF 		bl	Delay
 863:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 864:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Power on the codec */
 865:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_WriteBit(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, Bit_SET);
 1626              		.loc 2 865 0
 1627 0020 4FF44060 		mov	r0, #3072
 1628 0024 C4F20200 		movt	r0, 16386
 1629 0028 4FF01001 		mov	r1, #16
 1630 002c 4FF00102 		mov	r2, #1
 1631 0030 FFF7FEFF 		bl	GPIO_WriteBit
 866:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1632              		.loc 2 866 0
 1633 0034 80BD     		pop	{r7, pc}
 1634              		.cfi_endproc
 1635              	.LFE129:
 1637 0036 00BF     		.section	.text.Codec_WriteRegister,"ax",%progbits
 1638              		.align	2
 1639              		.thumb
 1640              		.thumb_func
 1642              	Codec_WriteRegister:
 1643              	.LFB130:
 867:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 868:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 869:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Writes a Byte to a given register into the audio codec through the 
 870:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****             control interface (I2C)
 871:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  RegisterAddr: The address (location) of the register to be written.
 872:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  RegisterValue: the Byte value to be written into destination register.
 873:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval 0 if correct communication, else wrong communication
 874:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 875:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_WriteRegister(uint8_t RegisterAddr, uint8_t RegisterValue)
 876:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1644              		.loc 2 876 0
 1645              		.cfi_startproc
 1646              		@ args = 0, pretend = 0, frame = 16
 1647              		@ frame_needed = 1, uses_anonymous_args = 0
 1648 0000 80B5     		push	{r7, lr}
 1649              	.LCFI56:
 1650              		.cfi_def_cfa_offset 8
 1651              		.cfi_offset 14, -4
 1652              		.cfi_offset 7, -8
 1653 0002 84B0     		sub	sp, sp, #16
 1654              	.LCFI57:
 1655              		.cfi_def_cfa_offset 24
 1656 0004 00AF     		add	r7, sp, #0
 1657              	.LCFI58:
 1658              		.cfi_def_cfa_register 7
 1659 0006 0246     		mov	r2, r0
 1660 0008 0B46     		mov	r3, r1
 1661 000a FA71     		strb	r2, [r7, #7]
 1662 000c BB71     		strb	r3, [r7, #6]
 877:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t result = 0;
 1663              		.loc 2 877 0
 1664 000e 4FF00003 		mov	r3, #0
 1665 0012 FB60     		str	r3, [r7, #12]
 878:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 879:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< While the bus is busy */
 880:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_LONG_TIMEOUT;
 1666              		.loc 2 880 0
 1667 0014 40F20003 		movw	r3, #:lower16:CODECTimeout
 1668 0018 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1669 001c 4FF49612 		mov	r2, #1228800
 1670 0020 1A60     		str	r2, [r3, #0]
 881:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 1671              		.loc 2 881 0
 1672 0022 16E0     		b	.L52
 1673              	.L54:
 882:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 883:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1674              		.loc 2 883 0
 1675 0024 40F20003 		movw	r3, #:lower16:CODECTimeout
 1676 0028 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1677 002c 1B68     		ldr	r3, [r3, #0]
 1678 002e 002B     		cmp	r3, #0
 1679 0030 14BF     		ite	ne
 1680 0032 0022     		movne	r2, #0
 1681 0034 0122     		moveq	r2, #1
 1682 0036 D2B2     		uxtb	r2, r2
 1683 0038 03F1FF31 		add	r1, r3, #-1
 1684 003c 40F20003 		movw	r3, #:lower16:CODECTimeout
 1685 0040 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1686 0044 1960     		str	r1, [r3, #0]
 1687 0046 002A     		cmp	r2, #0
 1688 0048 03D0     		beq	.L52
 1689              		.loc 2 883 0 is_stmt 0 discriminator 1
 1690 004a FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1691 004e 0346     		mov	r3, r0
 1692 0050 EEE0     		b	.L53
 1693              	.L52:
 881:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 1694              		.loc 2 881 0 is_stmt 1 discriminator 1
 1695 0052 4FF4A840 		mov	r0, #21504
 1696 0056 C4F20000 		movt	r0, 16384
 1697 005a 4FF40031 		mov	r1, #131072
 1698 005e FFF7FEFF 		bl	I2C_GetFlagStatus
 1699 0062 0346     		mov	r3, r0
 1700 0064 002B     		cmp	r3, #0
 1701 0066 DDD1     		bne	.L54
 884:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 885:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 886:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Start the config sequence */
 887:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_GenerateSTART(CODEC_I2C, ENABLE);
 1702              		.loc 2 887 0
 1703 0068 4FF4A840 		mov	r0, #21504
 1704 006c C4F20000 		movt	r0, 16384
 1705 0070 4FF00101 		mov	r1, #1
 1706 0074 FFF7FEFF 		bl	I2C_GenerateSTART
 888:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 889:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV5 and clear it */
 890:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 1707              		.loc 2 890 0
 1708 0078 40F20003 		movw	r3, #:lower16:CODECTimeout
 1709 007c C0F20003 		movt	r3, #:upper16:CODECTimeout
 1710 0080 4FF48052 		mov	r2, #4096
 1711 0084 1A60     		str	r2, [r3, #0]
 891:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 1712              		.loc 2 891 0
 1713 0086 16E0     		b	.L55
 1714              	.L56:
 892:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 893:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1715              		.loc 2 893 0
 1716 0088 40F20003 		movw	r3, #:lower16:CODECTimeout
 1717 008c C0F20003 		movt	r3, #:upper16:CODECTimeout
 1718 0090 1B68     		ldr	r3, [r3, #0]
 1719 0092 002B     		cmp	r3, #0
 1720 0094 14BF     		ite	ne
 1721 0096 0022     		movne	r2, #0
 1722 0098 0122     		moveq	r2, #1
 1723 009a D2B2     		uxtb	r2, r2
 1724 009c 03F1FF31 		add	r1, r3, #-1
 1725 00a0 40F20003 		movw	r3, #:lower16:CODECTimeout
 1726 00a4 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1727 00a8 1960     		str	r1, [r3, #0]
 1728 00aa 002A     		cmp	r2, #0
 1729 00ac 03D0     		beq	.L55
 1730              		.loc 2 893 0 is_stmt 0 discriminator 1
 1731 00ae FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1732 00b2 0346     		mov	r3, r0
 1733 00b4 BCE0     		b	.L53
 1734              	.L55:
 891:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 1735              		.loc 2 891 0 is_stmt 1 discriminator 1
 1736 00b6 4FF4A840 		mov	r0, #21504
 1737 00ba C4F20000 		movt	r0, 16384
 1738 00be 4FF00101 		mov	r1, #1
 1739 00c2 C0F20301 		movt	r1, 3
 1740 00c6 FFF7FEFF 		bl	I2C_CheckEvent
 1741 00ca 0346     		mov	r3, r0
 1742 00cc 002B     		cmp	r3, #0
 1743 00ce DBD0     		beq	.L56
 894:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 895:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 896:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Transmit the slave address and enable writing operation */
 897:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 1744              		.loc 2 897 0
 1745 00d0 4FF4A840 		mov	r0, #21504
 1746 00d4 C4F20000 		movt	r0, 16384
 1747 00d8 4FF09401 		mov	r1, #148
 1748 00dc 4FF00002 		mov	r2, #0
 1749 00e0 FFF7FEFF 		bl	I2C_Send7bitAddress
 898:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 899:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV6 and clear it */
 900:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 1750              		.loc 2 900 0
 1751 00e4 40F20003 		movw	r3, #:lower16:CODECTimeout
 1752 00e8 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1753 00ec 4FF48052 		mov	r2, #4096
 1754 00f0 1A60     		str	r2, [r3, #0]
 901:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 1755              		.loc 2 901 0
 1756 00f2 16E0     		b	.L57
 1757              	.L58:
 902:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 903:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1758              		.loc 2 903 0
 1759 00f4 40F20003 		movw	r3, #:lower16:CODECTimeout
 1760 00f8 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1761 00fc 1B68     		ldr	r3, [r3, #0]
 1762 00fe 002B     		cmp	r3, #0
 1763 0100 14BF     		ite	ne
 1764 0102 0022     		movne	r2, #0
 1765 0104 0122     		moveq	r2, #1
 1766 0106 D2B2     		uxtb	r2, r2
 1767 0108 03F1FF31 		add	r1, r3, #-1
 1768 010c 40F20003 		movw	r3, #:lower16:CODECTimeout
 1769 0110 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1770 0114 1960     		str	r1, [r3, #0]
 1771 0116 002A     		cmp	r2, #0
 1772 0118 03D0     		beq	.L57
 1773              		.loc 2 903 0 is_stmt 0 discriminator 1
 1774 011a FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1775 011e 0346     		mov	r3, r0
 1776 0120 86E0     		b	.L53
 1777              	.L57:
 901:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 1778              		.loc 2 901 0 is_stmt 1 discriminator 1
 1779 0122 4FF4A840 		mov	r0, #21504
 1780 0126 C4F20000 		movt	r0, 16384
 1781 012a 4FF08201 		mov	r1, #130
 1782 012e C0F20701 		movt	r1, 7
 1783 0132 FFF7FEFF 		bl	I2C_CheckEvent
 1784 0136 0346     		mov	r3, r0
 1785 0138 002B     		cmp	r3, #0
 1786 013a DBD0     		beq	.L58
 904:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 905:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 906:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Transmit the first address for write operation */
 907:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_SendData(CODEC_I2C, RegisterAddr);
 1787              		.loc 2 907 0
 1788 013c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1789 013e 4FF4A840 		mov	r0, #21504
 1790 0142 C4F20000 		movt	r0, 16384
 1791 0146 1946     		mov	r1, r3
 1792 0148 FFF7FEFF 		bl	I2C_SendData
 908:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 909:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV8 and clear it */
 910:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 1793              		.loc 2 910 0
 1794 014c 40F20003 		movw	r3, #:lower16:CODECTimeout
 1795 0150 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1796 0154 4FF48052 		mov	r2, #4096
 1797 0158 1A60     		str	r2, [r3, #0]
 911:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 1798              		.loc 2 911 0
 1799 015a 16E0     		b	.L59
 1800              	.L60:
 912:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 913:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1801              		.loc 2 913 0
 1802 015c 40F20003 		movw	r3, #:lower16:CODECTimeout
 1803 0160 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1804 0164 1B68     		ldr	r3, [r3, #0]
 1805 0166 002B     		cmp	r3, #0
 1806 0168 14BF     		ite	ne
 1807 016a 0022     		movne	r2, #0
 1808 016c 0122     		moveq	r2, #1
 1809 016e D2B2     		uxtb	r2, r2
 1810 0170 03F1FF31 		add	r1, r3, #-1
 1811 0174 40F20003 		movw	r3, #:lower16:CODECTimeout
 1812 0178 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1813 017c 1960     		str	r1, [r3, #0]
 1814 017e 002A     		cmp	r2, #0
 1815 0180 03D0     		beq	.L59
 1816              		.loc 2 913 0 is_stmt 0 discriminator 1
 1817 0182 FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1818 0186 0346     		mov	r3, r0
 1819 0188 52E0     		b	.L53
 1820              	.L59:
 911:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTING))
 1821              		.loc 2 911 0 is_stmt 1 discriminator 1
 1822 018a 4FF4A840 		mov	r0, #21504
 1823 018e C4F20000 		movt	r0, 16384
 1824 0192 4FF08001 		mov	r1, #128
 1825 0196 C0F20701 		movt	r1, 7
 1826 019a FFF7FEFF 		bl	I2C_CheckEvent
 1827 019e 0346     		mov	r3, r0
 1828 01a0 002B     		cmp	r3, #0
 1829 01a2 DBD0     		beq	.L60
 914:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 915:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 916:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Prepare the register value to be sent */
 917:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_SendData(CODEC_I2C, RegisterValue);
 1830              		.loc 2 917 0
 1831 01a4 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1832 01a6 4FF4A840 		mov	r0, #21504
 1833 01aa C4F20000 		movt	r0, 16384
 1834 01ae 1946     		mov	r1, r3
 1835 01b0 FFF7FEFF 		bl	I2C_SendData
 918:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 919:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Wait till all data have been physically transferred on the bus */
 920:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_LONG_TIMEOUT;
 1836              		.loc 2 920 0
 1837 01b4 40F20003 		movw	r3, #:lower16:CODECTimeout
 1838 01b8 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1839 01bc 4FF49612 		mov	r2, #1228800
 1840 01c0 1A60     		str	r2, [r3, #0]
 921:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 1841              		.loc 2 921 0
 1842 01c2 14E0     		b	.L61
 1843              	.L62:
 922:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 923:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) Codec_TIMEOUT_UserCallback();
 1844              		.loc 2 923 0
 1845 01c4 40F20003 		movw	r3, #:lower16:CODECTimeout
 1846 01c8 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1847 01cc 1B68     		ldr	r3, [r3, #0]
 1848 01ce 002B     		cmp	r3, #0
 1849 01d0 14BF     		ite	ne
 1850 01d2 0022     		movne	r2, #0
 1851 01d4 0122     		moveq	r2, #1
 1852 01d6 D2B2     		uxtb	r2, r2
 1853 01d8 03F1FF31 		add	r1, r3, #-1
 1854 01dc 40F20003 		movw	r3, #:lower16:CODECTimeout
 1855 01e0 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1856 01e4 1960     		str	r1, [r3, #0]
 1857 01e6 002A     		cmp	r2, #0
 1858 01e8 01D0     		beq	.L61
 1859              		.loc 2 923 0 is_stmt 0 discriminator 1
 1860 01ea FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1861              	.L61:
 921:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(!I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF))
 1862              		.loc 2 921 0 is_stmt 1 discriminator 1
 1863 01ee 4FF4A840 		mov	r0, #21504
 1864 01f2 C4F20000 		movt	r0, 16384
 1865 01f6 4FF00401 		mov	r1, #4
 1866 01fa C1F20001 		movt	r1, 4096
 1867 01fe FFF7FEFF 		bl	I2C_GetFlagStatus
 1868 0202 0346     		mov	r3, r0
 1869 0204 002B     		cmp	r3, #0
 1870 0206 DDD0     		beq	.L62
 924:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 925:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 926:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* End the configuration sequence */
 927:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_GenerateSTOP(CODEC_I2C, ENABLE);  
 1871              		.loc 2 927 0
 1872 0208 4FF4A840 		mov	r0, #21504
 1873 020c C4F20000 		movt	r0, 16384
 1874 0210 4FF00101 		mov	r1, #1
 1875 0214 FFF7FEFF 		bl	I2C_GenerateSTOP
 928:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 929:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef VERIFY_WRITTENDATA
 930:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Verify that the data has been correctly written */  
 931:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   result = (Codec_ReadRegister(RegisterAddr) == RegisterValue)? 0:1;
 1876              		.loc 2 931 0
 1877 0218 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1878 021a 1846     		mov	r0, r3
 1879 021c FFF7FEFF 		bl	Codec_ReadRegister
 1880 0220 0246     		mov	r2, r0
 1881 0222 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1882 0224 9A42     		cmp	r2, r3
 1883 0226 0CBF     		ite	eq
 1884 0228 0023     		moveq	r3, #0
 1885 022a 0123     		movne	r3, #1
 1886 022c FB60     		str	r3, [r7, #12]
 932:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* VERIFY_WRITTENDATA */
 933:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 934:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return the verifying value: 0 (Passed) or 1 (Failed) */
 935:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return result;  
 1887              		.loc 2 935 0
 1888 022e FB68     		ldr	r3, [r7, #12]
 1889              	.L53:
 936:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 1890              		.loc 2 936 0
 1891 0230 1846     		mov	r0, r3
 1892 0232 07F11007 		add	r7, r7, #16
 1893 0236 BD46     		mov	sp, r7
 1894 0238 80BD     		pop	{r7, pc}
 1895              		.cfi_endproc
 1896              	.LFE130:
 1898 023a 00BF     		.section	.text.Codec_ReadRegister,"ax",%progbits
 1899              		.align	2
 1900              		.thumb
 1901              		.thumb_func
 1903              	Codec_ReadRegister:
 1904              	.LFB131:
 937:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 938:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
 939:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Reads and returns the value of an audio codec register through the
 940:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         control interface (I2C).
 941:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  RegisterAddr: Address of the register to be read.
 942:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval Value of the register to be read or dummy value if the communication
 943:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         fails.
 944:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
 945:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static uint32_t Codec_ReadRegister(uint8_t RegisterAddr)
 946:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 1905              		.loc 2 946 0
 1906              		.cfi_startproc
 1907              		@ args = 0, pretend = 0, frame = 16
 1908              		@ frame_needed = 1, uses_anonymous_args = 0
 1909 0000 80B5     		push	{r7, lr}
 1910              	.LCFI59:
 1911              		.cfi_def_cfa_offset 8
 1912              		.cfi_offset 14, -4
 1913              		.cfi_offset 7, -8
 1914 0002 84B0     		sub	sp, sp, #16
 1915              	.LCFI60:
 1916              		.cfi_def_cfa_offset 24
 1917 0004 00AF     		add	r7, sp, #0
 1918              	.LCFI61:
 1919              		.cfi_def_cfa_register 7
 1920 0006 0346     		mov	r3, r0
 1921 0008 FB71     		strb	r3, [r7, #7]
 947:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   uint32_t result = 0;
 1922              		.loc 2 947 0
 1923 000a 4FF00003 		mov	r3, #0
 1924 000e FB60     		str	r3, [r7, #12]
 948:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 949:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< While the bus is busy */
 950:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_LONG_TIMEOUT;
 1925              		.loc 2 950 0
 1926 0010 40F20003 		movw	r3, #:lower16:CODECTimeout
 1927 0014 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1928 0018 4FF49612 		mov	r2, #1228800
 1929 001c 1A60     		str	r2, [r3, #0]
 951:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 1930              		.loc 2 951 0
 1931 001e 16E0     		b	.L64
 1932              	.L66:
 952:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 953:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1933              		.loc 2 953 0
 1934 0020 40F20003 		movw	r3, #:lower16:CODECTimeout
 1935 0024 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1936 0028 1B68     		ldr	r3, [r3, #0]
 1937 002a 002B     		cmp	r3, #0
 1938 002c 14BF     		ite	ne
 1939 002e 0022     		movne	r2, #0
 1940 0030 0122     		moveq	r2, #1
 1941 0032 D2B2     		uxtb	r2, r2
 1942 0034 03F1FF31 		add	r1, r3, #-1
 1943 0038 40F20003 		movw	r3, #:lower16:CODECTimeout
 1944 003c C0F20003 		movt	r3, #:upper16:CODECTimeout
 1945 0040 1960     		str	r1, [r3, #0]
 1946 0042 002A     		cmp	r2, #0
 1947 0044 03D0     		beq	.L64
 1948              		.loc 2 953 0 is_stmt 0 discriminator 1
 1949 0046 FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1950 004a 0346     		mov	r3, r0
 1951 004c 97E1     		b	.L65
 1952              	.L64:
 951:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BUSY))
 1953              		.loc 2 951 0 is_stmt 1 discriminator 1
 1954 004e 4FF4A840 		mov	r0, #21504
 1955 0052 C4F20000 		movt	r0, 16384
 1956 0056 4FF40031 		mov	r1, #131072
 1957 005a FFF7FEFF 		bl	I2C_GetFlagStatus
 1958 005e 0346     		mov	r3, r0
 1959 0060 002B     		cmp	r3, #0
 1960 0062 DDD1     		bne	.L66
 954:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 955:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 956:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Start the config sequence */
 957:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_GenerateSTART(CODEC_I2C, ENABLE);
 1961              		.loc 2 957 0
 1962 0064 4FF4A840 		mov	r0, #21504
 1963 0068 C4F20000 		movt	r0, 16384
 1964 006c 4FF00101 		mov	r1, #1
 1965 0070 FFF7FEFF 		bl	I2C_GenerateSTART
 958:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 959:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV5 and clear it */
 960:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 1966              		.loc 2 960 0
 1967 0074 40F20003 		movw	r3, #:lower16:CODECTimeout
 1968 0078 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1969 007c 4FF48052 		mov	r2, #4096
 1970 0080 1A60     		str	r2, [r3, #0]
 961:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 1971              		.loc 2 961 0
 1972 0082 16E0     		b	.L67
 1973              	.L68:
 962:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 963:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 1974              		.loc 2 963 0
 1975 0084 40F20003 		movw	r3, #:lower16:CODECTimeout
 1976 0088 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1977 008c 1B68     		ldr	r3, [r3, #0]
 1978 008e 002B     		cmp	r3, #0
 1979 0090 14BF     		ite	ne
 1980 0092 0022     		movne	r2, #0
 1981 0094 0122     		moveq	r2, #1
 1982 0096 D2B2     		uxtb	r2, r2
 1983 0098 03F1FF31 		add	r1, r3, #-1
 1984 009c 40F20003 		movw	r3, #:lower16:CODECTimeout
 1985 00a0 C0F20003 		movt	r3, #:upper16:CODECTimeout
 1986 00a4 1960     		str	r1, [r3, #0]
 1987 00a6 002A     		cmp	r2, #0
 1988 00a8 03D0     		beq	.L67
 1989              		.loc 2 963 0 is_stmt 0 discriminator 1
 1990 00aa FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 1991 00ae 0346     		mov	r3, r0
 1992 00b0 65E1     		b	.L65
 1993              	.L67:
 961:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 1994              		.loc 2 961 0 is_stmt 1 discriminator 1
 1995 00b2 4FF4A840 		mov	r0, #21504
 1996 00b6 C4F20000 		movt	r0, 16384
 1997 00ba 4FF00101 		mov	r1, #1
 1998 00be C0F20301 		movt	r1, 3
 1999 00c2 FFF7FEFF 		bl	I2C_CheckEvent
 2000 00c6 0346     		mov	r3, r0
 2001 00c8 002B     		cmp	r3, #0
 2002 00ca DBD0     		beq	.L68
 964:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 965:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 966:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Transmit the slave address and enable writing operation */
 967:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Transmitter);
 2003              		.loc 2 967 0
 2004 00cc 4FF4A840 		mov	r0, #21504
 2005 00d0 C4F20000 		movt	r0, 16384
 2006 00d4 4FF09401 		mov	r1, #148
 2007 00d8 4FF00002 		mov	r2, #0
 2008 00dc FFF7FEFF 		bl	I2C_Send7bitAddress
 968:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 969:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV6 and clear it */
 970:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 2009              		.loc 2 970 0
 2010 00e0 40F20003 		movw	r3, #:lower16:CODECTimeout
 2011 00e4 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2012 00e8 4FF48052 		mov	r2, #4096
 2013 00ec 1A60     		str	r2, [r3, #0]
 971:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 2014              		.loc 2 971 0
 2015 00ee 16E0     		b	.L69
 2016              	.L70:
 972:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 973:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 2017              		.loc 2 973 0
 2018 00f0 40F20003 		movw	r3, #:lower16:CODECTimeout
 2019 00f4 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2020 00f8 1B68     		ldr	r3, [r3, #0]
 2021 00fa 002B     		cmp	r3, #0
 2022 00fc 14BF     		ite	ne
 2023 00fe 0022     		movne	r2, #0
 2024 0100 0122     		moveq	r2, #1
 2025 0102 D2B2     		uxtb	r2, r2
 2026 0104 03F1FF31 		add	r1, r3, #-1
 2027 0108 40F20003 		movw	r3, #:lower16:CODECTimeout
 2028 010c C0F20003 		movt	r3, #:upper16:CODECTimeout
 2029 0110 1960     		str	r1, [r3, #0]
 2030 0112 002A     		cmp	r2, #0
 2031 0114 03D0     		beq	.L69
 2032              		.loc 2 973 0 is_stmt 0 discriminator 1
 2033 0116 FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 2034 011a 0346     		mov	r3, r0
 2035 011c 2FE1     		b	.L65
 2036              	.L69:
 971:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED))
 2037              		.loc 2 971 0 is_stmt 1 discriminator 1
 2038 011e 4FF4A840 		mov	r0, #21504
 2039 0122 C4F20000 		movt	r0, 16384
 2040 0126 4FF08201 		mov	r1, #130
 2041 012a C0F20701 		movt	r1, 7
 2042 012e FFF7FEFF 		bl	I2C_CheckEvent
 2043 0132 0346     		mov	r3, r0
 2044 0134 002B     		cmp	r3, #0
 2045 0136 DBD0     		beq	.L70
 974:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 975:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 976:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Transmit the register address to be read */
 977:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_SendData(CODEC_I2C, RegisterAddr);
 2046              		.loc 2 977 0
 2047 0138 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2048 013a 4FF4A840 		mov	r0, #21504
 2049 013e C4F20000 		movt	r0, 16384
 2050 0142 1946     		mov	r1, r3
 2051 0144 FFF7FEFF 		bl	I2C_SendData
 978:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
 979:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Test on EV8 and clear it */
 980:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 2052              		.loc 2 980 0
 2053 0148 40F20003 		movw	r3, #:lower16:CODECTimeout
 2054 014c C0F20003 		movt	r3, #:upper16:CODECTimeout
 2055 0150 4FF48052 		mov	r2, #4096
 2056 0154 1A60     		str	r2, [r3, #0]
 981:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 2057              		.loc 2 981 0
 2058 0156 16E0     		b	.L71
 2059              	.L72:
 982:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 983:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 2060              		.loc 2 983 0
 2061 0158 40F20003 		movw	r3, #:lower16:CODECTimeout
 2062 015c C0F20003 		movt	r3, #:upper16:CODECTimeout
 2063 0160 1B68     		ldr	r3, [r3, #0]
 2064 0162 002B     		cmp	r3, #0
 2065 0164 14BF     		ite	ne
 2066 0166 0022     		movne	r2, #0
 2067 0168 0122     		moveq	r2, #1
 2068 016a D2B2     		uxtb	r2, r2
 2069 016c 03F1FF31 		add	r1, r3, #-1
 2070 0170 40F20003 		movw	r3, #:lower16:CODECTimeout
 2071 0174 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2072 0178 1960     		str	r1, [r3, #0]
 2073 017a 002A     		cmp	r2, #0
 2074 017c 03D0     		beq	.L71
 2075              		.loc 2 983 0 is_stmt 0 discriminator 1
 2076 017e FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 2077 0182 0346     		mov	r3, r0
 2078 0184 FBE0     		b	.L65
 2079              	.L71:
 981:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_BTF) == RESET)
 2080              		.loc 2 981 0 is_stmt 1 discriminator 1
 2081 0186 4FF4A840 		mov	r0, #21504
 2082 018a C4F20000 		movt	r0, 16384
 2083 018e 4FF00401 		mov	r1, #4
 2084 0192 C1F20001 		movt	r1, 4096
 2085 0196 FFF7FEFF 		bl	I2C_GetFlagStatus
 2086 019a 0346     		mov	r3, r0
 2087 019c 002B     		cmp	r3, #0
 2088 019e DBD0     		beq	.L72
 984:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 985:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 986:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Send START condition a second time */  
 987:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_GenerateSTART(CODEC_I2C, ENABLE);
 2089              		.loc 2 987 0
 2090 01a0 4FF4A840 		mov	r0, #21504
 2091 01a4 C4F20000 		movt	r0, 16384
 2092 01a8 4FF00101 		mov	r1, #1
 2093 01ac FFF7FEFF 		bl	I2C_GenerateSTART
 988:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 989:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Test on EV5 and clear it (cleared by reading SR1 then writing to DR) */
 990:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 2094              		.loc 2 990 0
 2095 01b0 40F20003 		movw	r3, #:lower16:CODECTimeout
 2096 01b4 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2097 01b8 4FF48052 		mov	r2, #4096
 2098 01bc 1A60     		str	r2, [r3, #0]
 991:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 2099              		.loc 2 991 0
 2100 01be 16E0     		b	.L73
 2101              	.L74:
 992:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
 993:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 2102              		.loc 2 993 0
 2103 01c0 40F20003 		movw	r3, #:lower16:CODECTimeout
 2104 01c4 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2105 01c8 1B68     		ldr	r3, [r3, #0]
 2106 01ca 002B     		cmp	r3, #0
 2107 01cc 14BF     		ite	ne
 2108 01ce 0022     		movne	r2, #0
 2109 01d0 0122     		moveq	r2, #1
 2110 01d2 D2B2     		uxtb	r2, r2
 2111 01d4 03F1FF31 		add	r1, r3, #-1
 2112 01d8 40F20003 		movw	r3, #:lower16:CODECTimeout
 2113 01dc C0F20003 		movt	r3, #:upper16:CODECTimeout
 2114 01e0 1960     		str	r1, [r3, #0]
 2115 01e2 002A     		cmp	r2, #0
 2116 01e4 03D0     		beq	.L73
 2117              		.loc 2 993 0 is_stmt 0 discriminator 1
 2118 01e6 FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 2119 01ea 0346     		mov	r3, r0
 2120 01ec C7E0     		b	.L65
 2121              	.L73:
 991:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(!I2C_CheckEvent(CODEC_I2C, I2C_EVENT_MASTER_MODE_SELECT))
 2122              		.loc 2 991 0 is_stmt 1 discriminator 1
 2123 01ee 4FF4A840 		mov	r0, #21504
 2124 01f2 C4F20000 		movt	r0, 16384
 2125 01f6 4FF00101 		mov	r1, #1
 2126 01fa C0F20301 		movt	r1, 3
 2127 01fe FFF7FEFF 		bl	I2C_CheckEvent
 2128 0202 0346     		mov	r3, r0
 2129 0204 002B     		cmp	r3, #0
 2130 0206 DBD0     		beq	.L74
 994:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   } 
 995:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 996:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Send Codec address for read */
 997:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_Send7bitAddress(CODEC_I2C, CODEC_ADDRESS, I2C_Direction_Receiver);  
 2131              		.loc 2 997 0
 2132 0208 4FF4A840 		mov	r0, #21504
 2133 020c C4F20000 		movt	r0, 16384
 2134 0210 4FF09401 		mov	r1, #148
 2135 0214 4FF00102 		mov	r2, #1
 2136 0218 FFF7FEFF 		bl	I2C_Send7bitAddress
 998:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
 999:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Wait on ADDR flag to be set (ADDR is still not cleared at this level */
1000:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 2137              		.loc 2 1000 0
 2138 021c 40F20003 		movw	r3, #:lower16:CODECTimeout
 2139 0220 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2140 0224 4FF48052 		mov	r2, #4096
 2141 0228 1A60     		str	r2, [r3, #0]
1001:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 2142              		.loc 2 1001 0
 2143 022a 16E0     		b	.L75
 2144              	.L76:
1002:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1003:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 2145              		.loc 2 1003 0
 2146 022c 40F20003 		movw	r3, #:lower16:CODECTimeout
 2147 0230 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2148 0234 1B68     		ldr	r3, [r3, #0]
 2149 0236 002B     		cmp	r3, #0
 2150 0238 14BF     		ite	ne
 2151 023a 0022     		movne	r2, #0
 2152 023c 0122     		moveq	r2, #1
 2153 023e D2B2     		uxtb	r2, r2
 2154 0240 03F1FF31 		add	r1, r3, #-1
 2155 0244 40F20003 		movw	r3, #:lower16:CODECTimeout
 2156 0248 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2157 024c 1960     		str	r1, [r3, #0]
 2158 024e 002A     		cmp	r2, #0
 2159 0250 03D0     		beq	.L75
 2160              		.loc 2 1003 0 is_stmt 0 discriminator 1
 2161 0252 FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 2162 0256 0346     		mov	r3, r0
 2163 0258 91E0     		b	.L65
 2164              	.L75:
1001:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_ADDR) == RESET)
 2165              		.loc 2 1001 0 is_stmt 1 discriminator 1
 2166 025a 4FF4A840 		mov	r0, #21504
 2167 025e C4F20000 		movt	r0, 16384
 2168 0262 4FF00201 		mov	r1, #2
 2169 0266 C1F20001 		movt	r1, 4096
 2170 026a FFF7FEFF 		bl	I2C_GetFlagStatus
 2171 026e 0346     		mov	r3, r0
 2172 0270 002B     		cmp	r3, #0
 2173 0272 DBD0     		beq	.L76
1004:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }     
1005:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1006:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Disable Acknowledgment */
1007:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_AcknowledgeConfig(CODEC_I2C, DISABLE);   
 2174              		.loc 2 1007 0
 2175 0274 4FF4A840 		mov	r0, #21504
 2176 0278 C4F20000 		movt	r0, 16384
 2177 027c 4FF00001 		mov	r1, #0
 2178 0280 FFF7FEFF 		bl	I2C_AcknowledgeConfig
1008:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1009:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Clear ADDR register by reading SR1 then SR2 register (SR1 has already been read) */
1010:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   (void)CODEC_I2C->SR2;
 2179              		.loc 2 1010 0
 2180 0284 4FF4A843 		mov	r3, #21504
 2181 0288 C4F20003 		movt	r3, 16384
 2182 028c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
1011:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1012:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Send STOP Condition */
1013:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_GenerateSTOP(CODEC_I2C, ENABLE);
 2183              		.loc 2 1013 0
 2184 028e 4FF4A840 		mov	r0, #21504
 2185 0292 C4F20000 		movt	r0, 16384
 2186 0296 4FF00101 		mov	r1, #1
 2187 029a FFF7FEFF 		bl	I2C_GenerateSTOP
1014:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1015:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Wait for the byte to be received */
1016:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 2188              		.loc 2 1016 0
 2189 029e 40F20003 		movw	r3, #:lower16:CODECTimeout
 2190 02a2 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2191 02a6 4FF48052 		mov	r2, #4096
 2192 02aa 1A60     		str	r2, [r3, #0]
1017:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 2193              		.loc 2 1017 0
 2194 02ac 16E0     		b	.L77
 2195              	.L78:
1018:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1019:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 2196              		.loc 2 1019 0
 2197 02ae 40F20003 		movw	r3, #:lower16:CODECTimeout
 2198 02b2 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2199 02b6 1B68     		ldr	r3, [r3, #0]
 2200 02b8 002B     		cmp	r3, #0
 2201 02ba 14BF     		ite	ne
 2202 02bc 0022     		movne	r2, #0
 2203 02be 0122     		moveq	r2, #1
 2204 02c0 D2B2     		uxtb	r2, r2
 2205 02c2 03F1FF31 		add	r1, r3, #-1
 2206 02c6 40F20003 		movw	r3, #:lower16:CODECTimeout
 2207 02ca C0F20003 		movt	r3, #:upper16:CODECTimeout
 2208 02ce 1960     		str	r1, [r3, #0]
 2209 02d0 002A     		cmp	r2, #0
 2210 02d2 03D0     		beq	.L77
 2211              		.loc 2 1019 0 is_stmt 0 discriminator 1
 2212 02d4 FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 2213 02d8 0346     		mov	r3, r0
 2214 02da 50E0     		b	.L65
 2215              	.L77:
1017:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(I2C_GetFlagStatus(CODEC_I2C, I2C_FLAG_RXNE) == RESET)
 2216              		.loc 2 1017 0 is_stmt 1 discriminator 1
 2217 02dc 4FF4A840 		mov	r0, #21504
 2218 02e0 C4F20000 		movt	r0, 16384
 2219 02e4 4FF04001 		mov	r1, #64
 2220 02e8 C1F20001 		movt	r1, 4096
 2221 02ec FFF7FEFF 		bl	I2C_GetFlagStatus
 2222 02f0 0346     		mov	r3, r0
 2223 02f2 002B     		cmp	r3, #0
 2224 02f4 DBD0     		beq	.L78
1020:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1021:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1022:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Read the byte received from the Codec */
1023:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   result = I2C_ReceiveData(CODEC_I2C);
 2225              		.loc 2 1023 0
 2226 02f6 4FF4A840 		mov	r0, #21504
 2227 02fa C4F20000 		movt	r0, 16384
 2228 02fe FFF7FEFF 		bl	I2C_ReceiveData
 2229 0302 0346     		mov	r3, r0
 2230 0304 FB60     		str	r3, [r7, #12]
1024:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1025:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Wait to make sure that STOP flag has been cleared */
1026:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   CODECTimeout = CODEC_FLAG_TIMEOUT;
 2231              		.loc 2 1026 0
 2232 0306 40F20003 		movw	r3, #:lower16:CODECTimeout
 2233 030a C0F20003 		movt	r3, #:upper16:CODECTimeout
 2234 030e 4FF48052 		mov	r2, #4096
 2235 0312 1A60     		str	r2, [r3, #0]
1027:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 2236              		.loc 2 1027 0
 2237 0314 16E0     		b	.L79
 2238              	.L80:
1028:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1029:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if((CODECTimeout--) == 0) return Codec_TIMEOUT_UserCallback();
 2239              		.loc 2 1029 0
 2240 0316 40F20003 		movw	r3, #:lower16:CODECTimeout
 2241 031a C0F20003 		movt	r3, #:upper16:CODECTimeout
 2242 031e 1B68     		ldr	r3, [r3, #0]
 2243 0320 002B     		cmp	r3, #0
 2244 0322 14BF     		ite	ne
 2245 0324 0022     		movne	r2, #0
 2246 0326 0122     		moveq	r2, #1
 2247 0328 D2B2     		uxtb	r2, r2
 2248 032a 03F1FF31 		add	r1, r3, #-1
 2249 032e 40F20003 		movw	r3, #:lower16:CODECTimeout
 2250 0332 C0F20003 		movt	r3, #:upper16:CODECTimeout
 2251 0336 1960     		str	r1, [r3, #0]
 2252 0338 002A     		cmp	r2, #0
 2253 033a 03D0     		beq	.L79
 2254              		.loc 2 1029 0 is_stmt 0 discriminator 1
 2255 033c FFF7FEFF 		bl	Codec_TIMEOUT_UserCallback
 2256 0340 0346     		mov	r3, r0
 2257 0342 1CE0     		b	.L65
 2258              	.L79:
1027:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while(CODEC_I2C->CR1 & I2C_CR1_STOP)
 2259              		.loc 2 1027 0 is_stmt 1 discriminator 1
 2260 0344 4FF4A843 		mov	r3, #21504
 2261 0348 C4F20003 		movt	r3, 16384
 2262 034c 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2263 034e 9BB2     		uxth	r3, r3
 2264 0350 03F40073 		and	r3, r3, #512
 2265 0354 002B     		cmp	r3, #0
 2266 0356 DED1     		bne	.L80
1030:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }  
1031:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1032:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*!< Re-Enable Acknowledgment to be ready for another reception */
1033:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_AcknowledgeConfig(CODEC_I2C, ENABLE);  
 2267              		.loc 2 1033 0
 2268 0358 4FF4A840 		mov	r0, #21504
 2269 035c C4F20000 		movt	r0, 16384
 2270 0360 4FF00101 		mov	r1, #1
 2271 0364 FFF7FEFF 		bl	I2C_AcknowledgeConfig
1034:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1035:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Clear AF flag for next communication */
1036:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_ClearFlag(CODEC_I2C, I2C_FLAG_AF); 
 2272              		.loc 2 1036 0
 2273 0368 4FF4A840 		mov	r0, #21504
 2274 036c C4F20000 		movt	r0, 16384
 2275 0370 4FF48061 		mov	r1, #1024
 2276 0374 C1F20001 		movt	r1, 4096
 2277 0378 FFF7FEFF 		bl	I2C_ClearFlag
1037:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1038:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Return the byte read from Codec */
1039:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return result;
 2278              		.loc 2 1039 0
 2279 037c FB68     		ldr	r3, [r7, #12]
 2280              	.L65:
1040:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2281              		.loc 2 1040 0
 2282 037e 1846     		mov	r0, r3
 2283 0380 07F11007 		add	r7, r7, #16
 2284 0384 BD46     		mov	sp, r7
 2285 0386 80BD     		pop	{r7, pc}
 2286              		.cfi_endproc
 2287              	.LFE131:
 2289              		.section	.text.Codec_CtrlInterface_Init,"ax",%progbits
 2290              		.align	2
 2291              		.thumb
 2292              		.thumb_func
 2294              	Codec_CtrlInterface_Init:
 2295              	.LFB132:
1041:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1042:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1043:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Initializes the Audio Codec control interface (I2C).
1044:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1045:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1046:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1047:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_CtrlInterface_Init(void)
1048:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2296              		.loc 2 1048 0
 2297              		.cfi_startproc
 2298              		@ args = 0, pretend = 0, frame = 16
 2299              		@ frame_needed = 1, uses_anonymous_args = 0
 2300 0000 80B5     		push	{r7, lr}
 2301              	.LCFI62:
 2302              		.cfi_def_cfa_offset 8
 2303              		.cfi_offset 14, -4
 2304              		.cfi_offset 7, -8
 2305 0002 84B0     		sub	sp, sp, #16
 2306              	.LCFI63:
 2307              		.cfi_def_cfa_offset 24
 2308 0004 00AF     		add	r7, sp, #0
 2309              	.LCFI64:
 2310              		.cfi_def_cfa_register 7
1049:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitTypeDef I2C_InitStructure;
1050:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1051:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable the CODEC_I2C peripheral clock */
1052:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_APB1PeriphClockCmd(CODEC_I2C_CLK, ENABLE);
 2311              		.loc 2 1052 0
 2312 0006 4FF40010 		mov	r0, #2097152
 2313 000a 4FF00101 		mov	r1, #1
 2314 000e FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1053:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1054:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2C peripheral configuration */
1055:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_DeInit(CODEC_I2C);
 2315              		.loc 2 1055 0
 2316 0012 4FF4A840 		mov	r0, #21504
 2317 0016 C4F20000 		movt	r0, 16384
 2318 001a FFF7FEFF 		bl	I2C_DeInit
1056:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 2319              		.loc 2 1056 0
 2320 001e 4FF00003 		mov	r3, #0
 2321 0022 BB80     		strh	r3, [r7, #4]	@ movhi
1057:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 2322              		.loc 2 1057 0
 2323 0024 4BF6FF73 		movw	r3, #49151
 2324 0028 FB80     		strh	r3, [r7, #6]	@ movhi
1058:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_OwnAddress1 = 0x33;
 2325              		.loc 2 1058 0
 2326 002a 4FF03303 		mov	r3, #51
 2327 002e 3B81     		strh	r3, [r7, #8]	@ movhi
1059:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 2328              		.loc 2 1059 0
 2329 0030 4FF48063 		mov	r3, #1024
 2330 0034 7B81     		strh	r3, [r7, #10]	@ movhi
1060:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 2331              		.loc 2 1060 0
 2332 0036 4FF48043 		mov	r3, #16384
 2333 003a BB81     		strh	r3, [r7, #12]	@ movhi
1061:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_InitStructure.I2C_ClockSpeed = I2C_SPEED;
 2334              		.loc 2 1061 0
 2335 003c 48F2A063 		movw	r3, #34464
 2336 0040 C0F20103 		movt	r3, 1
 2337 0044 3B60     		str	r3, [r7, #0]
1062:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable the I2C peripheral */
1063:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_Cmd(CODEC_I2C, ENABLE);  
 2338              		.loc 2 1063 0
 2339 0046 4FF4A840 		mov	r0, #21504
 2340 004a C4F20000 		movt	r0, 16384
 2341 004e 4FF00101 		mov	r1, #1
 2342 0052 FFF7FEFF 		bl	I2C_Cmd
1064:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2C_Init(CODEC_I2C, &I2C_InitStructure);
 2343              		.loc 2 1064 0
 2344 0056 3B46     		mov	r3, r7
 2345 0058 4FF4A840 		mov	r0, #21504
 2346 005c C4F20000 		movt	r0, 16384
 2347 0060 1946     		mov	r1, r3
 2348 0062 FFF7FEFF 		bl	I2C_Init
1065:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2349              		.loc 2 1065 0
 2350 0066 07F11007 		add	r7, r7, #16
 2351 006a BD46     		mov	sp, r7
 2352 006c 80BD     		pop	{r7, pc}
 2353              		.cfi_endproc
 2354              	.LFE132:
 2356 006e 00BF     		.section	.text.Codec_CtrlInterface_DeInit,"ax",%progbits
 2357              		.align	2
 2358              		.thumb
 2359              		.thumb_func
 2361              	Codec_CtrlInterface_DeInit:
 2362              	.LFB133:
1066:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1067:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1068:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restore the Audio Codec control interface to its default state.
1069:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         This function doesn't de-initialize the I2C because the I2C peripheral
1070:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         may be used by other modules.
1071:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1072:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1073:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1074:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_CtrlInterface_DeInit(void)
1075:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2363              		.loc 2 1075 0
 2364              		.cfi_startproc
 2365              		@ args = 0, pretend = 0, frame = 0
 2366              		@ frame_needed = 1, uses_anonymous_args = 0
 2367              		@ link register save eliminated.
 2368 0000 80B4     		push	{r7}
 2369              	.LCFI65:
 2370              		.cfi_def_cfa_offset 4
 2371              		.cfi_offset 7, -4
 2372 0002 00AF     		add	r7, sp, #0
 2373              	.LCFI66:
 2374              		.cfi_def_cfa_register 7
1076:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the I2C peripheral */ /* This step is not done here because 
1077:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      the I2C interface can be used by other modules */
1078:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* I2C_DeInit(CODEC_I2C); */
1079:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2375              		.loc 2 1079 0
 2376 0004 BD46     		mov	sp, r7
 2377 0006 80BC     		pop	{r7}
 2378 0008 7047     		bx	lr
 2379              		.cfi_endproc
 2380              	.LFE133:
 2382 000a 00BF     		.section	.text.Codec_AudioInterface_Init,"ax",%progbits
 2383              		.align	2
 2384              		.thumb
 2385              		.thumb_func
 2387              	Codec_AudioInterface_Init:
 2388              	.LFB134:
1080:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1081:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1082:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Initializes the Audio Codec audio interface (I2S)
1083:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @note   This function assumes that the I2S input clock (through PLL_R in 
1084:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         Devices RevA/Z and through dedicated PLLI2S_R in Devices RevB/Y)
1085:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         is already configured and ready to be used.    
1086:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
1087:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1088:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1089:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_AudioInterface_Init(uint32_t AudioFreq)
1090:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2389              		.loc 2 1090 0
 2390              		.cfi_startproc
 2391              		@ args = 0, pretend = 0, frame = 40
 2392              		@ frame_needed = 1, uses_anonymous_args = 0
 2393 0000 80B5     		push	{r7, lr}
 2394              	.LCFI67:
 2395              		.cfi_def_cfa_offset 8
 2396              		.cfi_offset 14, -4
 2397              		.cfi_offset 7, -8
 2398 0002 8AB0     		sub	sp, sp, #40
 2399              	.LCFI68:
 2400              		.cfi_def_cfa_offset 48
 2401 0004 00AF     		add	r7, sp, #0
 2402              	.LCFI69:
 2403              		.cfi_def_cfa_register 7
 2404 0006 7860     		str	r0, [r7, #4]
1091:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitTypeDef I2S_InitStructure;
1092:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitTypeDef  DAC_InitStructure;
1093:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1094:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable the CODEC_I2S peripheral clock */
1095:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, ENABLE);
 2405              		.loc 2 1095 0
 2406 0008 4FF40040 		mov	r0, #32768
 2407 000c 4FF00101 		mov	r1, #1
 2408 0010 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1096:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1097:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2S peripheral configuration */
1098:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   SPI_I2S_DeInit(CODEC_I2S);
 2409              		.loc 2 1098 0
 2410 0014 4FF47050 		mov	r0, #15360
 2411 0018 C4F20000 		movt	r0, 16384
 2412 001c FFF7FEFF 		bl	SPI_I2S_DeInit
1099:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_AudioFreq = AudioFreq;
 2413              		.loc 2 1099 0
 2414 0020 7B68     		ldr	r3, [r7, #4]
 2415 0022 3B62     		str	r3, [r7, #32]
1100:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_Standard = I2S_STANDARD;
 2416              		.loc 2 1100 0
 2417 0024 4FF00003 		mov	r3, #0
 2418 0028 7B83     		strh	r3, [r7, #26]	@ movhi
1101:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_DataFormat = I2S_DataFormat_16b;
 2419              		.loc 2 1101 0
 2420 002a 4FF00003 		mov	r3, #0
 2421 002e BB83     		strh	r3, [r7, #28]	@ movhi
1102:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_CPOL = I2S_CPOL_Low;
 2422              		.loc 2 1102 0
 2423 0030 4FF00003 		mov	r3, #0
 2424 0034 BB84     		strh	r3, [r7, #36]	@ movhi
1103:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef DAC_USE_I2S_DMA
1104:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
1105:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {  
1106:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     I2S_InitStructure.I2S_Mode = I2S_Mode_MasterRx;
1107:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1108:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1109:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1110:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1111:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    I2S_InitStructure.I2S_Mode = I2S_Mode_MasterTx;
 2425              		.loc 2 1111 0
 2426 0036 4FF40073 		mov	r3, #512
 2427 003a 3B83     		strh	r3, [r7, #24]	@ movhi
1112:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif
1113:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef DAC_USE_I2S_DMA
1114:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1115:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* DAC_USE_I2S_DMA */
1116:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef CODEC_MCLK_ENABLED
1117:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Enable;
 2428              		.loc 2 1117 0
 2429 003c 4FF40073 		mov	r3, #512
 2430 0040 FB83     		strh	r3, [r7, #30]	@ movhi
1118:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(CODEC_MCLK_DISABLED)
1119:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_InitStructure.I2S_MCLKOutput = I2S_MCLKOutput_Disable;
1120:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1121:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #error "No selection for the MCLK output has been defined !"
1122:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* CODEC_MCLK_ENABLED */
1123:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1124:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Initialize the I2S peripheral with the structure above */
1125:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_Init(CODEC_I2S, &I2S_InitStructure);
 2431              		.loc 2 1125 0
 2432 0042 07F11803 		add	r3, r7, #24
 2433 0046 4FF47050 		mov	r0, #15360
 2434 004a C4F20000 		movt	r0, 16384
 2435 004e 1946     		mov	r1, r3
 2436 0050 FFF7FEFF 		bl	I2S_Init
1126:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1127:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1128:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Configure the DAC interface */
1129:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 2437              		.loc 2 1129 0
 2438 0054 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 2439 0058 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 2440 005c 1B68     		ldr	r3, [r3, #0]
 2441 005e 022B     		cmp	r3, #2
 2442 0060 1BD1     		bne	.L83
1130:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {    
1131:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DAC Periph clock enable */
1132:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 2443              		.loc 2 1132 0
 2444 0062 4FF00050 		mov	r0, #536870912
 2445 0066 4FF00101 		mov	r1, #1
 2446 006a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1133:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1134:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DAC channel1 Configuration */
1135:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 2447              		.loc 2 1135 0
 2448 006e 4FF00003 		mov	r3, #0
 2449 0072 BB60     		str	r3, [r7, #8]
1136:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 2450              		.loc 2 1136 0
 2451 0074 4FF00003 		mov	r3, #0
 2452 0078 FB60     		str	r3, [r7, #12]
1137:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 2453              		.loc 2 1137 0
 2454 007a 4FF00003 		mov	r3, #0
 2455 007e 7B61     		str	r3, [r7, #20]
1138:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 2456              		.loc 2 1138 0
 2457 0080 07F10803 		add	r3, r7, #8
 2458 0084 4FF00000 		mov	r0, #0
 2459 0088 1946     		mov	r1, r3
 2460 008a FFF7FEFF 		bl	DAC_Init
1139:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1140:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable DAC Channel1 */
1141:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);  
 2461              		.loc 2 1141 0
 2462 008e 4FF00000 		mov	r0, #0
 2463 0092 4FF00101 		mov	r1, #1
 2464 0096 FFF7FEFF 		bl	DAC_Cmd
 2465              	.L83:
1142:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1143:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1144:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* The I2S peripheral will be enabled only in the EVAL_AUDIO_Play() function 
1145:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****        or by user functions if DMA mode not enabled */  
1146:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2466              		.loc 2 1146 0
 2467 009a 07F12807 		add	r7, r7, #40
 2468 009e BD46     		mov	sp, r7
 2469 00a0 80BD     		pop	{r7, pc}
 2470              		.cfi_endproc
 2471              	.LFE134:
 2473 00a2 00BF     		.section	.text.Codec_AudioInterface_DeInit,"ax",%progbits
 2474              		.align	2
 2475              		.thumb
 2476              		.thumb_func
 2478              	Codec_AudioInterface_DeInit:
 2479              	.LFB135:
1147:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1148:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1149:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restores the Audio Codec audio interface to its default state.
1150:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1151:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1152:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1153:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_AudioInterface_DeInit(void)
1154:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2480              		.loc 2 1154 0
 2481              		.cfi_startproc
 2482              		@ args = 0, pretend = 0, frame = 0
 2483              		@ frame_needed = 1, uses_anonymous_args = 0
 2484 0000 80B5     		push	{r7, lr}
 2485              	.LCFI70:
 2486              		.cfi_def_cfa_offset 8
 2487              		.cfi_offset 14, -4
 2488              		.cfi_offset 7, -8
 2489 0002 00AF     		add	r7, sp, #0
 2490              	.LCFI71:
 2491              		.cfi_def_cfa_register 7
1155:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the CODEC_I2S peripheral (in case it hasn't already been disabled) */
1156:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_Cmd(CODEC_I2S, DISABLE);
 2492              		.loc 2 1156 0
 2493 0004 4FF47050 		mov	r0, #15360
 2494 0008 C4F20000 		movt	r0, 16384
 2495 000c 4FF00001 		mov	r1, #0
 2496 0010 FFF7FEFF 		bl	I2S_Cmd
1157:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1158:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize the CODEC_I2S peripheral */
1159:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   SPI_I2S_DeInit(CODEC_I2S);
 2497              		.loc 2 1159 0
 2498 0014 4FF47050 		mov	r0, #15360
 2499 0018 C4F20000 		movt	r0, 16384
 2500 001c FFF7FEFF 		bl	SPI_I2S_DeInit
1160:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1161:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the CODEC_I2S peripheral clock */
1162:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_APB1PeriphClockCmd(CODEC_I2S_CLK, DISABLE); 
 2501              		.loc 2 1162 0
 2502 0020 4FF40040 		mov	r0, #32768
 2503 0024 4FF00001 		mov	r1, #0
 2504 0028 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1163:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2505              		.loc 2 1163 0
 2506 002c 80BD     		pop	{r7, pc}
 2507              		.cfi_endproc
 2508              	.LFE135:
 2510 002e 00BF     		.section	.text.Codec_GPIO_Init,"ax",%progbits
 2511              		.align	2
 2512              		.thumb
 2513              		.thumb_func
 2515              	Codec_GPIO_Init:
 2516              	.LFB136:
1164:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1165:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1166:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief Initializes IOs used by the Audio Codec (on the control and audio 
1167:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *        interfaces).
1168:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1169:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1170:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1171:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_GPIO_Init(void)
1172:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2517              		.loc 2 1172 0
 2518              		.cfi_startproc
 2519              		@ args = 0, pretend = 0, frame = 8
 2520              		@ frame_needed = 1, uses_anonymous_args = 0
 2521 0000 80B5     		push	{r7, lr}
 2522              	.LCFI72:
 2523              		.cfi_def_cfa_offset 8
 2524              		.cfi_offset 14, -4
 2525              		.cfi_offset 7, -8
 2526 0002 82B0     		sub	sp, sp, #8
 2527              	.LCFI73:
 2528              		.cfi_def_cfa_offset 16
 2529 0004 00AF     		add	r7, sp, #0
 2530              	.LCFI74:
 2531              		.cfi_def_cfa_register 7
1173:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitTypeDef GPIO_InitStructure;
1174:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1175:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable Reset GPIO Clock */
1176:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_AHB1PeriphClockCmd(AUDIO_RESET_GPIO_CLK,ENABLE);
 2532              		.loc 2 1176 0
 2533 0006 4FF00800 		mov	r0, #8
 2534 000a 4FF00101 		mov	r1, #1
 2535 000e FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1177:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1178:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Audio reset pin configuration -------------------------------------------------*/
1179:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = AUDIO_RESET_PIN; 
 2536              		.loc 2 1179 0
 2537 0012 4FF01003 		mov	r3, #16
 2538 0016 3B60     		str	r3, [r7, #0]
1180:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 2539              		.loc 2 1180 0
 2540 0018 4FF00103 		mov	r3, #1
 2541 001c 3B71     		strb	r3, [r7, #4]
1181:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2542              		.loc 2 1181 0
 2543 001e 4FF00203 		mov	r3, #2
 2544 0022 7B71     		strb	r3, [r7, #5]
1182:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 2545              		.loc 2 1182 0
 2546 0024 4FF00003 		mov	r3, #0
 2547 0028 BB71     		strb	r3, [r7, #6]
1183:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 2548              		.loc 2 1183 0
 2549 002a 4FF00003 		mov	r3, #0
 2550 002e FB71     		strb	r3, [r7, #7]
1184:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStructure);    
 2551              		.loc 2 1184 0
 2552 0030 3B46     		mov	r3, r7
 2553 0032 4FF44060 		mov	r0, #3072
 2554 0036 C4F20200 		movt	r0, 16386
 2555 003a 1946     		mov	r1, r3
 2556 003c FFF7FEFF 		bl	GPIO_Init
1185:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1186:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable I2S and I2C GPIO clocks */
1187:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_AHB1PeriphClockCmd(CODEC_I2C_GPIO_CLOCK | CODEC_I2S_GPIO_CLOCK, ENABLE);
 2557              		.loc 2 1187 0
 2558 0040 4FF00700 		mov	r0, #7
 2559 0044 4FF00101 		mov	r1, #1
 2560 0048 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1188:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1189:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2C SCL and SDA pins configuration -------------------------------------*/
1190:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2C_SCL_PIN | CODEC_I2C_SDA_PIN; 
 2561              		.loc 2 1190 0
 2562 004c 4FF41073 		mov	r3, #576
 2563 0050 3B60     		str	r3, [r7, #0]
1191:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 2564              		.loc 2 1191 0
 2565 0052 4FF00203 		mov	r3, #2
 2566 0056 3B71     		strb	r3, [r7, #4]
1192:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2567              		.loc 2 1192 0
 2568 0058 4FF00203 		mov	r3, #2
 2569 005c 7B71     		strb	r3, [r7, #5]
1193:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 2570              		.loc 2 1193 0
 2571 005e 4FF00103 		mov	r3, #1
 2572 0062 BB71     		strb	r3, [r7, #6]
1194:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 2573              		.loc 2 1194 0
 2574 0064 4FF00003 		mov	r3, #0
 2575 0068 FB71     		strb	r3, [r7, #7]
1195:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2C_GPIO, &GPIO_InitStructure);     
 2576              		.loc 2 1195 0
 2577 006a 3B46     		mov	r3, r7
 2578 006c 4FF48060 		mov	r0, #1024
 2579 0070 C4F20200 		movt	r0, 16386
 2580 0074 1946     		mov	r1, r3
 2581 0076 FFF7FEFF 		bl	GPIO_Init
1196:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Connect pins to I2C peripheral */
1197:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SCL_PINSRC, CODEC_I2C_GPIO_AF);  
 2582              		.loc 2 1197 0
 2583 007a 4FF48060 		mov	r0, #1024
 2584 007e C4F20200 		movt	r0, 16386
 2585 0082 4FF00601 		mov	r1, #6
 2586 0086 4FF00402 		mov	r2, #4
 2587 008a FFF7FEFF 		bl	GPIO_PinAFConfig
1198:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2C_GPIO, CODEC_I2S_SDA_PINSRC, CODEC_I2C_GPIO_AF);  
 2588              		.loc 2 1198 0
 2589 008e 4FF48060 		mov	r0, #1024
 2590 0092 C4F20200 		movt	r0, 16386
 2591 0096 4FF00901 		mov	r1, #9
 2592 009a 4FF00402 		mov	r2, #4
 2593 009e FFF7FEFF 		bl	GPIO_PinAFConfig
1199:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1200:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2S pins configuration: WS, SCK and SD pins -----------------------------*/
1201:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2S_SCK_PIN | CODEC_I2S_SD_PIN; 
 2594              		.loc 2 1201 0
 2595 00a2 4FF4A053 		mov	r3, #5120
 2596 00a6 3B60     		str	r3, [r7, #0]
1202:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 2597              		.loc 2 1202 0
 2598 00a8 4FF00203 		mov	r3, #2
 2599 00ac 3B71     		strb	r3, [r7, #4]
1203:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2600              		.loc 2 1203 0
 2601 00ae 4FF00203 		mov	r3, #2
 2602 00b2 7B71     		strb	r3, [r7, #5]
1204:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 2603              		.loc 2 1204 0
 2604 00b4 4FF00003 		mov	r3, #0
 2605 00b8 BB71     		strb	r3, [r7, #6]
1205:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 2606              		.loc 2 1205 0
 2607 00ba 4FF00003 		mov	r3, #0
 2608 00be FB71     		strb	r3, [r7, #7]
1206:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);
 2609              		.loc 2 1206 0
 2610 00c0 3B46     		mov	r3, r7
 2611 00c2 4FF40060 		mov	r0, #2048
 2612 00c6 C4F20200 		movt	r0, 16386
 2613 00ca 1946     		mov	r1, r3
 2614 00cc FFF7FEFF 		bl	GPIO_Init
1207:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1208:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Connect pins to I2S peripheral  */
1209:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PINSRC, CODEC_I2S_GPIO_AF);  
 2615              		.loc 2 1209 0
 2616 00d0 4FF00000 		mov	r0, #0
 2617 00d4 C4F20200 		movt	r0, 16386
 2618 00d8 4FF00401 		mov	r1, #4
 2619 00dc 4FF00602 		mov	r2, #6
 2620 00e0 FFF7FEFF 		bl	GPIO_PinAFConfig
1210:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SCK_PINSRC, CODEC_I2S_GPIO_AF);
 2621              		.loc 2 1210 0
 2622 00e4 4FF40060 		mov	r0, #2048
 2623 00e8 C4F20200 		movt	r0, 16386
 2624 00ec 4FF00A01 		mov	r1, #10
 2625 00f0 4FF00602 		mov	r2, #6
 2626 00f4 FFF7FEFF 		bl	GPIO_PinAFConfig
1211:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1212:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface != AUDIO_INTERFACE_DAC) 
 2627              		.loc 2 1212 0
 2628 00f8 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 2629 00fc C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 2630 0100 1B68     		ldr	r3, [r3, #0]
 2631 0102 022B     		cmp	r3, #2
 2632 0104 15D0     		beq	.L87
1213:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1214:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_InitStructure.GPIO_Pin = CODEC_I2S_WS_PIN ;
 2633              		.loc 2 1214 0
 2634 0106 4FF01003 		mov	r3, #16
 2635 010a 3B60     		str	r3, [r7, #0]
1215:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
 2636              		.loc 2 1215 0
 2637 010c 3B46     		mov	r3, r7
 2638 010e 4FF00000 		mov	r0, #0
 2639 0112 C4F20200 		movt	r0, 16386
 2640 0116 1946     		mov	r1, r3
 2641 0118 FFF7FEFF 		bl	GPIO_Init
1216:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SD_PINSRC, CODEC_I2S_GPIO_AF);
 2642              		.loc 2 1216 0
 2643 011c 4FF40060 		mov	r0, #2048
 2644 0120 C4F20200 		movt	r0, 16386
 2645 0124 4FF00C01 		mov	r1, #12
 2646 0128 4FF00602 		mov	r2, #6
 2647 012c FFF7FEFF 		bl	GPIO_PinAFConfig
 2648 0130 16E0     		b	.L88
 2649              	.L87:
1217:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1218:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1219:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1220:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* GPIOA clock enable (to be used with DAC) */
1221:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 2650              		.loc 2 1221 0
 2651 0132 4FF00100 		mov	r0, #1
 2652 0136 4FF00101 		mov	r1, #1
 2653 013a FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1222:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****    
1223:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* DAC channel 1 & 2 (DAC_OUT1 = PA.4) configuration */
1224:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 2654              		.loc 2 1224 0
 2655 013e 4FF01003 		mov	r3, #16
 2656 0142 3B60     		str	r3, [r7, #0]
1225:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 2657              		.loc 2 1225 0
 2658 0144 4FF00303 		mov	r3, #3
 2659 0148 3B71     		strb	r3, [r7, #4]
1226:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 2660              		.loc 2 1226 0
 2661 014a 4FF00003 		mov	r3, #0
 2662 014e FB71     		strb	r3, [r7, #7]
1227:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     GPIO_Init(GPIOA, &GPIO_InitStructure);
 2663              		.loc 2 1227 0
 2664 0150 3B46     		mov	r3, r7
 2665 0152 4FF00000 		mov	r0, #0
 2666 0156 C4F20200 		movt	r0, 16386
 2667 015a 1946     		mov	r1, r3
 2668 015c FFF7FEFF 		bl	GPIO_Init
 2669              	.L88:
1228:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1229:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1230:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef CODEC_MCLK_ENABLED
1231:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2S pins configuration: MCK pin */
1232:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2S_MCK_PIN; 
 2670              		.loc 2 1232 0
 2671 0160 4FF08003 		mov	r3, #128
 2672 0164 3B60     		str	r3, [r7, #0]
1233:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 2673              		.loc 2 1233 0
 2674 0166 4FF00203 		mov	r3, #2
 2675 016a 3B71     		strb	r3, [r7, #4]
1234:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 2676              		.loc 2 1234 0
 2677 016c 4FF00203 		mov	r3, #2
 2678 0170 7B71     		strb	r3, [r7, #5]
1235:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 2679              		.loc 2 1235 0
 2680 0172 4FF00003 		mov	r3, #0
 2681 0176 BB71     		strb	r3, [r7, #6]
1236:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 2682              		.loc 2 1236 0
 2683 0178 4FF00003 		mov	r3, #0
 2684 017c FB71     		strb	r3, [r7, #7]
1237:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure);   
 2685              		.loc 2 1237 0
 2686 017e 3B46     		mov	r3, r7
 2687 0180 4FF40060 		mov	r0, #2048
 2688 0184 C4F20200 		movt	r0, 16386
 2689 0188 1946     		mov	r1, r3
 2690 018a FFF7FEFF 		bl	GPIO_Init
1238:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Connect pins to I2S peripheral  */
1239:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PINSRC, CODEC_I2S_GPIO_AF); 
 2691              		.loc 2 1239 0
 2692 018e 4FF40060 		mov	r0, #2048
 2693 0192 C4F20200 		movt	r0, 16386
 2694 0196 4FF00701 		mov	r1, #7
 2695 019a 4FF00602 		mov	r2, #6
 2696 019e FFF7FEFF 		bl	GPIO_PinAFConfig
1240:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* CODEC_MCLK_ENABLED */ 
1241:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2697              		.loc 2 1241 0
 2698 01a2 07F10807 		add	r7, r7, #8
 2699 01a6 BD46     		mov	sp, r7
 2700 01a8 80BD     		pop	{r7, pc}
 2701              		.cfi_endproc
 2702              	.LFE136:
 2704 01aa 00BF     		.section	.text.Codec_GPIO_DeInit,"ax",%progbits
 2705              		.align	2
 2706              		.thumb
 2707              		.thumb_func
 2709              	Codec_GPIO_DeInit:
 2710              	.LFB137:
1242:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1243:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1244:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restores the IOs used by the Audio Codec interface to their default state.
1245:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1246:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1247:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1248:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Codec_GPIO_DeInit(void)
1249:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2711              		.loc 2 1249 0
 2712              		.cfi_startproc
 2713              		@ args = 0, pretend = 0, frame = 8
 2714              		@ frame_needed = 1, uses_anonymous_args = 0
 2715 0000 80B5     		push	{r7, lr}
 2716              	.LCFI75:
 2717              		.cfi_def_cfa_offset 8
 2718              		.cfi_offset 14, -4
 2719              		.cfi_offset 7, -8
 2720 0002 82B0     		sub	sp, sp, #8
 2721              	.LCFI76:
 2722              		.cfi_def_cfa_offset 16
 2723 0004 00AF     		add	r7, sp, #0
 2724              	.LCFI77:
 2725              		.cfi_def_cfa_register 7
1250:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitTypeDef GPIO_InitStructure;
1251:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1252:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize all the GPIOs used by the driver */
1253:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin =  CODEC_I2S_SCK_PIN | CODEC_I2S_SD_PIN;
 2726              		.loc 2 1253 0
 2727 0006 4FF4A053 		mov	r3, #5120
 2728 000a 3B60     		str	r3, [r7, #0]
1254:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 2729              		.loc 2 1254 0
 2730 000c 4FF00003 		mov	r3, #0
 2731 0010 3B71     		strb	r3, [r7, #4]
1255:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 2732              		.loc 2 1255 0
 2733 0012 4FF00003 		mov	r3, #0
 2734 0016 7B71     		strb	r3, [r7, #5]
1256:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 2735              		.loc 2 1256 0
 2736 0018 4FF00003 		mov	r3, #0
 2737 001c BB71     		strb	r3, [r7, #6]
1257:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd  = GPIO_PuPd_NOPULL;
 2738              		.loc 2 1257 0
 2739 001e 4FF00003 		mov	r3, #0
 2740 0022 FB71     		strb	r3, [r7, #7]
1258:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_GPIO, &GPIO_InitStructure);  
 2741              		.loc 2 1258 0
 2742 0024 3B46     		mov	r3, r7
 2743 0026 4FF40060 		mov	r0, #2048
 2744 002a C4F20200 		movt	r0, 16386
 2745 002e 1946     		mov	r1, r3
 2746 0030 FFF7FEFF 		bl	GPIO_Init
1259:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1260:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2S_WS_PIN ;
 2747              		.loc 2 1260 0
 2748 0034 4FF01003 		mov	r3, #16
 2749 0038 3B60     		str	r3, [r7, #0]
1261:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_WS_GPIO, &GPIO_InitStructure); 
 2750              		.loc 2 1261 0
 2751 003a 3B46     		mov	r3, r7
 2752 003c 4FF00000 		mov	r0, #0
 2753 0040 C4F20200 		movt	r0, 16386
 2754 0044 1946     		mov	r1, r3
 2755 0046 FFF7FEFF 		bl	GPIO_Init
1262:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      
1263:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disconnect pins from I2S peripheral  */
1264:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_WS_GPIO, CODEC_I2S_WS_PINSRC, 0x00);  
 2756              		.loc 2 1264 0
 2757 004a 4FF00000 		mov	r0, #0
 2758 004e C4F20200 		movt	r0, 16386
 2759 0052 4FF00401 		mov	r1, #4
 2760 0056 4FF00002 		mov	r2, #0
 2761 005a FFF7FEFF 		bl	GPIO_PinAFConfig
1265:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SCK_PINSRC, 0x00);
 2762              		.loc 2 1265 0
 2763 005e 4FF40060 		mov	r0, #2048
 2764 0062 C4F20200 		movt	r0, 16386
 2765 0066 4FF00A01 		mov	r1, #10
 2766 006a 4FF00002 		mov	r2, #0
 2767 006e FFF7FEFF 		bl	GPIO_PinAFConfig
1266:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_GPIO, CODEC_I2S_SD_PINSRC, 0x00);  
 2768              		.loc 2 1266 0
 2769 0072 4FF40060 		mov	r0, #2048
 2770 0076 C4F20200 		movt	r0, 16386
 2771 007a 4FF00C01 		mov	r1, #12
 2772 007e 4FF00002 		mov	r2, #0
 2773 0082 FFF7FEFF 		bl	GPIO_PinAFConfig
1267:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1268:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef CODEC_MCLK_ENABLED
1269:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* CODEC_I2S pins deinitialization: MCK pin */
1270:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = CODEC_I2S_MCK_PIN; 
 2774              		.loc 2 1270 0
 2775 0086 4FF08003 		mov	r3, #128
 2776 008a 3B60     		str	r3, [r7, #0]
1271:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(CODEC_I2S_MCK_GPIO, &GPIO_InitStructure);   
 2777              		.loc 2 1271 0
 2778 008c 3B46     		mov	r3, r7
 2779 008e 4FF40060 		mov	r0, #2048
 2780 0092 C4F20200 		movt	r0, 16386
 2781 0096 1946     		mov	r1, r3
 2782 0098 FFF7FEFF 		bl	GPIO_Init
1272:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disconnect pins from I2S peripheral  */
1273:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_PinAFConfig(CODEC_I2S_MCK_GPIO, CODEC_I2S_MCK_PINSRC, CODEC_I2S_GPIO_AF); 
 2783              		.loc 2 1273 0
 2784 009c 4FF40060 		mov	r0, #2048
 2785 00a0 C4F20200 		movt	r0, 16386
 2786 00a4 4FF00701 		mov	r1, #7
 2787 00a8 4FF00602 		mov	r2, #6
 2788 00ac FFF7FEFF 		bl	GPIO_PinAFConfig
1274:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* CODEC_MCLK_ENABLED */    
1275:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2789              		.loc 2 1275 0
 2790 00b0 07F10807 		add	r7, r7, #8
 2791 00b4 BD46     		mov	sp, r7
 2792 00b6 80BD     		pop	{r7, pc}
 2793              		.cfi_endproc
 2794              	.LFE137:
 2796              		.section	.text.Delay,"ax",%progbits
 2797              		.align	2
 2798              		.thumb
 2799              		.thumb_func
 2801              	Delay:
 2802              	.LFB138:
1276:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1277:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1278:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Inserts a delay time (not accurate timing).
1279:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  nCount: specifies the delay time length.
1280:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1281:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1282:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Delay( __IO uint32_t nCount)
1283:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2803              		.loc 2 1283 0
 2804              		.cfi_startproc
 2805              		@ args = 0, pretend = 0, frame = 8
 2806              		@ frame_needed = 1, uses_anonymous_args = 0
 2807              		@ link register save eliminated.
 2808 0000 80B4     		push	{r7}
 2809              	.LCFI78:
 2810              		.cfi_def_cfa_offset 4
 2811              		.cfi_offset 7, -4
 2812 0002 83B0     		sub	sp, sp, #12
 2813              	.LCFI79:
 2814              		.cfi_def_cfa_offset 16
 2815 0004 00AF     		add	r7, sp, #0
 2816              	.LCFI80:
 2817              		.cfi_def_cfa_register 7
 2818 0006 7860     		str	r0, [r7, #4]
1284:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   for (; nCount != 0; nCount--);
 2819              		.loc 2 1284 0
 2820 0008 03E0     		b	.L91
 2821              	.L92:
 2822              		.loc 2 1284 0 is_stmt 0 discriminator 2
 2823 000a 7B68     		ldr	r3, [r7, #4]
 2824 000c 03F1FF33 		add	r3, r3, #-1
 2825 0010 7B60     		str	r3, [r7, #4]
 2826              	.L91:
 2827              		.loc 2 1284 0 discriminator 1
 2828 0012 7B68     		ldr	r3, [r7, #4]
 2829 0014 002B     		cmp	r3, #0
 2830 0016 F8D1     		bne	.L92
1285:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 2831              		.loc 2 1285 0 is_stmt 1
 2832 0018 07F10C07 		add	r7, r7, #12
 2833 001c BD46     		mov	sp, r7
 2834 001e 80BC     		pop	{r7}
 2835 0020 7047     		bx	lr
 2836              		.cfi_endproc
 2837              	.LFE138:
 2839 0022 00BF     		.section	.text.Codec_TIMEOUT_UserCallback,"ax",%progbits
 2840              		.align	2
 2841              		.global	Codec_TIMEOUT_UserCallback
 2842              		.thumb
 2843              		.thumb_func
 2845              	Codec_TIMEOUT_UserCallback:
 2846              	.LFB139:
1286:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1287:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef USE_DEFAULT_TIMEOUT_CALLBACK
1288:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1289:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Basic management of the timeout situation.
1290:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1291:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1292:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1293:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** uint32_t Codec_TIMEOUT_UserCallback(void)
1294:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 2847              		.loc 2 1294 0
 2848              		.cfi_startproc
 2849              		@ args = 0, pretend = 0, frame = 0
 2850              		@ frame_needed = 1, uses_anonymous_args = 0
 2851              		@ link register save eliminated.
 2852 0000 80B4     		push	{r7}
 2853              	.LCFI81:
 2854              		.cfi_def_cfa_offset 4
 2855              		.cfi_offset 7, -4
 2856 0002 00AF     		add	r7, sp, #0
 2857              	.LCFI82:
 2858              		.cfi_def_cfa_register 7
 2859              	.L94:
1295:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Block communication and all processes */
1296:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   while (1)
1297:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {   
1298:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
 2860              		.loc 2 1298 0 discriminator 1
 2861 0004 FEE7     		b	.L94
 2862              		.cfi_endproc
 2863              	.LFE139:
 2865 0006 00BF     		.section	.text.Audio_MAL_Init,"ax",%progbits
 2866              		.align	2
 2867              		.thumb
 2868              		.thumb_func
 2870              	Audio_MAL_Init:
 2871              	.LFB140:
1299:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   return 0;
1300:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
1301:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* USE_DEFAULT_TIMEOUT_CALLBACK */
1302:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /*========================
1303:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1304:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                 Audio MAL Interface Control Functions
1305:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1306:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                 ==============================*/
1307:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1308:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1309:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Initializes and prepares the Media to perform audio data transfer 
1310:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *         from Media to the I2S peripheral.
1311:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1312:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1313:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1314:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_Init(void)  
1315:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** { 
 2872              		.loc 2 1315 0
 2873              		.cfi_startproc
 2874              		@ args = 0, pretend = 0, frame = 8
 2875              		@ frame_needed = 1, uses_anonymous_args = 0
 2876 0000 80B5     		push	{r7, lr}
 2877              	.LCFI83:
 2878              		.cfi_def_cfa_offset 8
 2879              		.cfi_offset 14, -4
 2880              		.cfi_offset 7, -8
 2881 0002 82B0     		sub	sp, sp, #8
 2882              	.LCFI84:
 2883              		.cfi_def_cfa_offset 16
 2884 0004 00AF     		add	r7, sp, #0
 2885              	.LCFI85:
 2886              		.cfi_def_cfa_register 7
1316:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1317:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef I2S_INTERRUPT  
1318:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitTypeDef   NVIC_InitStructure;
1319:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1320:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannel = SPI3_IRQn;
1321:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
1322:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelSubPriority =0;
1323:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
1324:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_Init(&NVIC_InitStructure);
1325:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1326:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   SPI_I2S_ITConfig(SPI3, SPI_I2S_IT_TXE, ENABLE);
1327:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1328:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_Cmd(SPI3, ENABLE); 
1329:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else  
1330:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_
1331:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitTypeDef NVIC_InitStructure;
1332:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif
1333:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1334:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 2887              		.loc 2 1334 0
 2888 0006 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 2889 000a C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 2890 000e 1B68     		ldr	r3, [r3, #0]
 2891 0010 012B     		cmp	r3, #1
 2892 0012 40F0BC80 		bne	.L96
1335:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1336:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the DMA clock */
1337:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     RCC_AHB1PeriphClockCmd(AUDIO_MAL_DMA_CLOCK, ENABLE); 
 2893              		.loc 2 1337 0
 2894 0016 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CLOCK
 2895 001a C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CLOCK
 2896 001e 1B68     		ldr	r3, [r3, #0]
 2897 0020 1846     		mov	r0, r3
 2898 0022 4FF00101 		mov	r1, #1
 2899 0026 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1338:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1339:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the DMA Stream */
1340:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 2900              		.loc 2 1340 0
 2901 002a 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2902 002e C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2903 0032 1B68     		ldr	r3, [r3, #0]
 2904 0034 1846     		mov	r0, r3
 2905 0036 4FF00001 		mov	r1, #0
 2906 003a FFF7FEFF 		bl	DMA_Cmd
1341:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_DeInit(AUDIO_MAL_DMA_STREAM);
 2907              		.loc 2 1341 0
 2908 003e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2909 0042 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2910 0046 1B68     		ldr	r3, [r3, #0]
 2911 0048 1846     		mov	r0, r3
 2912 004a FFF7FEFF 		bl	DMA_DeInit
1342:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the parameters to be configured */
1343:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Channel = AUDIO_MAL_DMA_CHANNEL;  
 2913              		.loc 2 1343 0
 2914 004e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_CHANNEL
 2915 0052 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_CHANNEL
 2916 0056 1A68     		ldr	r2, [r3, #0]
 2917 0058 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2918 005c C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2919 0060 1A60     		str	r2, [r3, #0]
1344:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralBaseAddr = AUDIO_MAL_DMA_DREG;
 2920              		.loc 2 1344 0
 2921 0062 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_DREG
 2922 0066 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_DREG
 2923 006a 1A68     		ldr	r2, [r3, #0]
 2924 006c 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2925 0070 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2926 0074 5A60     		str	r2, [r3, #4]
1345:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)0;      /* This field will be configured in p
 2927              		.loc 2 1345 0
 2928 0076 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2929 007a C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2930 007e 4FF00002 		mov	r2, #0
 2931 0082 9A60     		str	r2, [r3, #8]
1346:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 2932              		.loc 2 1346 0
 2933 0084 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2934 0088 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2935 008c 4FF04002 		mov	r2, #64
 2936 0090 DA60     		str	r2, [r3, #12]
1347:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_BufferSize = (uint32_t)0xFFFE;      /* This field will be configured in p
 2937              		.loc 2 1347 0
 2938 0092 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2939 0096 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2940 009a 4FF6FE72 		movw	r2, #65534
 2941 009e 1A61     		str	r2, [r3, #16]
1348:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 2942              		.loc 2 1348 0
 2943 00a0 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2944 00a4 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2945 00a8 4FF00002 		mov	r2, #0
 2946 00ac 5A61     		str	r2, [r3, #20]
1349:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 2947              		.loc 2 1349 0
 2948 00ae 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2949 00b2 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2950 00b6 4FF48062 		mov	r2, #1024
 2951 00ba 9A61     		str	r2, [r3, #24]
1350:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralDataSize = AUDIO_MAL_DMA_PERIPH_DATA_SIZE;
 2952              		.loc 2 1350 0
 2953 00bc 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2954 00c0 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2955 00c4 4FF40062 		mov	r2, #2048
 2956 00c8 DA61     		str	r2, [r3, #28]
1351:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryDataSize = AUDIO_MAL_DMA_MEM_DATA_SIZE; 
 2957              		.loc 2 1351 0
 2958 00ca 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2959 00ce C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2960 00d2 4FF40052 		mov	r2, #8192
 2961 00d6 1A62     		str	r2, [r3, #32]
1352:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_MODE_NORMAL
1353:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 2962              		.loc 2 1353 0
 2963 00d8 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2964 00dc C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2965 00e0 4FF00002 		mov	r2, #0
 2966 00e4 5A62     		str	r2, [r3, #36]
1354:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(AUDIO_MAL_MODE_CIRCULAR)
1355:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
1356:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1357:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #error "AUDIO_MAL_MODE_NORMAL or AUDIO_MAL_MODE_CIRCULAR should be selected !!"
1358:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_MODE_NORMAL */  
1359:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 2967              		.loc 2 1359 0
 2968 00e6 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2969 00ea C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2970 00ee 4FF40032 		mov	r2, #131072
 2971 00f2 9A62     		str	r2, [r3, #40]
1360:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;         
 2972              		.loc 2 1360 0
 2973 00f4 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2974 00f8 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2975 00fc 4FF00002 		mov	r2, #0
 2976 0100 DA62     		str	r2, [r3, #44]
1361:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 2977              		.loc 2 1361 0
 2978 0102 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2979 0106 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2980 010a 4FF00002 		mov	r2, #0
 2981 010e 1A63     		str	r2, [r3, #48]
1362:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 2982              		.loc 2 1362 0
 2983 0110 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2984 0114 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2985 0118 4FF00002 		mov	r2, #0
 2986 011c 5A63     		str	r2, [r3, #52]
1363:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;  
 2987              		.loc 2 1363 0
 2988 011e 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 2989 0122 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 2990 0126 4FF00002 		mov	r2, #0
 2991 012a 9A63     		str	r2, [r3, #56]
1364:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);  
 2992              		.loc 2 1364 0
 2993 012c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 2994 0130 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 2995 0134 1B68     		ldr	r3, [r3, #0]
 2996 0136 1846     		mov	r0, r3
 2997 0138 40F20001 		movw	r1, #:lower16:DMA_InitStructure
 2998 013c C0F20001 		movt	r1, #:upper16:DMA_InitStructure
 2999 0140 FFF7FEFF 		bl	DMA_Init
1365:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1366:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the selected DMA interrupts (selected in "stm32f4_discovery_eval_audio_codec.h" defin
1367:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TC_EN
1368:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TC, ENABLE);
 3000              		.loc 2 1368 0
 3001 0144 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3002 0148 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3003 014c 1B68     		ldr	r3, [r3, #0]
 3004 014e 1846     		mov	r0, r3
 3005 0150 4FF01001 		mov	r1, #16
 3006 0154 4FF00102 		mov	r2, #1
 3007 0158 FFF7FEFF 		bl	DMA_ITConfig
1369:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TC_EN */
1370:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_HT_EN
1371:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_HT, ENABLE);
1372:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_HT_EN */
1373:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TE_EN
1374:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TE | DMA_IT_FE | DMA_IT_DME, ENABLE);
1375:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TE_EN */
1376:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1377:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_
1378:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* I2S DMA IRQ Channel configuration */
1379:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_SetPriorityGrouping(NVIC_PriorityGroup_4);		//added for FreeRTOS support in Tansfercomplet
 3008              		.loc 2 1379 0
 3009 015c 4FF44070 		mov	r0, #768
 3010 0160 FFF7FEFF 		bl	NVIC_SetPriorityGrouping
1380:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1381:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
 3011              		.loc 2 1381 0
 3012 0164 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_IRQ
 3013 0168 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_IRQ
 3014 016c 1B68     		ldr	r3, [r3, #0]
 3015 016e DBB2     		uxtb	r3, r3
 3016 0170 3B71     		strb	r3, [r7, #4]
1382:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 3017              		.loc 2 1382 0
 3018 0172 4FF00D03 		mov	r3, #13
 3019 0176 7B71     		strb	r3, [r7, #5]
1383:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 3020              		.loc 2 1383 0
 3021 0178 4FF00003 		mov	r3, #0
 3022 017c BB71     		strb	r3, [r7, #6]
1384:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 3023              		.loc 2 1384 0
 3024 017e 4FF00103 		mov	r3, #1
 3025 0182 FB71     		strb	r3, [r7, #7]
1385:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_Init(&NVIC_InitStructure);
 3026              		.loc 2 1385 0
 3027 0184 07F10403 		add	r3, r7, #4
 3028 0188 1846     		mov	r0, r3
 3029 018a FFF7FEFF 		bl	NVIC_Init
 3030              	.L96:
1386:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif     
1387:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1388:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1389:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef DAC_USE_I2S_DMA
1390:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1391:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1392:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the DMA clock */
1393:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     RCC_AHB1PeriphClockCmd(AUDIO_MAL_DMA_CLOCK, ENABLE); 
1394:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1395:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the DMA Stream */
1396:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
1397:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_DeInit(AUDIO_MAL_DMA_STREAM);
1398:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Set the parameters to be configured */
1399:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Channel = AUDIO_MAL_DMA_CHANNEL;  
1400:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralBaseAddr = AUDIO_MAL_DMA_DREG;
1401:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)0;      /* This field will be configured in p
1402:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
1403:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_BufferSize = (uint32_t)0xFFFE;      /* This field will be configured in p
1404:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
1405:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
1406:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralDataSize = AUDIO_MAL_DMA_PERIPH_DATA_SIZE;
1407:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryDataSize = AUDIO_MAL_DMA_MEM_DATA_SIZE; 
1408:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_MODE_NORMAL
1409:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
1410:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #elif defined(AUDIO_MAL_MODE_CIRCULAR)
1411:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
1412:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1413:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #error "AUDIO_MAL_MODE_NORMAL or AUDIO_MAL_MODE_CIRCULAR should be selected !!"
1414:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_MODE_NORMAL */  
1415:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Priority = DMA_Priority_High;
1416:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;         
1417:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
1418:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
1419:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;  
1420:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);  
1421:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1422:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the selected DMA interrupts (selected in "stm32f4_discovery_eval_audio_codec.h" defin
1423:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TC_EN
1424:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TC, ENABLE);
1425:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TC_EN */
1426:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_HT_EN
1427:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_HT, ENABLE);
1428:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_HT_EN */
1429:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifdef AUDIO_MAL_DMA_IT_TE_EN
1430:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_ITConfig(AUDIO_MAL_DMA_STREAM, DMA_IT_TE | DMA_IT_FE | DMA_IT_DME, ENABLE);
1431:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* AUDIO_MAL_DMA_IT_TE_EN */
1432:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1433:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_
1434:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* I2S DMA IRQ Channel configuration */
1435:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
1436:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
1437:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
1438:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
1439:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_Init(&NVIC_InitStructure);
1440:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif 
1441:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1442:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* DAC_USE_I2S_DMA */
1443:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1444:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 3031              		.loc 2 1444 0
 3032 018e 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 3033 0192 C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 3034 0196 1B68     		ldr	r3, [r3, #0]
 3035 0198 012B     		cmp	r3, #1
 3036 019a 0AD1     		bne	.L97
1445:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1446:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA request */
1447:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);  
 3037              		.loc 2 1447 0
 3038 019c 4FF47050 		mov	r0, #15360
 3039 01a0 C4F20000 		movt	r0, 16384
 3040 01a4 4FF00201 		mov	r1, #2
 3041 01a8 4FF00102 		mov	r2, #1
 3042 01ac FFF7FEFF 		bl	SPI_I2S_DMACmd
 3043 01b0 1CE0     		b	.L95
 3044              	.L97:
1448:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1449:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1450:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1451:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the STM32 DAC to geenrate audio analog signal */
1452:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DAC_Config();
 3045              		.loc 2 1452 0
 3046 01b2 FFF7FEFF 		bl	DAC_Config
1453:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1454:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifndef DAC_USE_I2S_DMA
1455:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S interrupt used to write into the DAC register */
1456:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_ITConfig(SPI3, SPI_I2S_IT_TXE, ENABLE);
 3047              		.loc 2 1456 0
 3048 01b6 4FF47050 		mov	r0, #15360
 3049 01ba C4F20000 		movt	r0, 16384
 3050 01be 4FF07101 		mov	r1, #113
 3051 01c2 4FF00102 		mov	r2, #1
 3052 01c6 FFF7FEFF 		bl	SPI_I2S_ITConfig
1457:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1458:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* I2S DMA IRQ Channel configuration */
1459:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannel = CODEC_I2S_IRQ;
 3053              		.loc 2 1459 0
 3054 01ca 4FF03303 		mov	r3, #51
 3055 01ce 3B71     		strb	r3, [r7, #4]
1460:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 3056              		.loc 2 1460 0
 3057 01d0 4FF00D03 		mov	r3, #13
 3058 01d4 7B71     		strb	r3, [r7, #5]
1461:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 3059              		.loc 2 1461 0
 3060 01d6 4FF00003 		mov	r3, #0
 3061 01da BB71     		strb	r3, [r7, #6]
1462:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 3062              		.loc 2 1462 0
 3063 01dc 4FF00103 		mov	r3, #1
 3064 01e0 FB71     		strb	r3, [r7, #7]
1463:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     NVIC_Init(&NVIC_InitStructure); 
 3065              		.loc 2 1463 0
 3066 01e2 07F10403 		add	r3, r7, #4
 3067 01e6 1846     		mov	r0, r3
 3068 01e8 FFF7FEFF 		bl	NVIC_Init
 3069              	.L95:
1464:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #else
1465:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA request */
1466:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Rx, ENABLE);   
1467:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* DAC_USE_I2S_DMA */
1468:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1469:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif
1470:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 3070              		.loc 2 1470 0
 3071 01ec 07F10807 		add	r7, r7, #8
 3072 01f0 BD46     		mov	sp, r7
 3073 01f2 80BD     		pop	{r7, pc}
 3074              		.cfi_endproc
 3075              	.LFE140:
 3077              		.section	.text.Audio_MAL_DeInit,"ax",%progbits
 3078              		.align	2
 3079              		.thumb
 3080              		.thumb_func
 3082              	Audio_MAL_DeInit:
 3083              	.LFB141:
1471:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1472:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1473:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Restore default state of the used Media.
1474:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1475:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1476:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1477:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_DeInit(void)  
1478:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {   
 3084              		.loc 2 1478 0
 3085              		.cfi_startproc
 3086              		@ args = 0, pretend = 0, frame = 8
 3087              		@ frame_needed = 1, uses_anonymous_args = 0
 3088 0000 80B5     		push	{r7, lr}
 3089              	.LCFI86:
 3090              		.cfi_def_cfa_offset 8
 3091              		.cfi_offset 14, -4
 3092              		.cfi_offset 7, -8
 3093 0002 82B0     		sub	sp, sp, #8
 3094              	.LCFI87:
 3095              		.cfi_def_cfa_offset 16
 3096 0004 00AF     		add	r7, sp, #0
 3097              	.LCFI88:
 3098              		.cfi_def_cfa_register 7
1479:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #if defined(AUDIO_MAL_DMA_IT_TC_EN) || defined(AUDIO_MAL_DMA_IT_HT_EN) || defined(AUDIO_MAL_DMA_IT_
1480:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitTypeDef NVIC_InitStructure;  
1481:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1482:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Deinitialize the NVIC interrupt for the I2S DMA Stream */
1483:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannel = AUDIO_MAL_DMA_IRQ;
 3099              		.loc 2 1483 0
 3100 0006 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_IRQ
 3101 000a C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_IRQ
 3102 000e 1B68     		ldr	r3, [r3, #0]
 3103 0010 DBB2     		uxtb	r3, r3
 3104 0012 3B71     		strb	r3, [r7, #4]
1484:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = EVAL_AUDIO_IRQ_PREPRIO;
 3105              		.loc 2 1484 0
 3106 0014 4FF00D03 		mov	r3, #13
 3107 0018 7B71     		strb	r3, [r7, #5]
1485:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelSubPriority = EVAL_AUDIO_IRQ_SUBRIO;
 3108              		.loc 2 1485 0
 3109 001a 4FF00003 		mov	r3, #0
 3110 001e BB71     		strb	r3, [r7, #6]
1486:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_InitStructure.NVIC_IRQChannelCmd = DISABLE;
 3111              		.loc 2 1486 0
 3112 0020 4FF00003 		mov	r3, #0
 3113 0024 FB71     		strb	r3, [r7, #7]
1487:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   NVIC_Init(&NVIC_InitStructure);  
 3114              		.loc 2 1487 0
 3115 0026 07F10403 		add	r3, r7, #4
 3116 002a 1846     		mov	r0, r3
 3117 002c FFF7FEFF 		bl	NVIC_Init
1488:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif 
1489:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1490:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Disable the DMA stream before the deinit */
1491:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 3118              		.loc 2 1491 0
 3119 0030 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3120 0034 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3121 0038 1B68     		ldr	r3, [r3, #0]
 3122 003a 1846     		mov	r0, r3
 3123 003c 4FF00001 		mov	r1, #0
 3124 0040 FFF7FEFF 		bl	DMA_Cmd
1492:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1493:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Dinitialize the DMA Stream */
1494:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DMA_DeInit(AUDIO_MAL_DMA_STREAM);
 3125              		.loc 2 1494 0
 3126 0044 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3127 0048 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3128 004c 1B68     		ldr	r3, [r3, #0]
 3129 004e 1846     		mov	r0, r3
 3130 0050 FFF7FEFF 		bl	DMA_DeInit
1495:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1496:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* 
1497:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****      The DMA clock is not disabled, since it can be used by other streams 
1498:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                                           */ 
1499:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 3131              		.loc 2 1499 0
 3132 0054 07F10807 		add	r7, r7, #8
 3133 0058 BD46     		mov	sp, r7
 3134 005a 80BD     		pop	{r7, pc}
 3135              		.cfi_endproc
 3136              	.LFE141:
 3138              		.section	.text.Audio_MAL_Play,"ax",%progbits
 3139              		.align	2
 3140              		.global	Audio_MAL_Play
 3141              		.thumb
 3142              		.thumb_func
 3144              	Audio_MAL_Play:
 3145              	.LFB142:
1500:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1501:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1502:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Starts playing audio stream from the audio Media.
1503:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1504:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1505:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1506:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void Audio_MAL_Play(uint32_t Addr, uint32_t Size)
1507:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {         
 3146              		.loc 2 1507 0
 3147              		.cfi_startproc
 3148              		@ args = 0, pretend = 0, frame = 8
 3149              		@ frame_needed = 1, uses_anonymous_args = 0
 3150 0000 80B5     		push	{r7, lr}
 3151              	.LCFI89:
 3152              		.cfi_def_cfa_offset 8
 3153              		.cfi_offset 14, -4
 3154              		.cfi_offset 7, -8
 3155 0002 82B0     		sub	sp, sp, #8
 3156              	.LCFI90:
 3157              		.cfi_def_cfa_offset 16
 3158 0004 00AF     		add	r7, sp, #0
 3159              	.LCFI91:
 3160              		.cfi_def_cfa_register 7
 3161 0006 7860     		str	r0, [r7, #4]
 3162 0008 3960     		str	r1, [r7, #0]
1508:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (CurrAudioInterface == AUDIO_INTERFACE_I2S)
 3163              		.loc 2 1508 0
 3164 000a 40F20003 		movw	r3, #:lower16:CurrAudioInterface
 3165 000e C0F20003 		movt	r3, #:upper16:CurrAudioInterface
 3166 0012 1B68     		ldr	r3, [r3, #0]
 3167 0014 012B     		cmp	r3, #1
 3168 0016 24D1     		bne	.L101
1509:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1510:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the buffer address and size */
1511:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 3169              		.loc 2 1511 0
 3170 0018 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 3171 001c C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 3172 0020 7A68     		ldr	r2, [r7, #4]
 3173 0022 9A60     		str	r2, [r3, #8]
1512:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_BufferSize = (uint32_t)Size/2;
 3174              		.loc 2 1512 0
 3175 0024 3B68     		ldr	r3, [r7, #0]
 3176 0026 4FEA5302 		lsr	r2, r3, #1
 3177 002a 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 3178 002e C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 3179 0032 1A61     		str	r2, [r3, #16]
1513:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1514:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the DMA Stream with the new parameters */
1515:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 3180              		.loc 2 1515 0
 3181 0034 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3182 0038 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3183 003c 1B68     		ldr	r3, [r3, #0]
 3184 003e 1846     		mov	r0, r3
 3185 0040 40F20001 		movw	r1, #:lower16:DMA_InitStructure
 3186 0044 C0F20001 		movt	r1, #:upper16:DMA_InitStructure
 3187 0048 FFF7FEFF 		bl	DMA_Init
1516:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1517:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA Stream*/
1518:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);   
 3188              		.loc 2 1518 0
 3189 004c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3190 0050 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3191 0054 1B68     		ldr	r3, [r3, #0]
 3192 0056 1846     		mov	r0, r3
 3193 0058 4FF00101 		mov	r1, #1
 3194 005c FFF7FEFF 		bl	DMA_Cmd
 3195 0060 21E0     		b	.L102
 3196              	.L101:
1519:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1520:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #ifndef DAC_USE_I2S_DMA
1521:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else
1522:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1523:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the buffer address and size */
1524:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)Addr;
 3197              		.loc 2 1524 0
 3198 0062 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 3199 0066 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 3200 006a 7A68     		ldr	r2, [r7, #4]
 3201 006c 9A60     		str	r2, [r3, #8]
1525:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_InitStructure.DMA_BufferSize = (uint32_t)Size;
 3202              		.loc 2 1525 0
 3203 006e 40F20003 		movw	r3, #:lower16:DMA_InitStructure
 3204 0072 C0F20003 		movt	r3, #:upper16:DMA_InitStructure
 3205 0076 3A68     		ldr	r2, [r7, #0]
 3206 0078 1A61     		str	r2, [r3, #16]
1526:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1527:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Configure the DMA Stream with the new parameters */
1528:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 3207              		.loc 2 1528 0
 3208 007a 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3209 007e C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3210 0082 1B68     		ldr	r3, [r3, #0]
 3211 0084 1846     		mov	r0, r3
 3212 0086 40F20001 		movw	r1, #:lower16:DMA_InitStructure
 3213 008a C0F20001 		movt	r1, #:upper16:DMA_InitStructure
 3214 008e FFF7FEFF 		bl	DMA_Init
1529:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1530:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA Stream*/
1531:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);
 3215              		.loc 2 1531 0
 3216 0092 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3217 0096 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3218 009a 1B68     		ldr	r3, [r3, #0]
 3219 009c 1846     		mov	r0, r3
 3220 009e 4FF00101 		mov	r1, #1
 3221 00a2 FFF7FEFF 		bl	DMA_Cmd
 3222              	.L102:
1532:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1533:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** #endif /* DAC_USE_I2S_DMA */
1534:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1535:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* If the I2S peripheral is still not enabled, enable it */
1536:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
 3223              		.loc 2 1536 0
 3224 00a6 4FF47053 		mov	r3, #15360
 3225 00aa C4F20003 		movt	r3, 16384
 3226 00ae 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3227 00b0 9BB2     		uxth	r3, r3
 3228 00b2 03F48063 		and	r3, r3, #1024
 3229 00b6 002B     		cmp	r3, #0
 3230 00b8 07D1     		bne	.L100
1537:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1538:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     I2S_Cmd(CODEC_I2S, ENABLE);
 3231              		.loc 2 1538 0
 3232 00ba 4FF47050 		mov	r0, #15360
 3233 00be C4F20000 		movt	r0, 16384
 3234 00c2 4FF00101 		mov	r1, #1
 3235 00c6 FFF7FEFF 		bl	I2S_Cmd
 3236              	.L100:
1539:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1540:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 3237              		.loc 2 1540 0
 3238 00ca 07F10807 		add	r7, r7, #8
 3239 00ce BD46     		mov	sp, r7
 3240 00d0 80BD     		pop	{r7, pc}
 3241              		.cfi_endproc
 3242              	.LFE142:
 3244 00d2 00BF     		.section	.text.Audio_MAL_PauseResume,"ax",%progbits
 3245              		.align	2
 3246              		.thumb
 3247              		.thumb_func
 3249              	Audio_MAL_PauseResume:
 3250              	.LFB143:
1541:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1542:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1543:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Pauses or Resumes the audio stream playing from the Media.
1544:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Cmd: AUDIO_PAUSE (or 0) to pause, AUDIO_RESUME (or any value different
1545:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   *              from 0) to resume. 
1546:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  Addr: Address from/at which the audio stream should resume/pause.
1547:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1548:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1549:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_PauseResume(uint32_t Cmd, uint32_t Addr)
1550:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 3251              		.loc 2 1550 0
 3252              		.cfi_startproc
 3253              		@ args = 0, pretend = 0, frame = 8
 3254              		@ frame_needed = 1, uses_anonymous_args = 0
 3255 0000 80B5     		push	{r7, lr}
 3256              	.LCFI92:
 3257              		.cfi_def_cfa_offset 8
 3258              		.cfi_offset 14, -4
 3259              		.cfi_offset 7, -8
 3260 0002 82B0     		sub	sp, sp, #8
 3261              	.LCFI93:
 3262              		.cfi_def_cfa_offset 16
 3263 0004 00AF     		add	r7, sp, #0
 3264              	.LCFI94:
 3265              		.cfi_def_cfa_register 7
 3266 0006 7860     		str	r0, [r7, #4]
 3267 0008 3960     		str	r1, [r7, #0]
1551:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Pause the audio file playing */
1552:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   if (Cmd == AUDIO_PAUSE)
 3268              		.loc 2 1552 0
 3269 000a 7B68     		ldr	r3, [r7, #4]
 3270 000c 002B     		cmp	r3, #0
 3271 000e 14D1     		bne	.L105
1553:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {   
1554:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Disable the I2S DMA request */
1555:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, DISABLE);
 3272              		.loc 2 1555 0
 3273 0010 4FF47050 		mov	r0, #15360
 3274 0014 C4F20000 		movt	r0, 16384
 3275 0018 4FF00201 		mov	r1, #2
 3276 001c 4FF00002 		mov	r2, #0
 3277 0020 FFF7FEFF 		bl	SPI_I2S_DMACmd
1556:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1557:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Pause the I2S DMA Stream 
1558:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         Note. For the STM32F40x devices, the DMA implements a pause feature, 
1559:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               by disabling the stream, all configuration is preserved and data 
1560:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               transfer is paused till the next enable of the stream.
1561:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               This feature is not available on STM32F40x devices. */
1562:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 3278              		.loc 2 1562 0
 3279 0024 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3280 0028 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3281 002c 1B68     		ldr	r3, [r3, #0]
 3282 002e 1846     		mov	r0, r3
 3283 0030 4FF00001 		mov	r1, #0
 3284 0034 FFF7FEFF 		bl	DMA_Cmd
 3285 0038 25E0     		b	.L104
 3286              	.L105:
1563:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   }
1564:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   else /* AUDIO_RESUME */
1565:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   {
1566:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Enable the I2S DMA request */
1567:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     SPI_I2S_DMACmd(CODEC_I2S, SPI_I2S_DMAReq_Tx, ENABLE);
 3287              		.loc 2 1567 0
 3288 003a 4FF47050 		mov	r0, #15360
 3289 003e C4F20000 		movt	r0, 16384
 3290 0042 4FF00201 		mov	r1, #2
 3291 0046 4FF00102 		mov	r2, #1
 3292 004a FFF7FEFF 		bl	SPI_I2S_DMACmd
1568:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1569:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* Resume the I2S DMA Stream 
1570:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****         Note. For the STM32F40x devices, the DMA implements a pause feature, 
1571:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               by disabling the stream, all configuration is preserved and data 
1572:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               transfer is paused till the next enable of the stream.
1573:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****               This feature is not available on STM32F40x devices. */
1574:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);
 3293              		.loc 2 1574 0
 3294 004e 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3295 0052 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3296 0056 1B68     		ldr	r3, [r3, #0]
 3297 0058 1846     		mov	r0, r3
 3298 005a 4FF00101 		mov	r1, #1
 3299 005e FFF7FEFF 		bl	DMA_Cmd
1575:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     
1576:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     /* If the I2S peripheral is still not enabled, enable it */
1577:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     if ((CODEC_I2S->I2SCFGR & I2S_ENABLE_MASK) == 0)
 3300              		.loc 2 1577 0
 3301 0062 4FF47053 		mov	r3, #15360
 3302 0066 C4F20003 		movt	r3, 16384
 3303 006a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3304 006c 9BB2     		uxth	r3, r3
 3305 006e 03F48063 		and	r3, r3, #1024
 3306 0072 002B     		cmp	r3, #0
 3307 0074 07D1     		bne	.L104
1578:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     {
1579:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****       I2S_Cmd(CODEC_I2S, ENABLE);
 3308              		.loc 2 1579 0
 3309 0076 4FF47050 		mov	r0, #15360
 3310 007a C4F20000 		movt	r0, 16384
 3311 007e 4FF00101 		mov	r1, #1
 3312 0082 FFF7FEFF 		bl	I2S_Cmd
 3313              	.L104:
1580:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****     }    
1581:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   } 
1582:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 3314              		.loc 2 1582 0
 3315 0086 07F10807 		add	r7, r7, #8
 3316 008a BD46     		mov	sp, r7
 3317 008c 80BD     		pop	{r7, pc}
 3318              		.cfi_endproc
 3319              	.LFE143:
 3321 008e 00BF     		.section	.text.Audio_MAL_Stop,"ax",%progbits
 3322              		.align	2
 3323              		.thumb
 3324              		.thumb_func
 3326              	Audio_MAL_Stop:
 3327              	.LFB144:
1583:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1584:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1585:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  Stops audio stream playing on the used Media.
1586:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1587:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1588:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1589:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** static void Audio_MAL_Stop(void)
1590:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {   
 3328              		.loc 2 1590 0
 3329              		.cfi_startproc
 3330              		@ args = 0, pretend = 0, frame = 0
 3331              		@ frame_needed = 1, uses_anonymous_args = 0
 3332 0000 80B5     		push	{r7, lr}
 3333              	.LCFI95:
 3334              		.cfi_def_cfa_offset 8
 3335              		.cfi_offset 14, -4
 3336              		.cfi_offset 7, -8
 3337 0002 00AF     		add	r7, sp, #0
 3338              	.LCFI96:
 3339              		.cfi_def_cfa_register 7
1591:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Stop the Transfer on the I2S side: Stop and disable the DMA stream */
1592:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);
 3340              		.loc 2 1592 0
 3341 0004 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3342 0008 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3343 000c 1B68     		ldr	r3, [r3, #0]
 3344 000e 1846     		mov	r0, r3
 3345 0010 4FF00001 		mov	r1, #0
 3346 0014 FFF7FEFF 		bl	DMA_Cmd
1593:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1594:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Clear all the DMA flags for the next transfer */
1595:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC |AUDIO_MAL_DMA_FLAG_HT | \
 3347              		.loc 2 1595 0
 3348 0018 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_STREAM
 3349 001c C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_STREAM
 3350 0020 1A68     		ldr	r2, [r3, #0]
 3351 0022 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TC
 3352 0026 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TC
 3353 002a 1968     		ldr	r1, [r3, #0]
 3354 002c 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_HT
 3355 0030 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_HT
 3356 0034 1B68     		ldr	r3, [r3, #0]
 3357 0036 1943     		orrs	r1, r1, r3
 3358 0038 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_FE
 3359 003c C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_FE
 3360 0040 1B68     		ldr	r3, [r3, #0]
 3361 0042 1943     		orrs	r1, r1, r3
 3362 0044 40F20003 		movw	r3, #:lower16:AUDIO_MAL_DMA_FLAG_TE
 3363 0048 C0F20003 		movt	r3, #:upper16:AUDIO_MAL_DMA_FLAG_TE
 3364 004c 1B68     		ldr	r3, [r3, #0]
 3365 004e 0B43     		orrs	r3, r3, r1
 3366 0050 1046     		mov	r0, r2
 3367 0052 1946     		mov	r1, r3
 3368 0054 FFF7FEFF 		bl	DMA_ClearFlag
1596:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                   AUDIO_MAL_DMA_FLAG_FE | AUDIO_MAL_DMA_FLAG_TE);
1597:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1598:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /*  
1599:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****            The I2S DMA requests are not disabled here.
1600:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****                                                             */
1601:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   
1602:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* In all modes, disable the I2S peripheral */
1603:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   I2S_Cmd(CODEC_I2S, DISABLE);
 3369              		.loc 2 1603 0
 3370 0058 4FF47050 		mov	r0, #15360
 3371 005c C4F20000 		movt	r0, 16384
 3372 0060 4FF00001 		mov	r1, #0
 3373 0064 FFF7FEFF 		bl	I2S_Cmd
1604:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 3374              		.loc 2 1604 0
 3375 0068 80BD     		pop	{r7, pc}
 3376              		.cfi_endproc
 3377              	.LFE144:
 3379 006a 00BF     		.section	.text.DAC_Config,"ax",%progbits
 3380              		.align	2
 3381              		.global	DAC_Config
 3382              		.thumb
 3383              		.thumb_func
 3385              	DAC_Config:
 3386              	.LFB145:
1605:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1606:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** /**
1607:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @brief  DAC  Channel1 Configuration
1608:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @param  None
1609:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   * @retval None
1610:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   */
1611:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** void DAC_Config(void)
1612:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** {
 3387              		.loc 2 1612 0
 3388              		.cfi_startproc
 3389              		@ args = 0, pretend = 0, frame = 24
 3390              		@ frame_needed = 1, uses_anonymous_args = 0
 3391 0000 80B5     		push	{r7, lr}
 3392              	.LCFI97:
 3393              		.cfi_def_cfa_offset 8
 3394              		.cfi_offset 14, -4
 3395              		.cfi_offset 7, -8
 3396 0002 86B0     		sub	sp, sp, #24
 3397              	.LCFI98:
 3398              		.cfi_def_cfa_offset 32
 3399 0004 00AF     		add	r7, sp, #0
 3400              	.LCFI99:
 3401              		.cfi_def_cfa_register 7
1613:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitTypeDef  DAC_InitStructure;
1614:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitTypeDef GPIO_InitStructure;
1615:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1616:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DMA1 clock and GPIOA clock enable (to be used with DAC) */
1617:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1 | RCC_AHB1Periph_GPIOA, ENABLE);
 3402              		.loc 2 1617 0
 3403 0006 4FF00100 		mov	r0, #1
 3404 000a C0F22000 		movt	r0, 32
 3405 000e 4FF00101 		mov	r1, #1
 3406 0012 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
1618:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1619:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DAC Periph clock enable */
1620:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 3407              		.loc 2 1620 0
 3408 0016 4FF00050 		mov	r0, #536870912
 3409 001a 4FF00101 		mov	r1, #1
 3410 001e FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
1621:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1622:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DAC channel 1 & 2 (DAC_OUT1 = PA.4) configuration */
1623:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 3411              		.loc 2 1623 0
 3412 0022 4FF01003 		mov	r3, #16
 3413 0026 3B60     		str	r3, [r7, #0]
1624:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 3414              		.loc 2 1624 0
 3415 0028 4FF00303 		mov	r3, #3
 3416 002c 3B71     		strb	r3, [r7, #4]
1625:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 3417              		.loc 2 1625 0
 3418 002e 4FF00003 		mov	r3, #0
 3419 0032 FB71     		strb	r3, [r7, #7]
1626:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   GPIO_Init(GPIOA, &GPIO_InitStructure);
 3420              		.loc 2 1626 0
 3421 0034 3B46     		mov	r3, r7
 3422 0036 4FF00000 		mov	r0, #0
 3423 003a C4F20200 		movt	r0, 16386
 3424 003e 1946     		mov	r1, r3
 3425 0040 FFF7FEFF 		bl	GPIO_Init
1627:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1628:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* DAC channel1 Configuration */
1629:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitStructure.DAC_Trigger = DAC_Trigger_None;
 3426              		.loc 2 1629 0
 3427 0044 4FF00003 		mov	r3, #0
 3428 0048 BB60     		str	r3, [r7, #8]
1630:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitStructure.DAC_WaveGeneration = DAC_WaveGeneration_None;
 3429              		.loc 2 1630 0
 3430 004a 4FF00003 		mov	r3, #0
 3431 004e FB60     		str	r3, [r7, #12]
1631:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_InitStructure.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 3432              		.loc 2 1631 0
 3433 0050 4FF00003 		mov	r3, #0
 3434 0054 7B61     		str	r3, [r7, #20]
1632:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_Init(AUDIO_DAC_CHANNEL, &DAC_InitStructure);
 3435              		.loc 2 1632 0
 3436 0056 07F10803 		add	r3, r7, #8
 3437 005a 4FF00000 		mov	r0, #0
 3438 005e 1946     		mov	r1, r3
 3439 0060 FFF7FEFF 		bl	DAC_Init
1633:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** 
1634:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   /* Enable DAC Channel1 */
1635:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c ****   DAC_Cmd(AUDIO_DAC_CHANNEL, ENABLE);
 3440              		.loc 2 1635 0
 3441 0064 4FF00000 		mov	r0, #0
 3442 0068 4FF00101 		mov	r1, #1
 3443 006c FFF7FEFF 		bl	DAC_Cmd
1636:../STM32F4-Discovery/stm32f4_discovery_audio_codec.c **** }
 3444              		.loc 2 1636 0
 3445 0070 07F11807 		add	r7, r7, #24
 3446 0074 BD46     		mov	sp, r7
 3447 0076 80BD     		pop	{r7, pc}
 3448              		.cfi_endproc
 3449              	.LFE145:
 3451              		.text
 3452              	.Letext0:
 3453              		.file 3 "e:/elektronik/toolchain/yagarto/lib/gcc/../../arm-none-eabi/sys-include/stdint.h"
 3454              		.file 4 "E:\\Desktop\\thundercyer-the-alarm-clock\\CMSIS\\Device\\STM32F4xx\\Include/stm32f4xx.h"
 3455              		.file 5 "E:\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_dac.h
 3456              		.file 6 "E:\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_dma.h
 3457              		.file 7 "E:\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_gpio.
 3458              		.file 8 "E:\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_i2c.h
 3459              		.file 9 "E:\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4xx_spi.h
 3460              		.file 10 "E:\\Desktop\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/misc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4_discovery_audio_codec.c
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:19     .text.NVIC_SetPriorityGrouping:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:23     .text.NVIC_SetPriorityGrouping:00000000 NVIC_SetPriorityGrouping
                            *COM*:0000003c DMA_InitStructure
                            *COM*:0000003c AUDIO_MAL_DMA_InitStructure
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:86     .data.AudioTotalSize:00000000 AudioTotalSize
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:83     .data.AudioTotalSize:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:93     .data.AudioRemSize:00000000 AudioRemSize
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:90     .data.AudioRemSize:00000000 $d
                            *COM*:00000004 CurrentPos
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:101    .data.CODECTimeout:00000000 CODECTimeout
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:98     .data.CODECTimeout:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:107    .bss.OutputDev:00000000 OutputDev
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:108    .bss.OutputDev:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:114    .data.CurrAudioInterface:00000000 CurrAudioInterface
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:111    .data.CurrAudioInterface:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:121    .data.AUDIO_MAL_DMA_CLOCK:00000000 AUDIO_MAL_DMA_CLOCK
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:118    .data.AUDIO_MAL_DMA_CLOCK:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:128    .data.AUDIO_MAL_DMA_STREAM:00000000 AUDIO_MAL_DMA_STREAM
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:125    .data.AUDIO_MAL_DMA_STREAM:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:135    .data.AUDIO_MAL_DMA_DREG:00000000 AUDIO_MAL_DMA_DREG
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:132    .data.AUDIO_MAL_DMA_DREG:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:142    .bss.AUDIO_MAL_DMA_CHANNEL:00000000 AUDIO_MAL_DMA_CHANNEL
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:139    .bss.AUDIO_MAL_DMA_CHANNEL:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:149    .data.AUDIO_MAL_DMA_IRQ:00000000 AUDIO_MAL_DMA_IRQ
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:146    .data.AUDIO_MAL_DMA_IRQ:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:156    .data.AUDIO_MAL_DMA_FLAG_TC:00000000 AUDIO_MAL_DMA_FLAG_TC
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:153    .data.AUDIO_MAL_DMA_FLAG_TC:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:163    .data.AUDIO_MAL_DMA_FLAG_HT:00000000 AUDIO_MAL_DMA_FLAG_HT
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:160    .data.AUDIO_MAL_DMA_FLAG_HT:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:170    .data.AUDIO_MAL_DMA_FLAG_FE:00000000 AUDIO_MAL_DMA_FLAG_FE
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:167    .data.AUDIO_MAL_DMA_FLAG_FE:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:177    .data.AUDIO_MAL_DMA_FLAG_TE:00000000 AUDIO_MAL_DMA_FLAG_TE
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:174    .data.AUDIO_MAL_DMA_FLAG_TE:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:184    .data.AUDIO_MAL_DMA_FLAG_DME:00000000 AUDIO_MAL_DMA_FLAG_DME
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:181    .data.AUDIO_MAL_DMA_FLAG_DME:00000000 $d
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:187    .text.EVAL_AUDIO_SetAudioInterface:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:192    .text.EVAL_AUDIO_SetAudioInterface:00000000 EVAL_AUDIO_SetAudioInterface
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:347    .text.EVAL_AUDIO_Init:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:352    .text.EVAL_AUDIO_Init:00000000 EVAL_AUDIO_Init
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1016   .text.Codec_Init:00000000 Codec_Init
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2870   .text.Audio_MAL_Init:00000000 Audio_MAL_Init
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:422    .text.EVAL_AUDIO_DeInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:427    .text.EVAL_AUDIO_DeInit:00000000 EVAL_AUDIO_DeInit
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3082   .text.Audio_MAL_DeInit:00000000 Audio_MAL_DeInit
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1216   .text.Codec_DeInit:00000000 Codec_DeInit
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:454    .text.EVAL_AUDIO_Play:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:459    .text.EVAL_AUDIO_Play:00000000 EVAL_AUDIO_Play
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1267   .text.Codec_Play:00000000 Codec_Play
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3144   .text.Audio_MAL_Play:00000000 Audio_MAL_Play
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:543    .text.EVAL_AUDIO_PauseResume:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:548    .text.EVAL_AUDIO_PauseResume:00000000 EVAL_AUDIO_PauseResume
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1296   .text.Codec_PauseResume:00000000 Codec_PauseResume
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3249   .text.Audio_MAL_PauseResume:00000000 Audio_MAL_PauseResume
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:592    .text.EVAL_AUDIO_Stop:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:597    .text.EVAL_AUDIO_Stop:00000000 EVAL_AUDIO_Stop
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1381   .text.Codec_Stop:00000000 Codec_Stop
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3326   .text.Audio_MAL_Stop:00000000 Audio_MAL_Stop
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:646    .text.EVAL_AUDIO_VolumeCtl:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:651    .text.EVAL_AUDIO_VolumeCtl:00000000 EVAL_AUDIO_VolumeCtl
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1452   .text.Codec_VolumeCtrl:00000000 Codec_VolumeCtrl
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:704    .text.EVAL_AUDIO_Mute:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:709    .text.EVAL_AUDIO_Mute:00000000 EVAL_AUDIO_Mute
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1540   .text.Codec_Mute:00000000 Codec_Mute
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:740    .text.Audio_MAL_IRQHandler:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:744    .text.Audio_MAL_IRQHandler:00000000 Audio_MAL_IRQHandler
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:904    .text.DMA1_Stream7_IRQHandler:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:909    .text.DMA1_Stream7_IRQHandler:00000000 DMA1_Stream7_IRQHandler
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:931    .text.DMA1_Stream0_IRQHandler:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:936    .text.DMA1_Stream0_IRQHandler:00000000 DMA1_Stream0_IRQHandler
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:958    .text.SPI3_IRQHandler:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:963    .text.SPI3_IRQHandler:00000000 SPI3_IRQHandler
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1012   .text.Codec_Init:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2515   .text.Codec_GPIO_Init:00000000 Codec_GPIO_Init
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1603   .text.Codec_Reset:00000000 Codec_Reset
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2294   .text.Codec_CtrlInterface_Init:00000000 Codec_CtrlInterface_Init
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1642   .text.Codec_WriteRegister:00000000 Codec_WriteRegister
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2387   .text.Codec_AudioInterface_Init:00000000 Codec_AudioInterface_Init
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1212   .text.Codec_DeInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2709   .text.Codec_GPIO_DeInit:00000000 Codec_GPIO_DeInit
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2361   .text.Codec_CtrlInterface_DeInit:00000000 Codec_CtrlInterface_DeInit
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2478   .text.Codec_AudioInterface_DeInit:00000000 Codec_AudioInterface_DeInit
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1263   .text.Codec_Play:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1292   .text.Codec_PauseResume:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1377   .text.Codec_Stop:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2801   .text.Delay:00000000 Delay
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1448   .text.Codec_VolumeCtrl:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1536   .text.Codec_Mute:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1599   .text.Codec_Reset:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1638   .text.Codec_WriteRegister:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2845   .text.Codec_TIMEOUT_UserCallback:00000000 Codec_TIMEOUT_UserCallback
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1903   .text.Codec_ReadRegister:00000000 Codec_ReadRegister
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:1899   .text.Codec_ReadRegister:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2290   .text.Codec_CtrlInterface_Init:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2357   .text.Codec_CtrlInterface_DeInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2383   .text.Codec_AudioInterface_Init:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2474   .text.Codec_AudioInterface_DeInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2511   .text.Codec_GPIO_Init:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2705   .text.Codec_GPIO_DeInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2797   .text.Delay:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2840   .text.Codec_TIMEOUT_UserCallback:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:2866   .text.Audio_MAL_Init:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3385   .text.DAC_Config:00000000 DAC_Config
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3078   .text.Audio_MAL_DeInit:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3139   .text.Audio_MAL_Play:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3245   .text.Audio_MAL_PauseResume:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3322   .text.Audio_MAL_Stop:00000000 $t
C:\Users\Alex\AppData\Local\Temp\cc8B3a5k.s:3380   .text.DAC_Config:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
DMA_GetFlagStatus
DMA_GetCmdStatus
DMA_ClearFlag
DMA_Init
DMA_Cmd
EVAL_AUDIO_TransferComplete_CallBack
SPI_I2S_GetFlagStatus
EVAL_AUDIO_GetSampleCallBack
DAC_SetChannel1Data
SPI_I2S_SendData
GPIO_WriteBit
I2C_GetFlagStatus
I2C_GenerateSTART
I2C_CheckEvent
I2C_Send7bitAddress
I2C_SendData
I2C_GenerateSTOP
I2C_AcknowledgeConfig
I2C_ReceiveData
I2C_ClearFlag
RCC_APB1PeriphClockCmd
I2C_DeInit
I2C_Cmd
I2C_Init
SPI_I2S_DeInit
I2S_Init
DAC_Init
DAC_Cmd
I2S_Cmd
RCC_AHB1PeriphClockCmd
GPIO_Init
GPIO_PinAFConfig
DMA_DeInit
DMA_ITConfig
NVIC_Init
SPI_I2S_DMACmd
SPI_I2S_ITConfig
