Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 10 16:27:32 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_counter/u_clock_div/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_btn2/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.283        0.000                      0                  127        0.232        0.000                      0                  127        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.283        0.000                      0                  127        0.232        0.000                      0                  127        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 dps/u_ti/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 1.153ns (34.151%)  route 2.223ns (65.849%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    dps/u_ti/CLK
    SLICE_X60Y22         FDCE                                         r  dps/u_ti/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.478     5.619 r  dps/u_ti/count_reg_reg[3]/Q
                         net (fo=14, routed)          0.834     6.454    dps/u_ti/count_reg_reg_n_0_[3]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.321     6.775 f  dps/u_ti/count_reg[2]_i_2/O
                         net (fo=3, routed)           0.844     7.618    dps/u_ti/count_reg[2]_i_2_n_0
    SLICE_X61Y22         LUT5 (Prop_lut5_I4_O)        0.354     7.972 r  dps/u_ti/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.545     8.517    dps/u_ti/count_reg[2]_i_1__1_n_0
    SLICE_X62Y22         FDCE                                         r  dps/u_ti/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.505    14.846    dps/u_ti/CLK
    SLICE_X62Y22         FDCE                                         r  dps/u_ti/count_reg_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.270    14.801    dps/u_ti/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 dps/uclk_100/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 1.999ns (55.111%)  route 1.628ns (44.889%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    dps/uclk_100/CLK
    SLICE_X58Y19         FDCE                                         r  dps/uclk_100/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  dps/uclk_100/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.779     6.345    dps/uclk_100/count_reg_reg_n_0_[5]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.174 r  dps/uclk_100/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.174    dps/uclk_100/count_next0_carry__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  dps/uclk_100/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.288    dps/uclk_100/count_next0_carry__1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.622 r  dps/uclk_100/count_next0_carry__2/O[1]
                         net (fo=1, routed)           0.849     8.470    dps/uclk_100/count_next0_carry__2_n_6
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.303     8.773 r  dps/uclk_100/count_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     8.773    dps/uclk_100/count_next[14]
    SLICE_X58Y22         FDCE                                         r  dps/uclk_100/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    14.845    dps/uclk_100/CLK
    SLICE_X58Y22         FDCE                                         r  dps/uclk_100/count_reg_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.029    15.113    dps/uclk_100/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 dps/uclk_100/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.828ns (22.869%)  route 2.793ns (77.131%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    dps/uclk_100/CLK
    SLICE_X58Y19         FDCE                                         r  dps/uclk_100/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  dps/uclk_100/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.962     6.565    dps/uclk_100/count_reg_reg_n_0_[2]
    SLICE_X58Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.689 r  dps/uclk_100/clk_reg_i_6/O
                         net (fo=2, routed)           0.827     7.516    dps/uclk_100/clk_reg_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  dps/uclk_100/count_reg[19]_i_3/O
                         net (fo=19, routed)          1.003     8.643    dps/uclk_100/count_reg[19]_i_3_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.124     8.767 r  dps/uclk_100/count_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.767    dps/uclk_100/count_next[11]
    SLICE_X58Y21         FDCE                                         r  dps/uclk_100/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    dps/uclk_100/CLK
    SLICE_X58Y21         FDCE                                         r  dps/uclk_100/count_reg_reg[11]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.029    15.115    dps/uclk_100/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 dps/uclk_100/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.856ns (23.461%)  route 2.793ns (76.539%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    dps/uclk_100/CLK
    SLICE_X58Y19         FDCE                                         r  dps/uclk_100/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.456     5.602 f  dps/uclk_100/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.962     6.565    dps/uclk_100/count_reg_reg_n_0_[2]
    SLICE_X58Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.689 r  dps/uclk_100/clk_reg_i_6/O
                         net (fo=2, routed)           0.827     7.516    dps/uclk_100/clk_reg_i_6_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.640 f  dps/uclk_100/count_reg[19]_i_3/O
                         net (fo=19, routed)          1.003     8.643    dps/uclk_100/count_reg[19]_i_3_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.152     8.795 r  dps/uclk_100/count_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.795    dps/uclk_100/count_next[12]
    SLICE_X58Y21         FDCE                                         r  dps/uclk_100/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    dps/uclk_100/CLK
    SLICE_X58Y21         FDCE                                         r  dps/uclk_100/count_reg_reg[12]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.075    15.161    dps/uclk_100/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 dps/uclk_100/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 2.047ns (56.225%)  route 1.594ns (43.775%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    dps/uclk_100/CLK
    SLICE_X58Y19         FDCE                                         r  dps/uclk_100/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  dps/uclk_100/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.779     6.345    dps/uclk_100/count_reg_reg_n_0_[5]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.174 r  dps/uclk_100/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.174    dps/uclk_100/count_next0_carry__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  dps/uclk_100/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.288    dps/uclk_100/count_next0_carry__1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  dps/uclk_100/count_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.402    dps/uclk_100/count_next0_carry__2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.641 r  dps/uclk_100/count_next0_carry__3/O[2]
                         net (fo=1, routed)           0.814     8.455    dps/uclk_100/count_next0_carry__3_n_5
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.332     8.787 r  dps/uclk_100/count_reg[19]_i_2/O
                         net (fo=1, routed)           0.000     8.787    dps/uclk_100/count_next[19]
    SLICE_X58Y22         FDCE                                         r  dps/uclk_100/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    14.845    dps/uclk_100/CLK
    SLICE_X58Y22         FDCE                                         r  dps/uclk_100/count_reg_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    dps/uclk_100/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 dps/uclk_100/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 2.025ns (55.747%)  route 1.607ns (44.253%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    dps/uclk_100/CLK
    SLICE_X58Y19         FDCE                                         r  dps/uclk_100/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  dps/uclk_100/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.779     6.345    dps/uclk_100/count_reg_reg_n_0_[5]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.174 r  dps/uclk_100/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.174    dps/uclk_100/count_next0_carry__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  dps/uclk_100/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.288    dps/uclk_100/count_next0_carry__1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  dps/uclk_100/count_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.402    dps/uclk_100/count_next0_carry__2_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.624 r  dps/uclk_100/count_next0_carry__3/O[0]
                         net (fo=1, routed)           0.828     8.452    dps/uclk_100/count_next0_carry__3_n_7
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.327     8.779 r  dps/uclk_100/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.779    dps/uclk_100/count_next[17]
    SLICE_X58Y22         FDCE                                         r  dps/uclk_100/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    14.845    dps/uclk_100/CLK
    SLICE_X58Y22         FDCE                                         r  dps/uclk_100/count_reg_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    dps/uclk_100/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 dps/uclk_100/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.909ns (52.372%)  route 1.736ns (47.628%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.625     5.146    dps/uclk_100/CLK
    SLICE_X58Y19         FDCE                                         r  dps/uclk_100/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  dps/uclk_100/count_reg_reg[5]/Q
                         net (fo=2, routed)           0.779     6.345    dps/uclk_100/count_reg_reg_n_0_[5]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     7.174 r  dps/uclk_100/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.174    dps/uclk_100/count_next0_carry__0_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  dps/uclk_100/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.288    dps/uclk_100/count_next0_carry__1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.510 r  dps/uclk_100/count_next0_carry__2/O[0]
                         net (fo=1, routed)           0.957     8.466    dps/uclk_100/count_next0_carry__2_n_7
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.325     8.791 r  dps/uclk_100/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.791    dps/uclk_100/count_next[13]
    SLICE_X60Y21         FDCE                                         r  dps/uclk_100/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.506    14.847    dps/uclk_100/CLK
    SLICE_X60Y21         FDCE                                         r  dps/uclk_100/count_reg_reg[13]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.118    15.204    dps/uclk_100/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -8.791    
  -------------------------------------------------------------------
                         slack                                  6.413    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 u_btn/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 1.975ns (55.297%)  route 1.597ns (44.703%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.632     5.153    u_btn/CLK
    SLICE_X58Y13         FDCE                                         r  u_btn/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  u_btn/counter_reg[1]/Q
                         net (fo=2, routed)           0.650     6.259    u_btn/counter[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.915 r  u_btn/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.915    u_btn/counter0_carry_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.029 r  u_btn/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.029    u_btn/counter0_carry__0_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  u_btn/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.143    u_btn/counter0_carry__1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  u_btn/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.257    u_btn/counter0_carry__2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.479 r  u_btn/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.947     8.426    u_btn/counter0_carry__3_n_7
    SLICE_X60Y15         LUT5 (Prop_lut5_I4_O)        0.299     8.725 r  u_btn/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.725    u_btn/counter_0[17]
    SLICE_X60Y15         FDCE                                         r  u_btn/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.512    14.853    u_btn/CLK
    SLICE_X60Y15         FDCE                                         r  u_btn/counter_reg[17]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y15         FDCE (Setup_fdce_C_D)        0.081    15.173    u_btn/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 u_btn2/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn2/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 1.847ns (52.074%)  route 1.700ns (47.926%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    u_btn2/CLK
    SLICE_X54Y16         FDCE                                         r  u_btn2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_btn2/counter_reg[6]/Q
                         net (fo=2, routed)           0.730     6.333    u_btn2/counter_reg_n_0_[6]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.007 r  u_btn2/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    u_btn2/counter0_carry__0_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  u_btn2/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.121    u_btn2/counter0_carry__1_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.360 r  u_btn2/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.969     8.329    u_btn2/counter0_carry__2_n_5
    SLICE_X56Y18         LUT5 (Prop_lut5_I4_O)        0.302     8.631 r  u_btn2/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.631    u_btn2/counter[15]
    SLICE_X56Y18         FDCE                                         r  u_btn2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.443    14.784    u_btn2/CLK
    SLICE_X56Y18         FDCE                                         r  u_btn2/counter_reg[15]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.077    15.086    u_btn2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -8.631    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 u_btn2/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn2/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.829ns (51.687%)  route 1.710ns (48.313%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.563     5.084    u_btn2/CLK
    SLICE_X54Y16         FDCE                                         r  u_btn2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  u_btn2/counter_reg[6]/Q
                         net (fo=2, routed)           0.730     6.333    u_btn2/counter_reg_n_0_[6]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.007 r  u_btn2/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    u_btn2/counter0_carry__0_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.341 r  u_btn2/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.979     8.320    u_btn2/counter0_carry__1_n_6
    SLICE_X56Y17         LUT5 (Prop_lut5_I4_O)        0.303     8.623 r  u_btn2/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.623    u_btn2/counter[10]
    SLICE_X56Y17         FDCE                                         r  u_btn2/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.445    14.786    u_btn2/CLK
    SLICE_X56Y17         FDCE                                         r  u_btn2/counter_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y17         FDCE (Setup_fdce_C_D)        0.081    15.092    u_btn2/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/uclk_100/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    U_CU/CLK
    SLICE_X60Y20         FDCE                                         r  U_CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_CU/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.127     1.759    U_CU/w_run
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  U_CU/count_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.804    dps/uclk_100/D[0]
    SLICE_X61Y20         FDCE                                         r  dps/uclk_100/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     1.980    dps/uclk_100/CLK
    SLICE_X61Y20         FDCE                                         r  dps/uclk_100/count_reg_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.091     1.572    dps/uclk_100/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dps/u_ti2/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti2/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.927%)  route 0.161ns (46.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    dps/u_ti2/CLK
    SLICE_X63Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dps/u_ti2/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.161     1.771    dps/u_ti2/Q[0]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.048     1.819 r  dps/u_ti2/count_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.819    dps/u_ti2/count_reg[1]_i_1__1_n_0
    SLICE_X63Y22         FDCE                                         r  dps/u_ti2/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     1.980    dps/u_ti2/CLK
    SLICE_X63Y22         FDCE                                         r  dps/u_ti2/count_reg_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.105     1.586    dps/u_ti2/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dps/u_ti2/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti2/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    dps/u_ti2/CLK
    SLICE_X63Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  dps/u_ti2/count_reg_reg[0]/Q
                         net (fo=4, routed)           0.180     1.790    U_CU/count_reg_reg[0][0]
    SLICE_X63Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  U_CU/count_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    dps/u_ti2/count_reg_reg[0]_0[0]
    SLICE_X63Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.854     1.981    dps/u_ti2/CLK
    SLICE_X63Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDCE (Hold_fdce_C_D)         0.091     1.559    dps/u_ti2/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_btn2/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn2/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.562     1.445    u_btn2/CLK
    SLICE_X56Y17         FDCE                                         r  u_btn2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y17         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  u_btn2/counter_reg[0]/Q
                         net (fo=3, routed)           0.187     1.797    u_btn2/counter_reg_n_0_[0]
    SLICE_X56Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  u_btn2/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    u_btn2/counter[0]
    SLICE_X56Y17         FDCE                                         r  u_btn2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.829     1.956    u_btn2/CLK
    SLICE_X56Y17         FDCE                                         r  u_btn2/counter_reg[0]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X56Y17         FDCE (Hold_fdce_C_D)         0.120     1.565    u_btn2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dps/u_ti/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.135%)  route 0.177ns (43.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    dps/u_ti/CLK
    SLICE_X62Y22         FDCE                                         r  dps/u_ti/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  dps/u_ti/count_reg_reg[0]/Q
                         net (fo=10, routed)          0.177     1.774    dps/u_ti/Q[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.099     1.873 r  dps/u_ti/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.873    dps/u_ti/tick_reg_i_1_n_0
    SLICE_X61Y22         FDCE                                         r  dps/u_ti/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     1.978    dps/u_ti/CLK
    SLICE_X61Y22         FDCE                                         r  dps/u_ti/tick_reg_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.092     1.592    dps/u_ti/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.838%)  route 0.208ns (50.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    U_CU/CLK
    SLICE_X60Y20         FDCE                                         r  U_CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_CU/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.208     1.840    U_CU/w_run
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.043     1.883 r  U_CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    U_CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y20         FDPE                                         r  U_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     1.980    U_CU/CLK
    SLICE_X60Y20         FDPE                                         r  U_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDPE (Hold_fdpe_C_D)         0.133     1.601    U_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dps/u_ti2/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti2/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.522%)  route 0.190ns (50.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    dps/u_ti2/CLK
    SLICE_X62Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dps/u_ti2/count_reg_reg[5]/Q
                         net (fo=10, routed)          0.190     1.799    dps/u_ti2/w_sec[5]
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  dps/u_ti2/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.844    dps/u_ti2/count_reg[5]_i_2__0_n_0
    SLICE_X62Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.854     1.981    dps/u_ti2/CLK
    SLICE_X62Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    dps/u_ti2/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 U_CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.838%)  route 0.208ns (50.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    U_CU/CLK
    SLICE_X60Y20         FDCE                                         r  U_CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_CU/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.208     1.840    U_CU/w_run
    SLICE_X60Y20         LUT5 (Prop_lut5_I3_O)        0.043     1.883 r  U_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.883    U_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     1.980    U_CU/CLK
    SLICE_X60Y20         FDCE                                         r  U_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.131     1.599    U_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dps/u_ti2/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti2/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.370%)  route 0.191ns (50.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    dps/u_ti2/CLK
    SLICE_X62Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  dps/u_ti2/count_reg_reg[5]/Q
                         net (fo=10, routed)          0.191     1.800    dps/u_ti2/w_sec[5]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  dps/u_ti2/count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    dps/u_ti2/count_reg[2]_i_1__0_n_0
    SLICE_X62Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.854     1.981    dps/u_ti2/CLK
    SLICE_X62Y21         FDCE                                         r  dps/u_ti2/count_reg_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    dps/u_ti2/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dps/u_ti/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dps/u_ti/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.810%)  route 0.195ns (51.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    dps/u_ti/CLK
    SLICE_X62Y22         FDCE                                         r  dps/u_ti/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dps/u_ti/count_reg_reg[6]/Q
                         net (fo=11, routed)          0.195     1.804    dps/u_ti/count_reg_reg_n_0_[6]
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.849 r  dps/u_ti/count_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.849    dps/u_ti/count_reg[6]_i_2_n_0
    SLICE_X62Y22         FDCE                                         r  dps/u_ti/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     1.980    dps/u_ti/CLK
    SLICE_X62Y22         FDCE                                         r  dps/u_ti/count_reg_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    dps/u_ti/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   U_CU/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   U_CU/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   U_CU/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   U_counter/u_clock_div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y16   U_counter/u_clock_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y17   U_counter/u_clock_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   U_counter/u_clock_div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   U_counter/u_clock_div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   U_counter/u_clock_div/r_counter_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_CU/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_CU/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_CU/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   dps/uclk_100/clk_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   dps/uclk_100/count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   dps/uclk_100/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   dps/uclk_100/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   dps/uclk_100/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   dps/uclk_100/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   dps/uclk_100/count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   U_counter/u_clock_div/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   U_counter/u_clock_div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   U_counter/u_clock_div/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_counter/u_clock_div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   U_counter/u_clock_div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_counter/u_clock_div/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_counter/u_clock_div/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15   U_counter/u_clock_div/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   U_counter/u_clock_div/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   dps/u_ti/count_reg_reg[0]/C



