// Seed: 82363471
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    id_2 <= #id_2 id_2;
  end
  wand id_3;
  assign id_1 = id_3;
  initial begin : LABEL_0
    id_1 = ~id_3;
  end
  wire id_4;
endmodule
module module_1 (
    input uwire   id_0,
    input supply0 id_1
);
  reg id_3;
  always
    forever begin : LABEL_0
      id_3 = 1;
      $display(1);
      id_3 <= 1;
    end
  wire id_4;
  wire id_5;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
