-- VHDL for IBM SMS ALD page 14.30.04.1
-- Title: ADDRESS 1 AND 2 MOD FEATURE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/11/2023 4:32:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_30_04_1_ADDRESS_1_AND_2_MOD_FEATURE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MY_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MY_WRAP_AROUND_MODE:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_8_BIT:	 in STD_LOGIC;
		MY_MODIFY_BY_PLUS_ONE:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_1_BIT:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_2_BIT:	 in STD_LOGIC;
		MY_1401_MODE_1:	 in STD_LOGIC;
		MY_MODIFY_BY_MINUS_ONE:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_0_BIT:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_4_BIT:	 in STD_LOGIC;
		PS_PLUS_ONE_18_LINE:	 out STD_LOGIC;
		MS_ADDR_MOD_28_BIT:	 out STD_LOGIC;
		MS_ADDR_MOD_01_BIT:	 out STD_LOGIC;
		PY_1401_INSERT_01_BIT:	 out STD_LOGIC;
		MS_ADDR_MOD_02_BIT:	 out STD_LOGIC;
		MS_ADDR_MOD_12_BIT:	 out STD_LOGIC);
end ALD_14_30_04_1_ADDRESS_1_AND_2_MOD_FEATURE_ACC;

architecture behavioral of ALD_14_30_04_1_ADDRESS_1_AND_2_MOD_FEATURE_ACC is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_2A_P: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_1B_G: STD_LOGIC;
	signal OUT_4C_G: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_3D_P: STD_LOGIC;
	signal OUT_2D_G: STD_LOGIC;
	signal OUT_4E_P: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_3F_P: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_4H_C: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_4I_L: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_3F: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;

begin

	OUT_4A_G <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_1_BIT OR MY_MEM_AR_TO_ADDR_MOD_2_BIT OR MY_LOGIC_GATE_F_1 OR MY_WRAP_AROUND_MODE );
	OUT_2A_P <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_1_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_4B_G <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_1_BIT OR MY_MEM_AR_TO_ADDR_MOD_4_BIT OR MY_LOGIC_GATE_F_1 OR MY_WRAP_AROUND_MODE );
	OUT_1B_G <= NOT(OUT_2A_P OR OUT_4C_G OR OUT_4D_C OR OUT_DOT_4B );
	OUT_4C_G <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_4_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT OR MY_LOGIC_GATE_F_1 OR MY_WRAP_AROUND_MODE );
	OUT_4D_C <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MEM_AR_TO_ADDR_MOD_1_BIT );
	OUT_3D_P <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_2_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_2D_G <= NOT(OUT_DOT_3D OR OUT_3E_G );
	OUT_4E_P <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MEM_AR_TO_ADDR_MOD_2_BIT );
	OUT_3E_G <= NOT(MY_MEM_AR_TO_ADDR_MOD_8_BIT OR MY_LOGIC_GATE_F_1 OR MY_MEM_AR_TO_ADDR_MOD_2_BIT OR MY_MODIFY_BY_MINUS_ONE OR MY_1401_MODE_1 );
	OUT_3F_P <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MEM_AR_TO_ADDR_MOD_1_BIT );
	OUT_2F_D <= NOT OUT_DOT_3F;
	OUT_3G_C <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_1_BIT OR MY_MEM_AR_TO_ADDR_MOD_2_BIT );
	OUT_4H_C <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MEM_AR_TO_ADDR_MOD_2_BIT );
	OUT_2H_D <= NOT OUT_DOT_4H;
	OUT_4I_L <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MEM_AR_TO_ADDR_MOD_4_BIT );
	OUT_DOT_3D <= OUT_3D_P OR OUT_4E_P;
	OUT_DOT_3F <= OUT_3F_P OR OUT_3G_C;
	OUT_DOT_4H <= OUT_4H_C OR OUT_4I_L;
	OUT_DOT_4B <= OUT_4A_G OR OUT_4B_G;

	PS_PLUS_ONE_18_LINE <= OUT_2A_P;
	MS_ADDR_MOD_28_BIT <= OUT_1B_G;
	MS_ADDR_MOD_01_BIT <= OUT_2D_G;
	PY_1401_INSERT_01_BIT <= OUT_3E_G;
	MS_ADDR_MOD_02_BIT <= OUT_2F_D;
	MS_ADDR_MOD_12_BIT <= OUT_2H_D;


end;
