<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p17" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_17{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_17{left:817px;bottom:1129px;}
#t3_17{left:275px;bottom:1084px;letter-spacing:-0.27px;}
#t4_17{left:332px;bottom:1084px;letter-spacing:-0.1px;}
#t5_17{left:461px;bottom:1084px;letter-spacing:-0.21px;}
#t6_17{left:564px;bottom:1084px;letter-spacing:-0.16px;}
#t7_17{left:290px;bottom:1063px;}
#t8_17{left:358px;bottom:1063px;letter-spacing:-0.17px;}
#t9_17{left:419px;bottom:1063px;letter-spacing:-0.16px;}
#ta_17{left:606px;bottom:1063px;}
#tb_17{left:290px;bottom:1042px;}
#tc_17{left:358px;bottom:1042px;letter-spacing:-0.17px;}
#td_17{left:444px;bottom:1042px;letter-spacing:-0.1px;}
#te_17{left:607px;bottom:1042px;}
#tf_17{left:290px;bottom:1021px;}
#tg_17{left:358px;bottom:1021px;letter-spacing:-0.17px;}
#th_17{left:451px;bottom:1021px;letter-spacing:-0.4px;}
#ti_17{left:290px;bottom:1000px;}
#tj_17{left:358px;bottom:1000px;letter-spacing:-0.17px;}
#tk_17{left:452px;bottom:1000px;letter-spacing:-0.25px;}
#tl_17{left:604px;bottom:1000px;}
#tm_17{left:341px;bottom:947px;letter-spacing:-0.22px;word-spacing:1.99px;}
#tn_17{left:110px;bottom:897px;letter-spacing:-0.15px;word-spacing:2.75px;}
#to_17{left:110px;bottom:876px;letter-spacing:-0.24px;}
#tp_17{left:152px;bottom:831px;letter-spacing:0.02px;word-spacing:3.67px;}
#tq_17{left:152px;bottom:813px;letter-spacing:0.02px;word-spacing:3.23px;}
#tr_17{left:602px;bottom:813px;word-spacing:3.37px;}
#ts_17{left:152px;bottom:795px;letter-spacing:-0.01px;word-spacing:2.47px;}
#tt_17{left:152px;bottom:777px;letter-spacing:0.08px;word-spacing:3.48px;}
#tu_17{left:152px;bottom:758px;letter-spacing:-0.03px;word-spacing:1.68px;}
#tv_17{left:152px;bottom:740px;letter-spacing:-0.04px;word-spacing:2.87px;}
#tw_17{left:152px;bottom:722px;letter-spacing:0.06px;word-spacing:2.17px;}
#tx_17{left:152px;bottom:703px;letter-spacing:0.03px;word-spacing:1.78px;}
#ty_17{left:110px;bottom:667px;letter-spacing:-0.17px;word-spacing:0.58px;}
#tz_17{left:110px;bottom:646px;letter-spacing:-0.15px;word-spacing:2.27px;}
#t10_17{left:110px;bottom:626px;letter-spacing:-0.17px;word-spacing:1.58px;}
#t11_17{left:110px;bottom:605px;letter-spacing:-0.15px;word-spacing:3.01px;}
#t12_17{left:110px;bottom:584px;letter-spacing:-0.19px;word-spacing:1.47px;}
#t13_17{left:110px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.09px;}
#t14_17{left:110px;bottom:528px;letter-spacing:-0.17px;word-spacing:0.92px;}
#t15_17{left:110px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t16_17{left:812px;bottom:507px;}
#t17_17{left:820px;bottom:507px;}
#t18_17{left:110px;bottom:471px;letter-spacing:-0.17px;word-spacing:1.08px;}
#t19_17{left:110px;bottom:450px;letter-spacing:-0.25px;word-spacing:1.58px;}
#t1a_17{left:473px;bottom:450px;letter-spacing:-0.14px;}
#t1b_17{left:495px;bottom:450px;}
#t1c_17{left:159px;bottom:414px;letter-spacing:-0.2px;word-spacing:1.48px;}
#t1d_17{left:300px;bottom:414px;letter-spacing:-0.09px;word-spacing:1.23px;}
#t1e_17{left:447px;bottom:414px;letter-spacing:-0.2px;word-spacing:1.47px;}
#t1f_17{left:216px;bottom:392px;}
#t1g_17{left:300px;bottom:392px;}
#t1h_17{left:447px;bottom:392px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t1i_17{left:216px;bottom:372px;}
#t1j_17{left:300px;bottom:372px;letter-spacing:-0.19px;word-spacing:1.38px;}
#t1k_17{left:447px;bottom:372px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t1l_17{left:216px;bottom:351px;}
#t1m_17{left:300px;bottom:351px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t1n_17{left:447px;bottom:351px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1o_17{left:268px;bottom:297px;letter-spacing:-0.17px;word-spacing:1.74px;}
#t1p_17{left:110px;bottom:259px;letter-spacing:-0.17px;word-spacing:1.28px;}
#t1q_17{left:110px;bottom:238px;letter-spacing:-0.18px;word-spacing:2.66px;}
#t1r_17{left:110px;bottom:217px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1s_17{left:152px;bottom:172px;word-spacing:1.24px;}
#t1t_17{left:152px;bottom:154px;letter-spacing:0.01px;word-spacing:1.84px;}

.s1_17{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_17{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_17{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_17{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s5_17{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s6_17{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts17" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg17Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg17" style="-webkit-user-select: none;"><object width="935" height="1210" data="17/17.svg" type="image/svg+xml" id="pdf17" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_17" class="t s1_17">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_17" class="t s2_17">3 </span>
<span id="t3_17" class="t s2_17">Level </span><span id="t4_17" class="t s2_17">Encoding </span><span id="t5_17" class="t s2_17">Name </span><span id="t6_17" class="t s2_17">Abbreviation </span>
<span id="t7_17" class="t s2_17">0 </span><span id="t8_17" class="t s3_17">00 </span><span id="t9_17" class="t s2_17">User/Application </span><span id="ta_17" class="t s2_17">U </span>
<span id="tb_17" class="t s2_17">1 </span><span id="tc_17" class="t s3_17">01 </span><span id="td_17" class="t s2_17">Supervisor </span><span id="te_17" class="t s2_17">S </span>
<span id="tf_17" class="t s2_17">2 </span><span id="tg_17" class="t s3_17">10 </span><span id="th_17" class="t s4_17">Reserved </span>
<span id="ti_17" class="t s2_17">3 </span><span id="tj_17" class="t s3_17">11 </span><span id="tk_17" class="t s2_17">Machine </span><span id="tl_17" class="t s2_17">M </span>
<span id="tm_17" class="t s2_17">Table 1.1: RISC-V privilege levels. </span>
<span id="tn_17" class="t s2_17">exception to be raised. These exceptions will normally cause traps into an underlying execution </span>
<span id="to_17" class="t s2_17">environment. </span>
<span id="tp_17" class="t s5_17">In the description, we try to separate the privilege level for which code is written, from the </span>
<span id="tq_17" class="t s5_17">privilege mode in which it runs, although the two are often tied. </span><span id="tr_17" class="t s5_17">For example, a supervisor- </span>
<span id="ts_17" class="t s5_17">level operating system can run in supervisor-mode on a system with three privilege modes, but </span>
<span id="tt_17" class="t s5_17">can also run in user-mode under a classic virtual machine monitor on systems with two or </span>
<span id="tu_17" class="t s5_17">more privilege modes. In both cases, the same supervisor-level operating system binary code can </span>
<span id="tv_17" class="t s5_17">be used, coded to a supervisor-level SBI and hence expecting to be able to use supervisor-level </span>
<span id="tw_17" class="t s5_17">privileged instructions and CSRs. When running a guest OS in user mode, all supervisor-level </span>
<span id="tx_17" class="t s5_17">actions will be trapped and emulated by the SEE running in the higher-privilege level. </span>
<span id="ty_17" class="t s2_17">The machine level has the highest privileges and is the only mandatory privilege level for a RISC-V </span>
<span id="tz_17" class="t s2_17">hardware platform. Code run in machine-mode (M-mode) is usually inherently trusted, as it has </span>
<span id="t10_17" class="t s2_17">low-level access to the machine implementation. M-mode can be used to manage secure execution </span>
<span id="t11_17" class="t s2_17">environments on RISC-V. User-mode (U-mode) and supervisor-mode (S-mode) are intended for </span>
<span id="t12_17" class="t s2_17">conventional application and operating system usage respectively. </span>
<span id="t13_17" class="t s2_17">Each privilege level has a core set of privileged ISA extensions with optional extensions and variants. </span>
<span id="t14_17" class="t s2_17">For example, machine-mode supports an optional standard extension for memory protection. Also, </span>
<span id="t15_17" class="t s2_17">supervisor mode can be extended to support Type-2 hypervisor execution as described in Chapter </span><span id="t16_17" class="t s6_17">8</span><span id="t17_17" class="t s2_17">. </span>
<span id="t18_17" class="t s2_17" data-mappings='[[76,"ff"]]'>Implementations might provide anywhere from 1 to 3 privilege modes trading oï¬€ reduced isolation </span>
<span id="t19_17" class="t s2_17">for lower implementation cost, as shown in Table </span><span id="t1a_17" class="t s6_17">1.2</span><span id="t1b_17" class="t s2_17">. </span>
<span id="t1c_17" class="t s2_17">Number of levels </span><span id="t1d_17" class="t s2_17">Supported Modes </span><span id="t1e_17" class="t s2_17">Intended Usage </span>
<span id="t1f_17" class="t s2_17">1 </span><span id="t1g_17" class="t s2_17">M </span><span id="t1h_17" class="t s2_17">Simple embedded systems </span>
<span id="t1i_17" class="t s2_17">2 </span><span id="t1j_17" class="t s2_17">M, U </span><span id="t1k_17" class="t s2_17">Secure embedded systems </span>
<span id="t1l_17" class="t s2_17">3 </span><span id="t1m_17" class="t s2_17">M, S, U </span><span id="t1n_17" class="t s2_17">Systems running Unix-like operating systems </span>
<span id="t1o_17" class="t s2_17">Table 1.2: Supported combinations of privilege modes. </span>
<span id="t1p_17" class="t s2_17">All hardware implementations must provide M-mode, as this is the only mode that has unfettered </span>
<span id="t1q_17" class="t s2_17">access to the whole machine. The simplest RISC-V implementations may provide only M-mode, </span>
<span id="t1r_17" class="t s2_17">though this will provide no protection against incorrect or malicious application code. </span>
<span id="t1s_17" class="t s5_17">The lock feature of the optional PMP facility can provide some limited protection even with only </span>
<span id="t1t_17" class="t s5_17">M-mode implemented. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
