#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Mar 26 18:43:22 2023
# Process ID: 1081813
# Current directory: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/vivado.log
# Journal file: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/vivado.jou
# Running On: yavin, OS: Linux, CPU Frequency: 4600.503 MHz, CPU Physical cores: 8, Host memory: 67273 MB
#-----------------------------------------------------------
source run_vivado.tcl
# source ./settings.tcl
## set top_module mul_top
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ""
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "50.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:mul_top:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project mul
# dict set report_options hls_solution mul_solution
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {}
# dict set report_options max_module_depth 4
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
INFO: [BD 41-2613] The output directory /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0 for bd_0 cannot be found.
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
WARNING: [BD 5-236] No ports matched 'get_bd_ports -filter TYPE==clk'
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-03-26 18:43:37 CEST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Mar 26 18:43:38 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sun Mar 26 18:43:38 2023] Launched synth_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/synth_1/runme.log
[Sun Mar 26 18:43:38 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1084361
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 2887 ; free virtual = 35854
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-1083869-yavin/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/synth_1/.Xil/Vivado-1083869-yavin/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 2471 ; free virtual = 35439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 2461 ; free virtual = 35428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 2461 ; free virtual = 35428
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 2450 ; free virtual = 35418
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/mul_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/mul_top.xdc]
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.562 ; gain = 0.000 ; free physical = 3305 ; free virtual = 36272
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2753.562 ; gain = 0.000 ; free physical = 3305 ; free virtual = 36272
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3377 ; free virtual = 36345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3377 ; free virtual = 36345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3380 ; free virtual = 36348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3378 ; free virtual = 36346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3345 ; free virtual = 36317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3234 ; free virtual = 36206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3234 ; free virtual = 36206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3242 ; free virtual = 36214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3233 ; free virtual = 36205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3233 ; free virtual = 36205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3233 ; free virtual = 36205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3233 ; free virtual = 36205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3233 ; free virtual = 36205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3233 ; free virtual = 36205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3233 ; free virtual = 36205
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2753.562 ; gain = 0.000 ; free physical = 3291 ; free virtual = 36263
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2753.562 ; gain = 64.031 ; free physical = 3291 ; free virtual = 36263
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.562 ; gain = 0.000 ; free physical = 3285 ; free virtual = 36257
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.562 ; gain = 0.000 ; free physical = 3312 ; free virtual = 36284
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1430d051
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2753.562 ; gain = 64.238 ; free physical = 3505 ; free virtual = 36477
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 26 18:44:46 2023...
[Sun Mar 26 18:44:57 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 2830.145 ; gain = 0.000 ; free physical = 4466 ; free virtual = 37427
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-03-26 18:44:57 CEST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.145 ; gain = 0.000 ; free physical = 4309 ; free virtual = 37276
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/mul_top.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/mul_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.145 ; gain = 0.000 ; free physical = 4205 ; free virtual = 37173
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-03-26 18:44:59 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/mul_top_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 4 -file ./report/mul_top_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/mul_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/mul_top_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/mul_top_design_analysis_synth.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/mul_top_failfast_synth.rpt
 -E- no leaf primitive found under the request. Cannot continue
WARNING: HLS-REPORT: Did not find report output file ./report/mul_top_failfast_synth.rpt
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-03-26 18:45:04 CEST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-03-26 18:45:04 CEST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-03-26 18:45:04 CEST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-03-26 18:45:04 CEST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-03-26 18:45:04 CEST
HLS EXTRACTION: synth area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 0 0 0 0 0 0 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_SLICE 13300 SLICE 0 AVAIL_LUT 53200 LUT 0 AVAIL_FF 106400 FF 0 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/report/verilog/mul_top_export.rpt


Implementation tool: Xilinx Vivado v.2021.2
Project:             mul
Solution:            mul_solution
Device target:       xc7z020-clg400-1
Report date:         Sun Mar 26 18:45:04 CEST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:              0
FF:               0
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      NA
No Sequential Path

TIMESTAMP: HLS-REPORT: synthesis end: 2023-03-26 18:45:04 CEST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Sun Mar 26 18:45:04 2023] Launched impl_1...
Run output will be captured here: /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/runme.log
[Sun Mar 26 18:45:04 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2692.273 ; gain = 2.969 ; free physical = 2609 ; free virtual = 35577
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.504 ; gain = 0.000 ; free physical = 3124 ; free virtual = 36099
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.535 ; gain = 0.000 ; free physical = 2628 ; free virtual = 35604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2756.535 ; gain = 73.168 ; free physical = 2628 ; free virtual = 35604
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2820.566 ; gain = 64.031 ; free physical = 2621 ; free virtual = 35596

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 6da897e0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2820.566 ; gain = 0.000 ; free physical = 2621 ; free virtual = 35596

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6da897e0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.566 ; gain = 9.906 ; free physical = 2330 ; free virtual = 35360
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6da897e0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2990.566 ; gain = 9.906 ; free physical = 2342 ; free virtual = 35361
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4a2e9a34

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2990.566 ; gain = 9.906 ; free physical = 2395 ; free virtual = 35370
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 4a2e9a34

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2990.566 ; gain = 9.906 ; free physical = 2395 ; free virtual = 35370
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 4a2e9a34

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2990.566 ; gain = 9.906 ; free physical = 2395 ; free virtual = 35370
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 4a2e9a34

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2990.566 ; gain = 9.906 ; free physical = 2395 ; free virtual = 35370
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.566 ; gain = 0.000 ; free physical = 2396 ; free virtual = 35370
Ending Logic Optimization Task | Checksum: 2d08d3d3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2990.566 ; gain = 9.906 ; free physical = 2396 ; free virtual = 35370

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2d08d3d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.566 ; gain = 0.000 ; free physical = 2396 ; free virtual = 35370

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2d08d3d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.566 ; gain = 0.000 ; free physical = 2396 ; free virtual = 35370

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.566 ; gain = 0.000 ; free physical = 2396 ; free virtual = 35370
Ending Netlist Obfuscation Task | Checksum: 2d08d3d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.566 ; gain = 0.000 ; free physical = 2396 ; free virtual = 35370
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2366 ; free virtual = 35346
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2366 ; free virtual = 35346
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2366 ; free virtual = 35346

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2369 ; free virtual = 35349

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e73f1132

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2371 ; free virtual = 35351

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e73f1132

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2372 ; free virtual = 35352
Phase 1 Placer Initialization | Checksum: e73f1132

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2372 ; free virtual = 35352

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2372 ; free virtual = 35352

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2372 ; free virtual = 35352
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2372 ; free virtual = 35352
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2361 ; free virtual = 35342
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3141.113 ; gain = 0.000 ; free physical = 2371 ; free virtual = 35352
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 0 ConstDB: 0 ShapeSum: 0 RouteDB: 0
Post Restoration Checksum: NetGraph: 0 NumContArr: 0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3180.738 ; gain = 39.625 ; free physical = 2254 ; free virtual = 35220

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3196.547 ; gain = 55.434 ; free physical = 2254 ; free virtual = 35219

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3204.547 ; gain = 63.434 ; free physical = 2219 ; free virtual = 35185

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3204.547 ; gain = 63.434 ; free physical = 2219 ; free virtual = 35185

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3227.461 ; gain = 86.348 ; free physical = 2218 ; free virtual = 35183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=49.027 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Timing Verification | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3227.461 ; gain = 86.348 ; free physical = 2218 ; free virtual = 35183
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3227.461 ; gain = 86.348 ; free physical = 2217 ; free virtual = 35183

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3227.461 ; gain = 86.348 ; free physical = 2216 ; free virtual = 35182

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.469 ; gain = 102.355 ; free physical = 2216 ; free virtual = 35182
Phase 2 Router Initialization | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.469 ; gain = 102.355 ; free physical = 2216 ; free virtual = 35182

Phase 3 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 3 Route finalize | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.469 ; gain = 102.355 ; free physical = 2216 ; free virtual = 35182

Phase 4 Verifying routed nets

 Verification completed successfully
Phase 4 Verifying routed nets | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.469 ; gain = 102.355 ; free physical = 2215 ; free virtual = 35181

Phase 5 Depositing Routes
Phase 5 Depositing Routes | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.469 ; gain = 102.355 ; free physical = 2215 ; free virtual = 35181

Phase 6 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=49.027 | TNS=0.000  | WHS=N/A    | THS=N/A    |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 6 Post Router Timing | Checksum: 00000000

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.469 ; gain = 102.355 ; free physical = 2215 ; free virtual = 35181
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.469 ; gain = 102.355 ; free physical = 2250 ; free virtual = 35216

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3243.469 ; gain = 102.355 ; free physical = 2250 ; free virtual = 35216
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Mar 26 18:45:42 2023...
[Sun Mar 26 18:45:52 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:48 . Memory (MB): peak = 2918.395 ; gain = 0.000 ; free physical = 3810 ; free virtual = 36788
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-03-26 18:45:52 CEST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.395 ; gain = 0.000 ; free physical = 3800 ; free virtual = 36777
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.055 ; gain = 0.000 ; free physical = 3698 ; free virtual = 36681
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-03-26 18:45:53 CEST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/mul_top_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 4 -file ./report/mul_top_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/mul_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: HLS-REPORT: Running report: report_route_status -file ./report/mul_top_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/mul_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/mul_top_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/mul_top_failfast_routed.rpt
 -E- no leaf primitive found under the request. Cannot continue
WARNING: HLS-REPORT: Did not find report output file ./report/mul_top_failfast_routed.rpt
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-03-26 18:45:53 CEST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-03-26 18:45:53 CEST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-03-26 18:45:53 CEST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-03-26 18:45:53 CEST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-03-26 18:45:53 CEST
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 0 0 0 0 0 0 0 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 0 AVAIL_LUT 53200 LUT 0 AVAIL_FF 106400 FF 0 AVAIL_DSP 220 DSP 0 AVAIL_BRAM 280 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 0 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/nghielme/PycharmProjects/thesis-project/addmul/mul/mul/mul_solution/impl/report/verilog/mul_top_export.rpt


Implementation tool: Xilinx Vivado v.2021.2
Project:             mul
Solution:            mul_solution
Device target:       xc7z020-clg400-1
Report date:         Sun Mar 26 18:45:53 CEST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:              0
FF:               0
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     50.000
CP achieved post-synthesis:      NA
CP achieved post-implementation: NA
No Sequential Path

TIMESTAMP: HLS-REPORT: implementation end: 2023-03-26 18:45:53 CEST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=49.027000, worst hold slack (WHS)=0.000000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-03-26 18:45:53 CEST
INFO: [Common 17-206] Exiting Vivado at Sun Mar 26 18:45:53 2023...
