// Seed: 3896420965
module module_0 (
    input  tri0  id_0,
    input  uwire id_1
    , id_5,
    output tri1  id_2,
    output wor   id_3
);
  wire id_6;
  assign id_3 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    input wor id_4,
    input wor id_5,
    output supply0 id_6,
    output tri0 id_7,
    output wire id_8,
    output supply0 id_9,
    output tri1 id_10
);
  wand id_12;
  wire id_13;
  assign id_6  = 1;
  assign id_10 = id_12;
  supply1 id_14 = id_3;
  wire id_15, id_16;
  assign id_12 = id_4;
  if (1) wire id_17;
  wire id_18;
  module_0(
      id_4, id_2, id_6, id_9
  );
endmodule
