/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:22 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_MEM_CTRL_B_H__
#define BCHP_WOD_MEM_CTRL_B_H__

/***************************************************************************
 *WOD_MEM_CTRL_B - WOD Data Memory Controller Registers
 ***************************************************************************/
#define BCHP_WOD_MEM_CTRL_B_DMEM0_CTRL           0x023d0000 /* [RW] Data Memory Interface Control */
#define BCHP_WOD_MEM_CTRL_B_DMEM0_BASE           0x023d0004 /* [RW] Data Memory Interface Address mapping base */
#define BCHP_WOD_MEM_CTRL_B_DMEM1_CTRL           0x023d0008 /* [RW] Data Memory Interface Control */
#define BCHP_WOD_MEM_CTRL_B_DMEM1_BASE           0x023d000c /* [RW] Data Memory Interface Address mapping base */
#define BCHP_WOD_MEM_CTRL_B_DMEM2_CTRL           0x023d0010 /* [RW] Data Memory Interface Control */
#define BCHP_WOD_MEM_CTRL_B_DMEM2_BASE           0x023d0014 /* [RW] Data Memory Interface Address mapping base */
#define BCHP_WOD_MEM_CTRL_B_DMEM3_CTRL           0x023d0018 /* [RW] Data Memory Interface Control */
#define BCHP_WOD_MEM_CTRL_B_DMEM3_BASE           0x023d001c /* [RW] Data Memory Interface Address mapping base */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_CTRL        0x023d0020 /* [RW] MEM PROC Controls */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_POKE        0x023d0024 /* [WO] MEM PROC Process Start */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_RST         0x023d0028 /* [WO] MEM PROC Process Start */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_NICE        0x023d002c /* [RW] MEM PROC Conjesttion Yield Control */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_REQ_PANIC_EN 0x023d0030 /* [RW] MEM PROC Request Panic Enable */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_OUT_PANIC_EN 0x023d0034 /* [RW] MEM PROC Output Panic Enable */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_DONE_STATUS 0x023d0038 /* [RO] MEM PROC Done Status */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_DONE_STATUS_CLEAR 0x023d003c /* [WO] MEM PROC Done Status Clear */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_PANIC_STATUS 0x023d0040 /* [RO] MEM PROC Panic Status */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_PANIC_STATUS_CLEAR 0x023d0044 /* [WO] MEM PROC Done Status Clear */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_REQ_OVERFLOW 0x023d0048 /* [RO] MEM PROC Request FIFO Overflow */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_REQ_OVERFLOW_CLEAR 0x023d004c /* [WO] MEM PROC Done Status Clear */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_OUT_UNDERFLOW 0x023d0050 /* [RO] MEM PROC Output FIFO Underflow */
#define BCHP_WOD_MEM_CTRL_B_MEM_PROC_OUT_UNDERFLOW_CLEAR 0x023d0054 /* [WO] MEM PROC Done Status Clear */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC0        0x023d0058 /* [RW] DMA channel 0 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC1        0x023d005c /* [RW] DMA channel 1 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC2        0x023d0060 /* [RW] DMA channel 2 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC3        0x023d0064 /* [RW] DMA channel 3 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC4        0x023d0068 /* [RW] DMA channel 4 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC5        0x023d006c /* [RW] DMA channel 5 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC6        0x023d0070 /* [RW] DMA channel 6 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC7        0x023d0074 /* [RW] DMA channel 7 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC8        0x023d0078 /* [RW] DMA channel 8 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC9        0x023d007c /* [RW] DMA channel 9 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC10       0x023d0080 /* [RW] DMA channel 10 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC11       0x023d0084 /* [RW] DMA channel 11 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC12       0x023d0088 /* [RW] DMA channel 12 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC13       0x023d008c /* [RW] DMA channel 13 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC14       0x023d0090 /* [RW] DMA channel 14 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_DMA_INTR_SRC15       0x023d0094 /* [RW] DMA channel 15 Interrupt Source Select */
#define BCHP_WOD_MEM_CTRL_B_GCS_BASE             0x023d0098 /* [RW] GCS Address mapping base */

#endif /* #ifndef BCHP_WOD_MEM_CTRL_B_H__ */

/* End of File */
