// Seed: 2980915230
program module_0;
  wire id_1 = id_1;
  parameter id_2 = 1;
  parameter id_3 = 1;
  assign {id_2, 1, "", id_1} = id_2;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  module_0 modCall_1 ();
  input wire id_11;
  output wire id_10;
  inout logic [7:0] id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_9[1] = id_9;
  wire id_14;
  assign id_2[-1] = -1 - -1;
  always_latch begin : LABEL_0
    return {1, id_1 - -1'd0, id_1, -1, -1'd0, -1'b0};
  end
  logic [-1 : -1  +  1] id_15;
endmodule
