Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
J.-Y. L. Boudec. and P. Thiran. 2004. Network Calculus—A Theory of Deterministic Queuing Systems for the Internet. Springer.
W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992[doi>10.1109/71.127260]
W. Dally and C. Seitz. 1986. The torus routing chip. Distrib. Comput. 1, 187--196.
Dakshina Dasari , Bjorn Andersson , Vincent Nelis , Stefan M. Petters , Arvind Easwaran , Jinkyu Lee, Response Time Analysis of COTS-Based Multicores Considering the Contention on the Shared Memory Bus, Proceedings of the 2011IEEE 10th International Conference on Trust, Security and Privacy in Computing and Communications, p.1068-1075, November 16-18, 2011[doi>10.1109/TrustCom.2011.146]
Jonas Diemer , Rolf Ernst, Back Suction: Service Guarantees for Latency-Sensitive On-chip Networks, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.155-162, May 03-06, 2010[doi>10.1109/NOCS.2010.38]
Jeffrey T. Draper , Joydeep Ghosh, A comprehensive analytical model for wormhole routing in multicomputer systems, Journal of Parallel and Distributed Computing, v.23 n.2, p.202-214, Nov. 1994[doi>10.1006/jpdc.1994.1132]
T. Ferrandiz, F. Frances, and C. Fraboul. 2009. A method of computation for worst-case delay analysis on spacewire networks. In Proceedings of the IEEE International Symposium on Industrial Embedded Systems (SIES'09). 19--27.
Thomas Ferrandiz , Fabrice Frances , Christian Fraboul, Using Network Calculus to compute end-to-end delays in SpaceWire networks, ACM SIGBED Review, v.8 n.3, p.44-47, September 2011[doi>10.1145/2038617.2038627]
Thomas Ferrandiz , Fabrice Frances , Christian Fraboul, A Sensitivity Analysis of Two Worst-Case Delay Computation Methods for SpaceWire Networks, Proceedings of the 2012 24th Euromicro Conference on Real-Time Systems, p.47-56, July 11-13, 2012[doi>10.1109/ECRTS.2012.35]
Kees Goossens , John Dielissen , Andrei Radulescu, Æthereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]
INTEL. 2010. The single-chip-cloud computer. http://www.intel.com/content/dam/www/public/us/en/documents/technology-briefs/intel-labs-singlechip-cloud-article.pdf.
Keith Knauber , Biao Chen, Supporting Preemption in Wormhole Networks, 23rd International Computer Software and Applications Conference, p.232-238, October 19-26, 1999
Sunggu Lee, Real-time wormhole channels, Journal of Parallel and Distributed Computing, v.63 n.3, p.299-311, March 2003[doi>10.1016/S0743-7315(02)00055-2]
Zhonghai Lu , Axel Jantsch , Ingo Sander, Feasibility analysis of messages for on-chip networks using wormhole routing, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120767]
Christian Paukovits , Hermann Kopetz, Concepts of Switching in the Time-Triggered Network-on-Chip, Proceedings of the 2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, p.120-129, August 25-27, 2008[doi>10.1109/RTCSA.2008.18]
Rodolfo Pellizzoni , Andreas Schranzhofer , Jian-Jia Chen , Marco Caccamo , Lothar Thiele, Worst case delay analysis for memory interference in multicore systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Yue Qian , Zhonghai Lu , Wenhua Dou, Analysis of worst-case delay bounds for on-chip packet-switching networks, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.5, p.802-815, May 2010[doi>10.1109/TCAD.2010.2043572]
Dara Rahmati , Srinivasan Murali , Luca Benini , Federico Angiolini , Giovanni De Micheli , Hamid Sarbazi-Azad, A method for calculating hard QoS guarantees for Networks-on-Chip, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687507]
E. Salminen, A. Kulmala, and T. Hamalainen. 2008. Survey of network-on-chip proposals. www.ocpip.org.
Simon Schliecker , Mircea Negrean , Rolf Ernst, Bounding the shared resource load for the performance analysis of multiprocessor systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Zheng Shi , Alan Burns, Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip, p.161-170, April 07-10, 2008
Tilera. 2011. Tile processor: User architecture manual. www.tilera.com/scm/docs/UG101-User-Architecture-Reference.pdf.
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
