Analysis & Synthesis report for fpgaradio
Fri Aug 29 10:30:07 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for cordic:u_cordic|cordic_CORDIC_0:cordic_0
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: phase_updater:u_phase_updater
 18. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1
 19. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1
 20. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1
 21. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1
 22. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1
 23. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1
 24. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1
 25. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid153_sincosTest_b_1
 26. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1
 27. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1
 28. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1
 29. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1
 30. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1
 31. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1
 32. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1
 33. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1
 34. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1
 35. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1
 36. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1
 37. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1
 38. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1
 39. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1
 40. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_ySumPreRnd_uid176_sincosTest_b_1
 41. Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 43. altpll Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1"
 45. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_ySumPreRnd_uid176_sincosTest_b_1"
 46. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1"
 47. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1"
 48. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1"
 49. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1"
 50. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1"
 51. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1"
 52. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1"
 53. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1"
 54. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1"
 55. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1"
 56. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1"
 57. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1"
 58. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1"
 59. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1"
 60. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid153_sincosTest_b_1"
 61. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1"
 62. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1"
 63. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1"
 64. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1"
 65. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1"
 66. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1"
 67. Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1"
 68. Port Connectivity Checks: "cordic:u_cordic"
 69. Signal Tap Logic Analyzer Settings
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Connections to In-System Debugging Instance "auto_signaltap_0"
 73. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 29 10:30:07 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; fpgaradio                                       ;
; Top-level Entity Name              ; fpgaradio                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 816                                             ;
;     Total combinational functions  ; 557                                             ;
;     Dedicated logic registers      ; 599                                             ;
; Total registers                    ; 599                                             ;
; Total pins                         ; 10                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 131,072                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; fpgaradio          ; fpgaradio          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; fpgaradio.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv                                                       ;             ;
; pll.v                                                                                  ; yes             ; User Wizard-Generated File                   ; /home/jason/Documents/fpga/fpgaradio/pll.v                                                              ;             ;
; /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/cordic.v                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/cordic.v                                              ; cordic      ;
; /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd       ; yes             ; Auto-Found VHDL File                         ; /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd                        ; cordic      ;
; /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library.vhd         ; yes             ; Auto-Found VHDL File                         ; /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library.vhd                          ; cordic      ;
; /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library_package.vhd ; yes             ; Auto-Found VHDL File                         ; /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library_package.vhd                  ; cordic      ;
; altpll.tdf                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altpll.tdf                                          ;             ;
; aglobal241.inc                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/aglobal241.inc                                      ;             ;
; stratix_pll.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/stratix_pll.inc                                     ;             ;
; stratixii_pll.inc                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/stratixii_pll.inc                                   ;             ;
; cycloneii_pll.inc                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                   ;             ;
; db/pll_altpll.v                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/pll_altpll.v                                                    ;             ;
; sld_signaltap.vhd                                                                      ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                   ;             ;
; sld_signaltap_impl.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                              ;             ;
; sld_ela_control.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                 ;             ;
; lpm_shiftreg.tdf                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                    ;             ;
; lpm_constant.inc                                                                       ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_constant.inc                                    ;             ;
; dffeea.inc                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/dffeea.inc                                          ;             ;
; sld_mbpmg.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                           ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                        ;             ;
; sld_buffer_manager.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                              ;             ;
; altsyncram.tdf                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf                                      ;             ;
; stratix_ram_block.inc                                                                  ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;             ;
; lpm_mux.inc                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_mux.inc                                         ;             ;
; lpm_decode.inc                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_decode.inc                                      ;             ;
; a_rdenreg.inc                                                                          ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;             ;
; altrom.inc                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altrom.inc                                          ;             ;
; altram.inc                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altram.inc                                          ;             ;
; altdpram.inc                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altdpram.inc                                        ;             ;
; db/altsyncram_ob24.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/altsyncram_ob24.tdf                                             ;             ;
; db/decode_jsa.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/decode_jsa.tdf                                                  ;             ;
; db/mux_3nb.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/mux_3nb.tdf                                                     ;             ;
; altdpram.tdf                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altdpram.tdf                                        ;             ;
; memmodes.inc                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/others/maxplus2/memmodes.inc                                      ;             ;
; a_hdffe.inc                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/a_hdffe.inc                                         ;             ;
; alt_le_rden_reg.inc                                                                    ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                 ;             ;
; altsyncram.inc                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.inc                                      ;             ;
; lpm_mux.tdf                                                                            ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_mux.tdf                                         ;             ;
; muxlut.inc                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/muxlut.inc                                          ;             ;
; bypassff.inc                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/bypassff.inc                                        ;             ;
; altshift.inc                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altshift.inc                                        ;             ;
; db/mux_1tc.tdf                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/mux_1tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                         ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_decode.tdf                                      ;             ;
; declut.inc                                                                             ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/declut.inc                                          ;             ;
; lpm_compare.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_compare.inc                                     ;             ;
; db/decode_dvf.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_counter.tdf                                     ;             ;
; lpm_add_sub.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                     ;             ;
; cmpconst.inc                                                                           ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/cmpconst.inc                                        ;             ;
; lpm_counter.inc                                                                        ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/lpm_counter.inc                                     ;             ;
; alt_counter_stratix.inc                                                                ; yes             ; Megafunction                                 ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                             ;             ;
; db/cntr_vei.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/cntr_vei.tdf                                                    ;             ;
; db/cntr_bbj.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/cntr_bbj.tdf                                                    ;             ;
; db/cntr_kgi.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/cntr_kgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/jason/Documents/fpga/fpgaradio/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                          ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                      ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                   ;             ;
; sld_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_hub.vhd                                         ; altera_sld  ;
; db/ip/sldc0787fe9/alt_sld_fab.v                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab.v                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_ident.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                     ; yes             ; Encrypted Auto-Found VHDL File               ; /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; /opt/intelFPGA/24.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                    ;             ;
+----------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 816                      ;
;                                             ;                          ;
; Total combinational functions               ; 557                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 205                      ;
;     -- 3 input functions                    ; 173                      ;
;     -- <=2 input functions                  ; 179                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 436                      ;
;     -- arithmetic mode                      ; 121                      ;
;                                             ;                          ;
; Total registers                             ; 599                      ;
;     -- Dedicated logic registers            ; 599                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 10                       ;
; Total memory bits                           ; 131072                   ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 390                      ;
; Total fan-out                               ; 4161                     ;
; Average fan-out                             ; 3.46                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |fpgaradio                                                                                                                              ; 557 (9)             ; 599 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 10   ; 0            ; |fpgaradio                                                                                                                                                                                                                                                                                                                                            ; fpgaradio                         ; work         ;
;    |pll:u_pll|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|pll:u_pll                                                                                                                                                                                                                                                                                                                                  ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                          ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                ; pll_altpll                        ; work         ;
;    |pwm_cmp:u_pwm_cmp|                                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|pwm_cmp:u_pwm_cmp                                                                                                                                                                                                                                                                                                                          ; pwm_cmp                           ; work         ;
;    |pwm_counter:u_pwm_counter|                                                                                                          ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|pwm_counter:u_pwm_counter                                                                                                                                                                                                                                                                                                                  ; pwm_counter                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 122 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 121 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 121 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 121 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 120 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 120 (81)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 410 (2)             ; 501 (16)                  ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 408 (0)             ; 485 (0)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 408 (88)            ; 485 (120)                 ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 31 (0)              ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 29 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_1tc:auto_generated|                                                                                              ; 29 (29)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_1tc:auto_generated                                                                                                                              ; mux_1tc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ob24:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated                                                                                                                                                 ; altsyncram_ob24                   ; work         ;
;                   |decode_jsa:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|decode_jsa:decode2                                                                                                                              ; decode_jsa                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 104 (104)           ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 20 (1)              ; 56 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 16 (0)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 16 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 3 (3)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 102 (9)             ; 89 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_vei:auto_generated|                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated                                                             ; cntr_vei                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_bbj:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_bbj:auto_generated                                                                                      ; cntr_bbj                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_kgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_kgi:auto_generated                                                                            ; cntr_kgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 29 (29)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgaradio|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                ; IP Include File                                  ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                  ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                  ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                  ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                  ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed     ; |fpgaradio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                  ;
; N/A    ; altera_CORDIC ; 24.1    ; N/A          ; N/A          ; |fpgaradio|cordic:u_cordic                                                                                                                                                                                                                                                     ; /home/jason/Documents/fpga/fpgaradio/cordic.qsys ;
; Altera ; ALTPLL        ; 24.1    ; N/A          ; N/A          ; |fpgaradio|pll:u_pll                                                                                                                                                                                                                                                           ; pll.v                                            ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                     ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[20,21]                               ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[19]                                  ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[17,18]                               ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[15,16]                               ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[14]                                  ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[12,13]                               ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[11]                                  ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[8..10]                               ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[7]                                   ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[6]                                   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[4,5]                                 ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[0..3]                                ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][22]    ; Lost fanout                            ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][21]    ; Lost fanout                            ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][17]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][16]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][15]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][13]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][12]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][10]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][9]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][7]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][6]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][5]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][4]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][0]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][1]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][19]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][17]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][16]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][14]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][9]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][8]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][5]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][3]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][16]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][9]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][6]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][5]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][4]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][2]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][1]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][16]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][15]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][13]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][11]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][10]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][8]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][7]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][5]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][14]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][12]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][8]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][6]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][5]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][19]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][18]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][17]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][9]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][6]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][5]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][3]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][1]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][0]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][15]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][14]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][13]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][11]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][10]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][6]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][5]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][4]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][3]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][0]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][4]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][3]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][2]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][0]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][2]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][1]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][22]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][21]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][20]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][8]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][5]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][3]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][2]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][1]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][0]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][14]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][11]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][10]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][5]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][14]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][13]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][11]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][10]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][5]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][4]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][3]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][0]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][14]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][6]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][5]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][1]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][0]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][19]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][18]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][17]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][16]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][6]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][5]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][4]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][3]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][1]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][13]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][12]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][11]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][10]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][5]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][4]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][2]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][1]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][22]   ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][21]   ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][20]   ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][1]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][0]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][22]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][21]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][20]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][6]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][4]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][2]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][1]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][0]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][19]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][18]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][17]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][16]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][15]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][14]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][13]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][12]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][11]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][10]   ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][9]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][8]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][7]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][6]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][5]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][4]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][3]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][2]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][1]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][12]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][10]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][5]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][4]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][14]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][9]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][8]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][6]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][4]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][3]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][2]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][0]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][22]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][21]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][20]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][14]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][6]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][4]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][3]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][2]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][1]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][11]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][10]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][9]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][8]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][7]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][6]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][5]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][4]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][3]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][2]      ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][1]      ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][22]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][21]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][20]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][19]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][18]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][17]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][16]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][15]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][14]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][13]    ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][9]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][8]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][19]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][18]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][17]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][16]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][15]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][14]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][13]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][12]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][11]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][10]    ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][9]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][8]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][7]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][6]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][5]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][4]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][3]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][2]     ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][1]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][0]     ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid153_sincosTest_b_1|delay_signals[0][0]       ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][8] ; Stuck at GND due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][7] ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][6] ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][5] ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][4] ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][3] ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][2] ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][1] ; Stuck at VCC due to stuck port data_in ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][0] ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 449                                                                           ;                                        ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                             ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1|delay_signals[0][17] ; Stuck at VCC              ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][0],      ;
;                                                                                                               ; due to stuck port data_in ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][0],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][3],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][2],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][1],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][16],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][15],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][14],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][13],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][12],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][11],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][10],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][9],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][8],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][7],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][6],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][5],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1|delay_signals[0][4],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][1],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][15],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][14],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][13],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][12],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][11],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][10],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][9],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][8],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][7],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][6],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][5],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][4],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][3],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1|delay_signals[0][2],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][0],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][2],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][1],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][14],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][13],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][12],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][11],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][10],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][9],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][8],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][7],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][6],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][5],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][4],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1|delay_signals[0][3],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][0],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][13],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][12],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][11],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][10],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][9],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][8],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][7],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][6],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][5],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][4],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][3],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][2],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1|delay_signals[0][1],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][22],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][21],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][20],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][1],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][0],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][19],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][18],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][17],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][16],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][15],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][14],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][13],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][12],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][11],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][10],   ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][9],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][8],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][7],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][6],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][5],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][4],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][3],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][2],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1|delay_signals[0][1],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][12],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][11],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][10],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][9],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][8],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][7],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][6],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][5],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][4],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][3],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1|delay_signals[0][2],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][11],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][10],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][9],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][8],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][7],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][6],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][5],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][4],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][3],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][2],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1|delay_signals[0][1],      ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][22],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][21],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][20],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][19],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][18],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][17],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][16],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][15],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][14],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][13],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][12],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][11],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][10],    ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][9],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][8],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid153_sincosTest_b_1|delay_signals[0][0],       ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][8], ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][7], ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][6], ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][5], ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][4], ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][3], ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][2], ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][1], ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1|delay_signals[0][0]  ;
; cordic:u_cordic|cordic_CORDIC_0:cordic_0|yip1E_1sumAHighB_uid19_sincosTest_o[21]                              ; Stuck at GND              ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ; due to stuck port data_in ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][0],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1|delay_signals[0][1],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][7],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][6],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][5],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][4],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][3],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][2],     ;
;                                                                                                               ;                           ; cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1|delay_signals[0][1]      ;
+---------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 599   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 76    ;
; Number of registers using Asynchronous Clear ; 223   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 382   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Source assignments for cordic:u_cordic|cordic_CORDIC_0:cordic_0 ;
+-----------------------------------------+--------+------+-------+
; Assignment                              ; Value  ; From ; To    ;
+-----------------------------------------+--------+------+-------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -     ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -     ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -     ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -     ;
+-----------------------------------------+--------+------+-------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 4                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: phase_updater:u_phase_updater ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; STEP           ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 18    ; Signed Integer                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 13    ; Signed Integer                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid153_sincosTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 1     ; Signed Integer                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                 ;
; depth          ; 1     ; Signed Integer                                                                                                 ;
; reset_high     ; '1'   ; Enumerated                                                                                                     ;
; reset_kind     ; ASYNC ; String                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 23    ; Signed Integer                                                                                                ;
; depth          ; 1     ; Signed Integer                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_ySumPreRnd_uid176_sincosTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                         ;
+-------------------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                ; Type           ;
+-------------------------------------------------+------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                        ; String         ;
; sld_node_info                                   ; 805334528                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                    ; Signed Integer ;
; sld_data_bits                                   ; 8                                                    ; Untyped        ;
; sld_trigger_bits                                ; 8                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                    ; Untyped        ;
; sld_sample_depth                                ; 16384                                                ; Untyped        ;
; sld_segment_size                                ; 16384                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                 ; String         ;
; sld_inversion_mask_length                       ; 52                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 8                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                    ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid172_sincosTest_b_1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_ySumPreRnd_uid176_sincosTest_b_1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_8_uid151_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_8_uid150_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist7_xip1_7_uid131_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist6_yip1_7_uid132_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist9_yip1_6_uid113_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist10_xip1_6_uid112_sincosTest_b_1" ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist13_xip1_5_uid96_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist12_yip1_5_uid97_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_4_uid81_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_4_uid80_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist19_xip1_3_uid64_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist18_yip1_3_uid65_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist21_yip1_2_uid49_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1" ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid153_sincosTest_b_1" ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                              ;
+------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1" ;
+---------+--------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------+
; ena     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; xout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+---------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cordic:u_cordic"                                                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; s      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 8                   ; 8                ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 8                           ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 25                          ;
;     arith             ; 21                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 8                           ;
;     normal            ; 4                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 2.80                        ;
; Average LUT depth     ; 2.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; adc_in[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[0]                           ; N/A     ;
; adc_in[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[0]                           ; N/A     ;
; adc_in[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[1]                           ; N/A     ;
; adc_in[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[1]                           ; N/A     ;
; adc_in[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[2]                           ; N/A     ;
; adc_in[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[2]                           ; N/A     ;
; adc_in[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[3]                           ; N/A     ;
; adc_in[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[3]                           ; N/A     ;
; adc_in[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[4]                           ; N/A     ;
; adc_in[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[4]                           ; N/A     ;
; adc_in[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[5]                           ; N/A     ;
; adc_in[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[5]                           ; N/A     ;
; adc_in[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[6]                           ; N/A     ;
; adc_in[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[6]                           ; N/A     ;
; adc_in[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[7]                           ; N/A     ;
; adc_in[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_in[7]                           ; N/A     ;
; clk_50m              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50m                             ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Fri Aug 29 10:29:53 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpgaradio -c fpgaradio
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "cordic.qsys"
Info (12250): 2025.08.29.10:29:58 Progress: Loading fpgaradio/cordic.qsys
Info (12250): 2025.08.29.10:29:59 Progress: Reading input file
Info (12250): 2025.08.29.10:29:59 Progress: Adding CORDIC_0 [altera_CORDIC 24.1]
Info (12250): 2025.08.29.10:29:59 Progress: Parameterizing module CORDIC_0
Info (12250): 2025.08.29.10:29:59 Progress: Building connections
Info (12250): 2025.08.29.10:29:59 Progress: Parameterizing connections
Info (12250): 2025.08.29.10:29:59 Progress: Validating
Info (12250): 2025.08.29.10:29:59 Progress: Done reading input file
Info (12250): Cordic: Generating "cordic" for QUARTUS_SYNTH
Info (12250): CORDIC_0: /opt/intelFPGA/24.1/ip/altera/dsp/altera_CORDIC/source//cmdPolyEval.sh /opt/intelFPGA/24.1/quartus/dspba/backend/linux64 -target CycloneIVE -frequency 200 -name cordic_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 8 FXPSinCosCordic 12 11 0 7
Info (12250): CORDIC_0: Latency on Cyclone IV E is 9 cycles
Info (12250): CORDIC_0: DSP Blocks Used: 0
Info (12250): CORDIC_0: LUTs Used: 1051
Info (12250): CORDIC_0: Memory Bits Used: 0
Info (12250): CORDIC_0: Memory Blocks Used: 0
Info (12250): CORDIC_0: "cordic" instantiated altera_CORDIC "CORDIC_0"
Info (12250): Cordic: Done "cordic" with 2 modules, 4 files
Info (12249): Finished elaborating Platform Designer system entity "cordic.qsys"
Info (12021): Found 4 design units, including 4 entities, in source file fpgaradio.sv
    Info (12023): Found entity 1: fpgaradio File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 1
    Info (12023): Found entity 2: pwm_counter File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 55
    Info (12023): Found entity 3: phase_updater File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 64
    Info (12023): Found entity 4: pwm_cmp File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: /home/jason/Documents/fpga/fpgaradio/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cordic/cordic.v
    Info (12023): Found entity 1: cordic File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/cordic.v Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cordic/submodules/cordic_CORDIC_0.vhd
    Info (12022): Found design unit 1: cordic_CORDIC_0-normal File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 44
    Info (12023): Found entity 1: cordic_CORDIC_0 File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 34
Info (12021): Found 6 design units, including 3 entities, in source file db/ip/cordic/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library.vhd Line: 343
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cordic/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (cordic) File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/dspba_library_package.vhd Line: 17
Info (12127): Elaborating entity "fpgaradio" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll" File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 25
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component" File: /home/jason/Documents/fpga/fpgaradio/pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component" File: /home/jason/Documents/fpga/fpgaradio/pll.v Line: 91
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter: File: /home/jason/Documents/fpga/fpgaradio/pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/jason/Documents/fpga/fpgaradio/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/intelFPGA/24.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pwm_counter" for hierarchy "pwm_counter:u_pwm_counter" File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 30
Warning (10230): Verilog HDL assignment warning at fpgaradio.sv(60): truncated value with size 32 to match size of target (8) File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 60
Info (12128): Elaborating entity "phase_updater" for hierarchy "phase_updater:u_phase_updater" File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 39
Warning (10230): Verilog HDL assignment warning at fpgaradio.sv(71): truncated value with size 32 to match size of target (12) File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 71
Warning (10034): Output port "phase" at fpgaradio.sv(69) has no driver File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 69
Warning (12158): Entity "phase_updater" contains only dangling pins File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 39
Info (12128): Elaborating entity "cordic" for hierarchy "cordic:u_cordic" File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 45
Info (12128): Elaborating entity "cordic_CORDIC_0" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/cordic.v Line: 20
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist23_aip1E_uid34_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 392
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist20_aip1E_uid50_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 415
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist17_aip1E_uid66_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 438
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist14_aip1E_uid82_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 461
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 484
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist8_aip1E_uid114_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 507
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist5_aip1E_uid133_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 546
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid153_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 588
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist22_xip1_2_uid48_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 672
Info (12128): Elaborating entity "dspba_delay" for hierarchy "cordic:u_cordic|cordic_CORDIC_0:cordic_0|dspba_delay:redist0_ySumPreRnd_uid176_sincosTest_b_1" File: /home/jason/Documents/fpga/fpgaradio/db/ip/cordic/submodules/cordic_CORDIC_0.vhd Line: 1052
Info (12128): Elaborating entity "pwm_cmp" for hierarchy "pwm_cmp:u_pwm_cmp" File: /home/jason/Documents/fpga/fpgaradio/fpgaradio.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob24.tdf
    Info (12023): Found entity 1: altsyncram_ob24 File: /home/jason/Documents/fpga/fpgaradio/db/altsyncram_ob24.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/jason/Documents/fpga/fpgaradio/db/decode_jsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: /home/jason/Documents/fpga/fpgaradio/db/mux_3nb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf
    Info (12023): Found entity 1: mux_1tc File: /home/jason/Documents/fpga/fpgaradio/db/mux_1tc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: /home/jason/Documents/fpga/fpgaradio/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vei.tdf
    Info (12023): Found entity 1: cntr_vei File: /home/jason/Documents/fpga/fpgaradio/db/cntr_vei.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf
    Info (12023): Found entity 1: cntr_bbj File: /home/jason/Documents/fpga/fpgaradio/db/cntr_bbj.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: /home/jason/Documents/fpga/fpgaradio/db/cntr_kgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: /home/jason/Documents/fpga/fpgaradio/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: /home/jason/Documents/fpga/fpgaradio/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: /home/jason/Documents/fpga/fpgaradio/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.08.29.10:30:03 Progress: Loading sldc0787fe9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/jason/Documents/fpga/fpgaradio/db/ip/sldc0787fe9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 867 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 835 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 541 megabytes
    Info: Processing ended: Fri Aug 29 10:30:07 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:37


