Open SystemVerilog file "src/fifo.sv"
  Open include file  "include/fifo_if.vh" from "src/fifo.sv"(4)
    Open include file  "include/jtag_types_pkg.vh" from "include/fifo_if.vh"(4)
    Close include file "include/jtag_types_pkg.vh"; continuing at "include/fifo_if.vh"(4)
  Close include file "include/fifo_if.vh"; continuing at "src/fifo.sv"(4)
  Open include file  "include/jtag_types_pkg.vh" from "src/fifo.sv"(5)
  Close include file "include/jtag_types_pkg.vh"; continuing at "src/fifo.sv"(5)
Close file "src/fifo.sv"
Open SystemVerilog file "tb/fifo_tb.sv"
  Open include file  "include/fifo_if.vh" from "tb/fifo_tb.sv"(4)
    Open include file  "include/jtag_types_pkg.vh" from "include/fifo_if.vh"(4)
    Close include file "include/jtag_types_pkg.vh"; continuing at "include/fifo_if.vh"(4)
  Close include file "include/fifo_if.vh"; continuing at "tb/fifo_tb.sv"(4)
  Open include file  "include/jtag_types_pkg.vh" from "tb/fifo_tb.sv"(5)
  Close include file "include/jtag_types_pkg.vh"; continuing at "tb/fifo_tb.sv"(5)
Close file "tb/fifo_tb.sv"
