// Seed: 680135515
module module_0;
  reg [-1 : -1] id_1, id_2, id_3;
  initial id_1 <= id_3;
  wire id_4, id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    inout wor id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    input wand id_13
);
  wire [1 : -1 'b0] id_15, id_16, id_17;
  assign id_5 = id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  logic id_18, id_19;
  uwire id_20 = -1;
endmodule
