;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #12, @200
	SLT 721, 0
	JMP <121, 106
	ADD @-0, -7
	ADD -207, <-120
	JMZ -7, @-60
	ADD #12, @200
	SUB 12, @10
	SLT 321, 41
	SLT 321, 41
	SUB @121, 103
	SUB @121, 103
	CMP @127, 106
	SPL 300, 96
	SUB 12, @10
	SUB @12, @10
	SUB -7, <-60
	CMP 12, @10
	JMP <121, 106
	DJN 0, <-2
	CMP @-127, 100
	SUB #32, @4
	SUB #32, @4
	JMP @72, #200
	JMP @72, #200
	MOV #0, -0
	SPL @72, #200
	JMP 12, #10
	DJN 12, <10
	CMP @127, 106
	SUB -207, <-120
	CMP #0, -0
	JMP -7, @-60
	CMP -207, <-120
	SLT 130, 9
	JMP @71, #606
	JMP @72, #601
	SUB @-127, 100
	CMP -207, <-120
	MOV -7, <-60
	SLT -0, 100
	MOV -7, <-20
	SUB @127, 106
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
