Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 25 15:19:37 2021
| Host         : LAPTOP-CCFS063F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3865 |          872 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             207 |           65 |
| Yes          | No                    | No                     |              76 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1466 |          608 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|       Clock Signal       |           Enable Signal           |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+
|  uart/tx/uartClk_reg_n_0 | uart/tx/tx_shift[8]_i_1_n_0       | uart/tx/tx_shift[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_seg                 |                                   |                             |                1 |              2 |         2.00 |
|  uart/tx/uartClk_reg_n_0 |                                   |                             |                2 |              3 |         1.50 |
|  clk_pll/inst/clk_out    | cpu/BHT0                          | cpu/regs/SR[0]              |                1 |              4 |         4.00 |
|  uart/tx/uartClk_reg_n_0 | uart/tx/n_dataCount               |                             |                1 |              4 |         4.00 |
|  clk_pll/inst/clk_out    | cpu/alu/div/state[1]              | cpu/regs/SR[0]              |                2 |              5 |         2.50 |
|  uart/tx/uartClk_reg_n_0 | uart/tx/tx_shift[8]_i_1_n_0       |                             |                1 |              8 |         8.00 |
|  clk_pll/inst/clk_out    | cpu/E[0]                          |                             |                2 |              8 |         4.00 |
|  clk_pll/inst/clk_out    | cpu/alu/mul/MEM_V_reg             | cpu/alu/mul/DE_INSTR_reg[5] |                3 |             11 |         3.67 |
|  iclk_IBUF               |                                   |                             |                5 |             18 |         3.60 |
|  clk_pll/inst/clk_out    | cpu/MEM_ADDR_reg[3]_1[0]          |                             |               10 |             24 |         2.40 |
|  clk_pll/inst/clk_out    |                                   | uart/tx/uartClk             |                8 |             31 |         3.88 |
|  clk_pll/inst/clk_out    | cpu/MEM_ADDR_reg[2]_0[0]          |                             |               27 |             32 |         1.19 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[8][31]_i_1_n_0  | cpu/regs/SR[0]              |               23 |             32 |         1.39 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[30][31]_i_1_n_0 | cpu/regs/SR[0]              |               17 |             32 |         1.88 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[10][31]_i_1_n_0 | cpu/regs/SR[0]              |               11 |             32 |         2.91 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[11][31]_i_1_n_0 | cpu/regs/SR[0]              |               13 |             32 |         2.46 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[12][31]_i_1_n_0 | cpu/regs/SR[0]              |               17 |             32 |         1.88 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[29][31]_i_1_n_0 | cpu/regs/SR[0]              |               14 |             32 |         2.29 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[15][31]_i_1_n_0 | cpu/regs/SR[0]              |               14 |             32 |         2.29 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[17][31]_i_1_n_0 | cpu/regs/SR[0]              |               13 |             32 |         2.46 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[25][31]_i_1_n_0 | cpu/regs/SR[0]              |               13 |             32 |         2.46 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[20][31]_i_1_n_0 | cpu/regs/SR[0]              |               13 |             32 |         2.46 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[24][31]_i_1_n_0 | cpu/regs/SR[0]              |               15 |             32 |         2.13 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[23][31]_i_1_n_0 | cpu/regs/SR[0]              |               14 |             32 |         2.29 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[19][31]_i_1_n_0 | cpu/regs/SR[0]              |               15 |             32 |         2.13 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[14][31]_i_1_n_0 | cpu/regs/SR[0]              |               14 |             32 |         2.29 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[4][31]_i_1_n_0  | cpu/regs/SR[0]              |               22 |             32 |         1.45 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[1][31]_i_2_n_0  | cpu/regs/SR[0]              |               11 |             32 |         2.91 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[21][31]_i_1_n_0 | cpu/regs/SR[0]              |               12 |             32 |         2.67 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[31][31]_i_1_n_0 | cpu/regs/SR[0]              |               16 |             32 |         2.00 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[28][31]_i_1_n_0 | cpu/regs/SR[0]              |               18 |             32 |         1.78 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[5][31]_i_1_n_0  | cpu/regs/SR[0]              |               17 |             32 |         1.88 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[13][31]_i_1_n_0 | cpu/regs/SR[0]              |               11 |             32 |         2.91 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[26][31]_i_1_n_0 | cpu/regs/SR[0]              |               16 |             32 |         2.00 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[18][31]_i_1_n_0 | cpu/regs/SR[0]              |               11 |             32 |         2.91 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[27][31]_i_1_n_0 | cpu/regs/SR[0]              |               17 |             32 |         1.88 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[2][31]_i_1_n_0  | cpu/regs/SR[0]              |               12 |             32 |         2.67 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[3][31]_i_1_n_0  | cpu/regs/SR[0]              |               17 |             32 |         1.88 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[22][31]_i_1_n_0 | cpu/regs/SR[0]              |               13 |             32 |         2.46 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[9][31]_i_1_n_0  | cpu/regs/SR[0]              |               21 |             32 |         1.52 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[7][31]_i_1_n_0  | cpu/regs/SR[0]              |               21 |             32 |         1.52 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[16][31]_i_1_n_0 | cpu/regs/SR[0]              |               11 |             32 |         2.91 |
|  clk_pll/inst/clk_out    | cpu/regs/reg_file[6][31]_i_1_n_0  | cpu/regs/SR[0]              |               20 |             32 |         1.60 |
|  clk_pll/inst/clk_out    |                                   | cpu/regs/SR[0]              |               25 |             48 |         1.92 |
|  clk_pll/inst/clk_out    | bpc/bpc[0]_i_1_n_0                | cpu/regs/SR[0]              |               16 |             64 |         4.00 |
|  clk_pll/inst/clk_out    | bpc/bpcc0                         | cpu/regs/SR[0]              |               16 |             64 |         4.00 |
|  clk_pll/inst/clk_out    | cpu/MEM_V_i_1_n_0                 | cpu/regs/SR[0]              |               25 |             77 |         3.08 |
|  clk_pll/inst/clk_out    | cpu/alu/mul/DE_BI                 | cpu/regs/SR[0]              |               27 |            104 |         3.85 |
|  clk_pll/inst/clk_out    |                                   | ipc/ipc_counter[63]_i_1_n_0 |               32 |            128 |         4.00 |
|  clk_pll/inst/clk_out    | cpu/alu/mul/MEM_V_reg             | cpu/regs/SR[0]              |               45 |            144 |         3.20 |
|  clk_pll/inst/clk_out    |                                   |                             |              864 |           3906 |         4.52 |
+--------------------------+-----------------------------------+-----------------------------+------------------+----------------+--------------+


