# final-year-project
RISC-V CPU with UART and I2C extensions
