```verilog
always @(posedge clk) begin
    if (reset)
        q <= 1;
    else
        if (q == 10)
            q <= 1;
        else
            q <= q + 1;
end
endmodule
```

The code implements a decade counter using a single always block triggered on the