INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
