read -sv run_verilog_mid/adder_32b_9_92_f4da2899f03c521dbbbdf4683221530d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_92_f4da2899f03c521dbbbdf4683221530d_yosys.v
