{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 09:14:15 2020 " "Info: Processing started: Tue Mar 31 09:14:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file io_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_DECODER-a " "Info: Found design unit 1: IO_DECODER-a" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/IO_DECODER.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_DECODER " "Info: Found entity 1: IO_DECODER" {  } { { "IO_DECODER.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/IO_DECODER.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_bustri_oe0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_bustri_oe0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri_oe0-SYN " "Info: Found design unit 1: lpm_bustri_oe0-SYN" {  } { { "lpm_bustri_oe0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_bustri_oe0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri_oe0 " "Info: Found entity 1: lpm_bustri_oe0" {  } { { "lpm_bustri_oe0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_bustri_oe0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff0-SYN " "Info: Found design unit 1: lpm_ff0-SYN" {  } { { "lpm_ff0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "lpm_ff0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff1-SYN " "Info: Found design unit 1: lpm_ff1-SYN" {  } { { "lpm_ff1.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Info: Found entity 1: lpm_ff1" {  } { { "lpm_ff1.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Info: Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Info: Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file slow_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SLOW_SRAM " "Info: Found entity 1: SLOW_SRAM" {  } { { "SLOW_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SLOW_SRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file scomp_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_SRAM " "Info: Found entity 1: SCOMP_SRAM" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_emulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file chip_emulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHIP_EMULATOR-a " "Info: Found design unit 1: CHIP_EMULATOR-a" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CHIP_EMULATOR " "Info: Found entity 1: CHIP_EMULATOR" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_SRAM " "Info: Elaborating entity \"SCOMP_SRAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLOW_SRAM SLOW_SRAM:inst2 " "Info: Elaborating entity \"SLOW_SRAM\" for hierarchy \"SLOW_SRAM:inst2\"" {  } { { "SCOMP_SRAM.bdf" "inst2" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 392 392 672 584 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff1 SLOW_SRAM:inst2\|lpm_ff1:inst82 " "Info: Elaborating entity \"lpm_ff1\" for hierarchy \"SLOW_SRAM:inst2\|lpm_ff1:inst82\"" {  } { { "SLOW_SRAM.bdf" "inst82" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SLOW_SRAM.bdf" { { 600 16 160 680 "inst82" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff1.vhd" "lpm_ff_component" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff1.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff1.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff1.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff1.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff1.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri_oe0 SLOW_SRAM:inst2\|lpm_bustri_oe0:inst65 " "Info: Elaborating entity \"lpm_bustri_oe0\" for hierarchy \"SLOW_SRAM:inst2\|lpm_bustri_oe0:inst65\"" {  } { { "SLOW_SRAM.bdf" "inst65" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SLOW_SRAM.bdf" { { 424 112 208 464 "inst65" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri SLOW_SRAM:inst2\|lpm_bustri_oe0:inst65\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"SLOW_SRAM:inst2\|lpm_bustri_oe0:inst65\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri_oe0.vhd" "lpm_bustri_component" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SLOW_SRAM:inst2\|lpm_bustri_oe0:inst65\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"SLOW_SRAM:inst2\|lpm_bustri_oe0:inst65\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri_oe0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SLOW_SRAM:inst2\|lpm_bustri_oe0:inst65\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"SLOW_SRAM:inst2\|lpm_bustri_oe0:inst65\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri_oe0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_bustri_oe0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff0 SLOW_SRAM:inst2\|lpm_ff0:inst79 " "Info: Elaborating entity \"lpm_ff0\" for hierarchy \"SLOW_SRAM:inst2\|lpm_ff0:inst79\"" {  } { { "SLOW_SRAM.bdf" "inst79" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SLOW_SRAM.bdf" { { 256 72 216 336 "inst79" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff0.vhd" "lpm_ff_component" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff0.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff0.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/lpm_ff0.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Info: Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_SRAM.bdf" "inst" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 232 280 472 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:MEMORY " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "MEMORY" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:MEMORY " "Info: Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:MEMORY\"" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 60 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:MEMORY " "Info: Instantiated megafunction \"SCOMP:inst\|altsyncram:MEMORY\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Info: Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Info: Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Info: Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Info: Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Info: Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Info: Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info: Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SimpleSRAMdemo.mif " "Info: Parameter \"init_file\" = \"SimpleSRAMdemo.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info: Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info: Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Info: Parameter \"numwords_b\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info: Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Info: Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Info: Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Info: Parameter \"width_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Info: Parameter \"widthad_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info: Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 60 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mut3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mut3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mut3 " "Info: Found entity 1: altsyncram_mut3" {  } { { "db/altsyncram_mut3.tdf" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/db/altsyncram_mut3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mut3 SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated " "Info: Elaborating entity \"altsyncram_mut3\" for hierarchy \"SCOMP:inst\|altsyncram:MEMORY\|altsyncram_mut3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "358 2048 358 10 " "Warning: 358 out of 2048 addresses are reinitialized. The latest initialized data will replace the existing data. There are 358 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Warning: Memory Initialization File address 0 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 13 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Warning: Memory Initialization File address 1 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 14 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Warning: Memory Initialization File address 2 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 15 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Warning: Memory Initialization File address 3 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 16 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Warning: Memory Initialization File address 4 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 17 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Warning: Memory Initialization File address 5 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 18 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Warning: Memory Initialization File address 6 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 19 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Warning: Memory Initialization File address 7 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 20 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Warning: Memory Initialization File address 8 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 21 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "9 " "Warning: Memory Initialization File address 9 is reinitialized" {  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 22 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SimpleSRAMdemo.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "SHIFTER" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\"" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:SHIFTER " "Info: Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Info: Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Info: Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_fuc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_fuc " "Info: Found entity 1: lpm_clshift_fuc" {  } { { "db/lpm_clshift_fuc.tdf" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/db/lpm_clshift_fuc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_fuc SCOMP:inst\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_fuc:auto_generated " "Info: Elaborating entity \"lpm_clshift_fuc\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:SHIFTER\|lpm_clshift_fuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri SCOMP:inst\|lpm_bustri:IO_BUS " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"SCOMP:inst\|lpm_bustri:IO_BUS\"" {  } { { "SCOMP.vhd" "IO_BUS" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|lpm_bustri:IO_BUS " "Info: Elaborated megafunction instantiation \"SCOMP:inst\|lpm_bustri:IO_BUS\"" {  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 99 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|lpm_bustri:IO_BUS " "Info: Instantiated megafunction \"SCOMP:inst\|lpm_bustri:IO_BUS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SCOMP.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP.vhd" 99 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "SCOMP_SRAM.bdf" "inst1" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 16 232 496 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 154 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Info: Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/altpll0.vhd" 154 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_DECODER IO_DECODER:inst3 " "Info: Elaborating entity \"IO_DECODER\" for hierarchy \"IO_DECODER:inst3\"" {  } { { "SCOMP_SRAM.bdf" "inst3" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 392 56 280 1000 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHIP_EMULATOR CHIP_EMULATOR:inst4 " "Info: Elaborating entity \"CHIP_EMULATOR\" for hierarchy \"CHIP_EMULATOR:inst4\"" {  } { { "SCOMP_SRAM.bdf" "inst4" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 256 808 984 352 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDR CHIP_EMULATOR.vhd(34) " "Warning (10492): VHDL Process Statement warning at CHIP_EMULATOR.vhd(34): signal \"ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[0\] SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[0\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\] SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[1\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[15\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[14\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[13\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[13\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[12\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[12\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[11\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[11\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[10\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[9\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[9\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[8\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[8\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[7\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[7\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[6\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[6\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[5\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[5\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[4\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[4\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[3\] SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[3\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff0:inst79\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[2\] SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"SCOMP:inst\|lpm_bustri:IO_BUS\|dout\[2\]\" to the node \"SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[15\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[15\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[14\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[14\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[13\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[13\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[12\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[12\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[11\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[11\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[10\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[10\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[9\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[9\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[8\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[8\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[7\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[7\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[6\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[6\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[5\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[5\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[4\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[4\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[3\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[3\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[2\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[2\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[1\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[1\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CHIP_EMULATOR:inst4\|DATA\[0\] CHIP_EMULATOR:inst4\|SRAM " "Warning: Converted the fan-out from the tri-state buffer \"CHIP_EMULATOR:inst4\|DATA\[0\]\" to the node \"CHIP_EMULATOR:inst4\|SRAM\" into an OR gate" {  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~175 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~175 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~159 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~159 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~143 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~143 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~191 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~191 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~95 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~95 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~111 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~111 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~79 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~79 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~127 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~127 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~47 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~47 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~31 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~31 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~15 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~15 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~63 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~63 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~223 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~223 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~239 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~239 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~207 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~207 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~255 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~255 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~367 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~367 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~431 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~431 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~303 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~303 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~495 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~495 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~415 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~415 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~351 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~351 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~287 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~287 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~479 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~479 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~335 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~335 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~399 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~399 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~271 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~271 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~463 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~463 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~447 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~447 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~383 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~383 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~319 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~319 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~511 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~511 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~110 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~110 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~94 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~94 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~78 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~78 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~126 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~126 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~158 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~158 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~174 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~174 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~142 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~142 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~190 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~190 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~30 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~30 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~46 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~46 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~14 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~14 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~62 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~62 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~238 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~238 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~222 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~222 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~206 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~206 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~254 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~254 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~350 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~350 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~414 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~414 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~286 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~286 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~478 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~478 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~430 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~430 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~366 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~366 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~302 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~302 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~494 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~494 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~398 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~398 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~334 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~334 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~270 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~270 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~462 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~462 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~382 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~382 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~446 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~446 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~318 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~318 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~510 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~510 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~173 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~173 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~157 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~157 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~141 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~141 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~189 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~189 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~93 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~93 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~109 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~109 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~77 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~77 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~125 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~125 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~45 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~45 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~29 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~29 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~13 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~13 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~61 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~61 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~221 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~221 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~237 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~237 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~205 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~205 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~253 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~253 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~365 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~365 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~429 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~429 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~301 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~301 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~493 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~493 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~413 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~413 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~349 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~349 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~285 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~285 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~477 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~477 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~333 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~333 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~397 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~397 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~269 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~269 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~461 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~461 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~445 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~445 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~381 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~381 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~317 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~317 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~509 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~509 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~108 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~108 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~92 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~92 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~76 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~76 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~124 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~124 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~156 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~156 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~172 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~172 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~140 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~140 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~188 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~188 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~28 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~28 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~44 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~44 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~12 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~12 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~60 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~60 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~236 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~236 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~220 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~220 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~204 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~204 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~252 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~252 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~348 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~348 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~412 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~412 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~284 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~284 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~476 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~476 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~428 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~428 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~364 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~364 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~300 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~300 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~492 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~492 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~396 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~396 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~332 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~332 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~268 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~268 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~460 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~460 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~380 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~380 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~444 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~444 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~316 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~316 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~508 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~508 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~171 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~171 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~155 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~155 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~139 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~139 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~187 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~187 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~91 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~91 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~107 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~107 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~75 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~75 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~123 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~123 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~43 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~43 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~27 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~27 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~11 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~11 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~59 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~59 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~219 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~219 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~235 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~235 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~203 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~203 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~251 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~251 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~363 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~363 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~427 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~427 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~299 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~299 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~491 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~491 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~411 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~411 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~347 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~347 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~283 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~283 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~475 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~475 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~331 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~331 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~395 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~395 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~267 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~267 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~459 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~459 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~443 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~443 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~379 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~379 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~315 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~315 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~507 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~507 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~106 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~106 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~90 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~90 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~74 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~74 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~122 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~122 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~154 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~154 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~170 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~170 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~138 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~138 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~186 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~186 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~26 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~26 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~42 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~42 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~10 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~10 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~58 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~58 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~234 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~234 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~218 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~218 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~202 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~202 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~250 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~250 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~346 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~346 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~410 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~410 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~282 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~282 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~474 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~474 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~426 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~426 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~362 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~362 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~298 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~298 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~490 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~490 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~394 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~394 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~330 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~330 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~266 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~266 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~458 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~458 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~378 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~378 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~442 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~442 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~314 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~314 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~506 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~506 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~169 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~169 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~153 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~153 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~137 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~137 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~185 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~185 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~89 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~89 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~105 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~105 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~73 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~73 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~121 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~121 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~41 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~41 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~25 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~25 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~9 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~9 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~57 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~57 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~217 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~217 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~233 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~233 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~201 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~201 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~249 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~249 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~361 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~361 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~425 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~425 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~297 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~297 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~489 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~489 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~409 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~409 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~345 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~345 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~281 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~281 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~473 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~473 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~329 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~329 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~393 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~393 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~265 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~265 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~457 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~457 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~441 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~441 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~377 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~377 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~313 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~313 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~505 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~505 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~104 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~104 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~88 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~88 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~72 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~72 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~120 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~120 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~152 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~152 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~168 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~168 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~136 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~136 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~184 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~184 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~24 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~24 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~40 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~40 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~8 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~8 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~56 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~56 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~232 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~232 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~216 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~216 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~200 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~200 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~248 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~248 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~344 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~344 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~408 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~408 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~280 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~280 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~472 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~472 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~424 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~424 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~360 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~360 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~296 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~296 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~488 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~488 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~392 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~392 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~328 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~328 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~264 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~264 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~456 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~456 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~376 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~376 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~440 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~440 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~312 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~312 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~504 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~504 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~167 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~167 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~151 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~151 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~135 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~135 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~183 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~183 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~87 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~87 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~103 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~103 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~71 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~71 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~119 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~119 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~39 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~39 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~23 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~23 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~7 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~7 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~55 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~55 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~215 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~215 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~231 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~231 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~199 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~199 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~247 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~247 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~359 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~359 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~423 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~423 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~295 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~295 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~487 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~487 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~407 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~407 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~343 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~343 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~279 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~279 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~471 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~471 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~327 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~327 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~391 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~391 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~263 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~263 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~455 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~455 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~439 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~439 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~375 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~375 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~311 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~311 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~503 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~503 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~102 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~86 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~86 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~70 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~70 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~118 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~118 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~150 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~150 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~166 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~166 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~134 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~134 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~182 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~182 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~22 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~22 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~38 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~38 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~6 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~6 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~54 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~54 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~230 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~230 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~214 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~214 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~198 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~198 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~246 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~246 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~342 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~342 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~406 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~406 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~278 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~278 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~470 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~470 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~422 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~422 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~358 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~358 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~294 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~294 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~486 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~486 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~390 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~390 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~326 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~326 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~262 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~262 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~454 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~454 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~374 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~374 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~438 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~438 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~310 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~310 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~502 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~502 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~165 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~165 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~149 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~149 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~133 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~133 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~181 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~181 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~85 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~85 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~101 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~101 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~69 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~69 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~117 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~117 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~37 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~37 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~21 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~21 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~5 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~5 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~53 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~53 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~213 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~213 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~229 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~229 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~197 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~197 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~245 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~245 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~357 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~357 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~421 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~421 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~293 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~293 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~485 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~485 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~405 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~405 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~341 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~341 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~277 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~277 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~469 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~469 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~325 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~325 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~389 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~389 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~261 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~261 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~453 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~453 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~437 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~437 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~373 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~373 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~309 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~309 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~501 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~501 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~100 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~100 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~84 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~84 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~68 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~68 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~116 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~116 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~148 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~148 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~164 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~164 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~132 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~132 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~180 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~180 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~20 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~20 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~36 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~36 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~4 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~4 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~52 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~52 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~228 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~228 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~212 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~212 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~196 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~196 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~244 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~244 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~340 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~340 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~404 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~404 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~276 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~276 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~468 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~468 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~420 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~420 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~356 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~356 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~292 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~292 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~484 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~484 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~388 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~388 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~324 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~324 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~260 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~260 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~452 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~452 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~372 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~372 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~436 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~436 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~308 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~308 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~500 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~500 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~163 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~163 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~147 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~147 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~131 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~131 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~179 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~179 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~83 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~83 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~99 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~99 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~67 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~67 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~115 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~115 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~35 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~35 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~19 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~19 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~3 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~3 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~51 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~51 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~211 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~211 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~227 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~227 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~195 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~195 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~243 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~243 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~355 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~355 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~419 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~419 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~291 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~291 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~483 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~483 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~403 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~403 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~339 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~339 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~275 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~275 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~467 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~467 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~323 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~323 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~387 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~387 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~259 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~259 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~451 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~451 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~435 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~435 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~371 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~371 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~307 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~307 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~499 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~499 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~98 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~98 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~82 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~82 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~66 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~66 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~114 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~114 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~146 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~146 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~162 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~162 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~130 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~130 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~178 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~178 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~18 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~18 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~34 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~34 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~2 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~50 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~50 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~226 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~226 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~210 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~210 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~194 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~194 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~242 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~242 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~338 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~338 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~402 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~402 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~274 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~274 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~466 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~466 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~418 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~418 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~354 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~354 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~290 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~290 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~482 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~482 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~386 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~386 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~322 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~322 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~258 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~258 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~450 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~450 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~370 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~370 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~434 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~434 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~306 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~306 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~498 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~498 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~161 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~161 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~145 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~145 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~129 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~129 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~177 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~177 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~81 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~81 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~97 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~97 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~65 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~65 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~113 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~113 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~33 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~33 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~17 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~17 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~1 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~49 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~49 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~209 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~209 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~225 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~225 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~193 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~193 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~241 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~241 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~353 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~353 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~417 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~417 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~289 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~289 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~481 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~481 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~401 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~401 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~337 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~337 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~273 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~273 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~465 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~465 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~321 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~321 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~385 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~385 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~257 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~257 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~449 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~449 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~433 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~433 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~369 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~369 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~305 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~305 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~497 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~497 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~96 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~96 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~80 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~80 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~64 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~64 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~112 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~112 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~144 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~144 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~160 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~160 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~128 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~128 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~176 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~176 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~16 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~16 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~32 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~32 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~0 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~48 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~48 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~224 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~224 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~208 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~208 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~192 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~192 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~240 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~240 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~336 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~336 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~400 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~400 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~272 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~272 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~464 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~464 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~416 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~416 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~352 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~352 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~288 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~288 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~480 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~480 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~384 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~384 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~320 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~320 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~256 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~256 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~448 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~448 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~368 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~368 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~432 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~432 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~304 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~304 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CHIP_EMULATOR:inst4\|SRAM~496 " "Warning: Latch CHIP_EMULATOR:inst4\|SRAM~496 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SLOW_SRAM:inst2\|lpm_ff1:inst82\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CHIP_EMULATOR.vhd" "" { Text "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/CHIP_EMULATOR.vhd" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sram_ub_n GND " "Warning (13410): Pin \"sram_ub_n\" is stuck at GND" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 496 816 992 512 "sram_ub_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sram_lb_n GND " "Warning (13410): Pin \"sram_lb_n\" is stuck at GND" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 512 816 992 528 "sram_lb_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sram_ce_n GND " "Warning (13410): Pin \"sram_ce_n\" is stuck at GND" {  } { { "SCOMP_SRAM.bdf" "" { Schematic "D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/SRAM_sim/SCOMP_SRAM.bdf" { { 528 816 992 544 "sram_ce_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|IIE\[3\] " "Info: Register \"SCOMP:inst\|IIE\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|IIE\[2\] " "Info: Register \"SCOMP:inst\|IIE\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|IIE\[1\] " "Info: Register \"SCOMP:inst\|IIE\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|IIE\[0\] " "Info: Register \"SCOMP:inst\|IIE\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|INT_ACK\[3\] " "Info: Register \"SCOMP:inst\|INT_ACK\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|INT_ACK\[2\] " "Info: Register \"SCOMP:inst\|INT_ACK\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|INT_ACK\[1\] " "Info: Register \"SCOMP:inst\|INT_ACK\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "SCOMP:inst\|INT_ACK\[0\] " "Info: Register \"SCOMP:inst\|INT_ACK\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1609 " "Info: Implemented 1609 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1549 " "Info: Implemented 1549 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1073 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1073 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 31 09:14:21 2020 " "Info: Processing ended: Tue Mar 31 09:14:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
