
module memoria(
    input Clock,
    input [31:0] Address,
    input MemWrite,
	 input [7:0] WriteData,
    output [7:0] ReadData
    );

    
    reg [7:0] memory [0:1000];

    reg [31:0] addr_reg = 0;



    // Escrita sequencial ao subir do clock
    // Escrita sequencial ao subir do clock
    always @(posedge Clock) begin
        if (MemWrite) begin
            memory[Address] <= WriteData;
        end
    end

    
    always @(negedge Clock) begin
        addr_reg <= Address;
    end
    
    assign ReadData = MemWrite ? WriteData : memory[addr_reg];



endmodule
