<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>SOC_DMA_AXI_STREAM_S_M_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">1e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">SOC_DMA_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">1e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">SOC_DMA_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ">1e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN">SOC_DMA_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ">1e+08</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN">SOC_DMA_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_STREAM_S_M_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 07:48:20 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b85c908b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b85c908b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>SOC_DMA_AXI_STREAM_S_M_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 07:48:20 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b85c908b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_STREAM_S_M_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 07:48:20 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c90856b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>SOC_DMA_AXI_STREAM_S_M_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 07:48:20 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:c90856b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 29 07:49:04 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b85c908b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">12</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done_cal</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/e0a6/hdl/AXI_STREAM_S_M_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e0a6/hdl/AXI_STREAM_S_M_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e0a6/hdl/AXI_STREAM_S_M_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/SOC_DMA_AXI_STREAM_S_M_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/e0a6/hdl/AXI_STREAM_S_M_v1_0_M00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e0a6/hdl/AXI_STREAM_S_M_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/e0a6/hdl/AXI_STREAM_S_M_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/SOC_DMA_AXI_STREAM_S_M_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SOC_DMA_AXI_STREAM_S_M_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SOC_DMA_AXI_STREAM_S_M_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SOC_DMA_AXI_STREAM_S_M_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SOC_DMA_AXI_STREAM_S_M_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>SOC_DMA_AXI_STREAM_S_M_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SOC_DMA_AXI_STREAM_S_M_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXI_STREAM_S_M_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7942e5b2_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325fac3d_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50729da_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae75482_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7014f246_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b710b8c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7472d17b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41759bbe_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cc848c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a08d2db_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f962688_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7908843c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a33c94f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0c5f37_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdf5a0a_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4398055e_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60db58b7_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5316870d_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5560bd8f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b8330f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@573776e4_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41419cd3_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d30f5f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d34519_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d5c65a_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a689fce_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de81856_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264bfc19_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e83436_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcaaca5_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce239b1_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ddf425d_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0a0118_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef85362_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6469b50f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d50b570_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca37480_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3c5a4f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1fc835_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4afea4_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645c10f9_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716f4a52_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c3d11d_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb858a0_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a92e42f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564da91b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6799a142_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60aa7687_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16826b8d_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bf7917_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133edaa8_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129f52f2_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64799ead_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c0298f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e290eb_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca9f0a4_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44991610_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33484ca1_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247813a7_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1706be07_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@babdfb5_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477a3e1c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17edb29b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e1d320_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514b1011_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735791ce_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b3675c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a690241_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12293682_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38611d68_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726d5b6e_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e440e70_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22354d1b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@901171f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456a8efe_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd86189_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e281c2_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645638a8_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36155bd1_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734c7838_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6071e6d7_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6acde78_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48dd49a7_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403064ed_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20cfffe6_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd98d63_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693f62ca_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b513ba3_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7699a62b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e1e039_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27392cdf_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6beeb790_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e64478_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117a79eb_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8801cf_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5089278f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c614c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c35ebb1_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e97565_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a36bd5c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530694be_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737aec67_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57cd1e3e_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e02bae8_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f3eb46_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560f4a5b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a5c3cd_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174ba9ef_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2c8add_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2690b686_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed65921_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534a8fc2_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1128e230_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3893fd75_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b38453b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e915f19_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@781cceaa_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427192e4_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327c50e9_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a881fc_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8c708_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7963220f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237a3339_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d673253_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63302587_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288c8fbe_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc4b699_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae21646_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432db3e5_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ed5b7d_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e959fe_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ab37e1_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af61c16_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf6f97f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a75493_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@734b20f2_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395bbc57_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232bbde6_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6759a09b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506f85e_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336932cb_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6078c7_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c88ca56_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1635798_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c856f96_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4344ed1f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5d2349_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33140e19_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23aaa5b9_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b49375_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ef4725_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6890e8f2_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b84078f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fe2f50_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba97679_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3181e527_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a36c3c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512bc25c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44513b10_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5177e74_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75df753c_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb3d519_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@330cc8f8_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b194309_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7d22f2_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f3a1d_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193950fe_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32acbcbd_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4cffc3_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ccd154_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668efdd7_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b568c3_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a7adef_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6312f951_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60073c63_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1e7a9f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52931220_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dd828b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479b6404_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d3db7d_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223a07ac_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b05718_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d74c4f3_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dabc7a_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74722c6f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65dc511_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e3b519_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e8be2b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31bbfcec_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a5f1fe_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42131f79_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e79b04f_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3773dbdf_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce7c971_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233ab24e_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b8baf6_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d7335b_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137d778a_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57588658_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753caedc_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4114d9_ARCHIVE_LOCATION">d:/Study Materials/Sem 7/ADS/ip_repo/AXI_STREAM_S_M_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e1893301"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="50cc88fb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="5d4b80ec"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="140b9c35"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="28bc6c98"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
