# -------------------------------------------------------------------------- #
#
# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
# Date created = 12:50:58  May 17, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		BinaryBlast_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C7G
set_global_assignment -name TOP_LEVEL_ENTITY BinaryBlast
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 23.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:50:58  MAY 17, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "23.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VHDL_FILE StateMachine.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_A8 -to led[0]
set_location_assignment PIN_A9 -to led[1]
set_location_assignment PIN_A10 -to led[2]
set_location_assignment PIN_B10 -to led[3]
set_location_assignment PIN_D13 -to led[4]
set_location_assignment PIN_C13 -to led[5]
set_location_assignment PIN_E14 -to led[6]
set_location_assignment PIN_D14 -to led[7]
set_location_assignment PIN_A11 -to led[8]
set_location_assignment PIN_B11 -to led[9]
set_location_assignment PIN_C10 -to sw[0]
set_location_assignment PIN_C11 -to sw[1]
set_location_assignment PIN_D12 -to sw[2]
set_location_assignment PIN_C12 -to sw[3]
set_location_assignment PIN_A12 -to sw[4]
set_location_assignment PIN_B12 -to sw[5]
set_location_assignment PIN_A13 -to sw[6]
set_location_assignment PIN_A14 -to sw[7]
set_location_assignment PIN_B14 -to sw[8]
set_location_assignment PIN_F15 -to sw[9]
set_location_assignment PIN_A7 -to btn
set_location_assignment PIN_P11 -to clk
set_location_assignment PIN_C14 -to svn_seg[6]
set_location_assignment PIN_E15 -to svn_seg[5]
set_location_assignment PIN_C15 -to svn_seg[4]
set_location_assignment PIN_C16 -to svn_seg[3]
set_location_assignment PIN_E16 -to svn_seg[2]
set_location_assignment PIN_D17 -to svn_seg[1]
set_location_assignment PIN_C17 -to svn_seg[0]
set_location_assignment PIN_B17 -to svn_seg[8]
set_location_assignment PIN_A18 -to svn_seg[9]
set_location_assignment PIN_A17 -to svn_seg[10]
set_location_assignment PIN_B16 -to svn_seg[11]
set_location_assignment PIN_E18 -to svn_seg[12]
set_location_assignment PIN_D18 -to svn_seg[13]
set_location_assignment PIN_C18 -to svn_seg[14]
set_location_assignment PIN_B22 -to svn_seg[16]
set_location_assignment PIN_C22 -to svn_seg[17]
set_location_assignment PIN_B21 -to svn_seg[18]
set_location_assignment PIN_A21 -to svn_seg[19]
set_location_assignment PIN_B19 -to svn_seg[20]
set_location_assignment PIN_A20 -to svn_seg[21]
set_location_assignment PIN_B20 -to svn_seg[22]
set_location_assignment PIN_A19 -to svn_seg[23]
set_location_assignment PIN_E17 -to svn_seg[24]
set_location_assignment PIN_D15 -to svn_seg[7]
set_location_assignment PIN_A16 -to svn_seg[15]
set_location_assignment PIN_D19 -to svn_seg[25]
set_location_assignment PIN_C20 -to svn_seg[26]
set_location_assignment PIN_C19 -to svn_seg[27]
set_location_assignment PIN_E21 -to svn_seg[28]
set_location_assignment PIN_E22 -to svn_seg[29]
set_location_assignment PIN_F21 -to svn_seg[30]
set_location_assignment PIN_D22 -to svn_seg[31]
set_location_assignment PIN_F20 -to svn_seg[32]
set_location_assignment PIN_F19 -to svn_seg[33]
set_location_assignment PIN_H19 -to svn_seg[34]
set_location_assignment PIN_J18 -to svn_seg[35]
set_location_assignment PIN_E19 -to svn_seg[36]
set_location_assignment PIN_E20 -to svn_seg[37]
set_location_assignment PIN_F18 -to svn_seg[38]
set_location_assignment PIN_F17 -to svn_seg[39]
set_location_assignment PIN_N20 -to svn_seg[40]
set_location_assignment PIN_N19 -to svn_seg[41]
set_location_assignment PIN_M20 -to svn_seg[42]
set_location_assignment PIN_N18 -to svn_seg[43]
set_location_assignment PIN_L18 -to svn_seg[44]
set_location_assignment PIN_K20 -to svn_seg[45]
set_location_assignment PIN_J20 -to svn_seg[46]
set_location_assignment PIN_L19 -to svn_seg[47]
set_location_assignment PIN_B8 -to reset
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top