

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 15:20:17 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1475
LUT:           3330
FF:            2973
DSP:              0
BRAM:          1429
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.945
CP achieved post-implementation:    4.966
Timing not met
