

================================================================
== Synthesis Summary Report of 'relu_top'
================================================================
+ General Information: 
    * Date:           Wed Jan 27 03:00:00 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        relu
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |              Modules             |  Issue |       | Latency | Latency | Iteration|         | Trip |          |         |    |           |           |     |
    |              & Loops             |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +----------------------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ relu_top                        |  Timing|   0.00|       82|  820.000|         -|       83|     -|        no|  2 (~0%)|   -|  1337 (1%)|  1750 (3%)|    -|
    | o VITIS_LOOP_5_1_VITIS_LOOP_6_2  |       -|  -7.30|       73|  730.000|        11|        1|    64|       yes|        -|   -|          -|          -|    -|
    +----------------------------------+--------+-------+---------+---------+----------+---------+------+----------+---------+----+-----------+-----------+-----+

