<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>MAIN Project Status (06/27/2013 - 14:16:58)</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>BENCH_FPGA_V00_35.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD ALIGN=LEFT><font color='red'; face='Arial'><b>X </b></font><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/pn_parser.xmsgs?&DataKey=Error'>15 Errors</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>MAIN</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Synthesized</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc6slx25-3ftg256</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>
<font color="red"; face="Arial"><b>X </b></font>
<A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/*.xmsgs?&DataKey=Error'>3 Errors (3 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.1</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD ALIGN=LEFT><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/*.xmsgs?&DataKey=Warning'>19 Warnings (0 new)</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Timing Performance</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Performance with Physical Synthesis (unlocked)?&DataKey=Strategy'>Performance with Physical Synthesis (unlocked)</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\MAIN_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>&nbsp;&nbsp;</TD>
</TR>
</TABLE>











&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\MAIN.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>seg 18. ago 15:06:18 2014</TD><TD ALIGN=LEFT><font color="red"; face="Arial"><b>X </b></font><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/xst.xmsgs?&DataKey=Error'>3 Errors (3 new)</A></TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/xst.xmsgs?&DataKey=Warning'>19 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\MAIN.bld'>Translation Report</A></TD><TD>Out of Date</TD><TD>sex 8. ago 15:49:46 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/ngdbuild.xmsgs?&DataKey=Warning'>10 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\MAIN_map.mrp'>Map Report</A></TD><TD>Out of Date</TD><TD>sex 8. ago 15:55:46 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/map.xmsgs?&DataKey=Warning'>259 Warnings (92 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/map.xmsgs?&DataKey=Info'>73 Infos (15 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\MAIN.par'>Place and Route Report</A></TD><TD>Out of Date</TD><TD>sex 8. ago 15:57:01 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/par.xmsgs?&DataKey=Warning'>34 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\MAIN.twr'>Post-PAR Static Timing Report</A></TD><TD>Out of Date</TD><TD>sex 8. ago 15:57:39 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/trce.xmsgs?&DataKey=Warning'>1 Warning (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/trce.xmsgs?&DataKey=Info'>3 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\MAIN.bgn'>Bitgen Report</A></TD><TD>Out of Date</TD><TD>sex 8. ago 15:58:20 2014</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/bitgen.xmsgs?&DataKey=Warning'>173 Warnings (91 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\_xmsgs/bitgen.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>ter 6. ago 15:57:58 2013</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\MAIN_map.psr'>Physical Synthesis Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>sex 8. ago 15:55:46 2014</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>sex 8. ago 15:58:20 2014</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='M:/codigos comentados/Mono/BENCH_FPGA_V00_35_LAST\webtalk.log'>WebTalk Log File</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>sex 8. ago 15:58:29 2014</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 02/03/2015 - 11:58:30</center>
</BODY></HTML>