
---------- Begin Simulation Statistics ----------
final_tick                                 1114978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176018                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408884                       # Number of bytes of host memory used
host_op_rate                                   307778                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.03                       # Real time elapsed on the host
host_tick_rate                               92698695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2117133                       # Number of instructions simulated
sim_ops                                       3701946                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001115                       # Number of seconds simulated
sim_ticks                                  1114978000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               446247                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24656                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            475259                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             246082                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          446247                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           200165                       # Number of indirect misses.
system.cpu.branchPred.lookups                  504874                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13033                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12494                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2419261                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1947920                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24791                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     360473                       # Number of branches committed
system.cpu.commit.bw_lim_events                617664                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             847                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          892914                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2117133                       # Number of instructions committed
system.cpu.commit.committedOps                3701946                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2373052                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.559994                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729335                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1167622     49.20%     49.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       179691      7.57%     56.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172626      7.27%     64.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       235449      9.92%     73.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       617664     26.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2373052                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11163                       # Number of function calls committed.
system.cpu.commit.int_insts                   3645865                       # Number of committed integer instructions.
system.cpu.commit.loads                        514427                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20782      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2904273     78.45%     79.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             254      0.01%     79.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37978      1.03%     80.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.08%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.04%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.17%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.31%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.34%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.18%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          494539     13.36%     94.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         169178      4.57%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3701946                       # Class of committed instruction
system.cpu.commit.refs                         696104                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2117133                       # Number of Instructions Simulated
system.cpu.committedOps                       3701946                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.316614                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.316614                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8703                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33129                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49169                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          5223                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1019605                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4811901                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   310157                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1175739                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24854                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 86804                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      598534                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2021                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      201394                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      504874                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    252120                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2244709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5046                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2886113                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           924                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49708                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.181124                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             346455                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             259115                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.035397                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2617159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.943029                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929443                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1237874     47.30%     47.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75892      2.90%     50.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61649      2.36%     52.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80949      3.09%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1160795     44.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2617159                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    122591                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67539                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    222434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    222434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    222434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    222434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    222434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    222434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8427600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8427200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       604400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       604400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       603600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       603600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4540400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4753600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4614000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4402800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     81514000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     81450400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     81516400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     81535600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1698206800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          170287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29193                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   390897                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.520234                       # Inst execution rate
system.cpu.iew.exec_refs                       801745                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     201379                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691249                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                631946                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1204                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               571                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               212762                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4594806                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                600366                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             35047                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4237571                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3331                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8913                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24854                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15080                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40254                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117517                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31084                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20871                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8322                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5879005                       # num instructions consuming a value
system.cpu.iew.wb_count                       4214749                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569297                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3346898                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.512047                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4221916                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6561226                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3630340                       # number of integer regfile writes
system.cpu.ipc                               0.759524                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.759524                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27101      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3336523     78.09%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  280      0.01%     78.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41857      0.98%     79.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4590      0.11%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1450      0.03%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6954      0.16%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15046      0.35%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14118      0.33%     80.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7260      0.17%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2399      0.06%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               584903     13.69%     94.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              190416      4.46%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25878      0.61%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13846      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4272621                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92597                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              186477                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89012                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             134245                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4152923                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10994159                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4125737                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5353479                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4593112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4272621                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1694                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          892849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18238                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            847                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1329804                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2617159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.632542                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671091                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1175494     44.91%     44.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              176744      6.75%     51.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              307468     11.75%     63.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              348871     13.33%     76.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              608582     23.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2617159                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.532809                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      252275                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           417                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10895                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2939                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               631946                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              212762                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1618272                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2787446                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     72                       # Number of system calls
system.cpu.rename.BlockCycles                  833939                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5018224                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               32                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43156                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   359503                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16841                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5162                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12363719                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4735980                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6415340                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1205074                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  75580                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24854                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172351                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1397093                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            158365                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7510762                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21438                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                993                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    199551                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1053                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6350248                       # The number of ROB reads
system.cpu.rob.rob_writes                     9434781                       # The number of ROB writes
system.cpu.timesIdled                            1713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39536                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          638                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            638                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               86                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12336                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1350                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8184                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1321                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1321                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12336                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       960448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       960448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  960448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13657                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13657    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13657                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11461002                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29653898                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18361                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4175                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24581                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                916                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2047                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2047                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18361                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8958                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50982                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59940                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       196608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1290048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1486656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10548                       # Total snoops (count)
system.l2bus.snoopTraffic                       86656                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30952                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014829                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120872                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30493     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      459      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30952                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20803998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19601556                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3686799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       248315                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248315                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248315                       # number of overall hits
system.cpu.icache.overall_hits::total          248315                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3804                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3804                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3804                       # number of overall misses
system.cpu.icache.overall_misses::total          3804                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185895600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185895600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185895600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185895600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       252119                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       252119                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       252119                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       252119                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48868.454259                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48868.454259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48868.454259                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48868.454259                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          259                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          732                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          732                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          732                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3072                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3072                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3072                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3072                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149604000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149604000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149604000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012185                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012185                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012185                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012185                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48699.218750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48699.218750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48699.218750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48699.218750                       # average overall mshr miss latency
system.cpu.icache.replacements                   2816                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248315                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248315                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3804                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3804                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185895600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185895600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       252119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       252119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48868.454259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48868.454259                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          732                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3072                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3072                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149604000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012185                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012185                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48699.218750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48699.218750                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.537861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              225124                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             79.944602                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.537861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            507310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           507310                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       703887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           703887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       703887                       # number of overall hits
system.cpu.dcache.overall_hits::total          703887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35021                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35021                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35021                       # number of overall misses
system.cpu.dcache.overall_misses::total         35021                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1681004000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1681004000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1681004000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1681004000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       738908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       738908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       738908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       738908                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.047396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047396                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047396                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47999.885783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47999.885783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47999.885783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47999.885783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29162                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               781                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.339309                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2017                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2823                       # number of writebacks
system.cpu.dcache.writebacks::total              2823                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22375                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22375                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22375                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12646                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12646                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17336                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575239600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575239600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575239600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    255465361                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    830704961                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017114                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017114                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023462                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45487.869682                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45487.869682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45487.869682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54470.226226                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47917.914225                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16312                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       524285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          524285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32936                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32936                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1577588400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1577588400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       557221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       557221                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47898.603352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47898.603352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22337                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22337                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474760800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474760800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019021                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44792.980470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44792.980470                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       179602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         179602                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103415600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103415600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       181687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       181687                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49599.808153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49599.808153                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100478800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100478800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49085.881778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49085.881778                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4690                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4690                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    255465361                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    255465361                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54470.226226                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54470.226226                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.168240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              635330                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.948627                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   732.952492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   245.215747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.715774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.239469                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.201172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1495152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1495152                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1051                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5041                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1171                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7263                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1051                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5041                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1171                       # number of overall hits
system.l2cache.overall_hits::total               7263                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2019                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7603                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3519                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13141                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2019                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7603                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3519                       # number of overall misses
system.l2cache.overall_misses::total            13141                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137054000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    517416800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    242881179                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    897351979                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137054000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    517416800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    242881179                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    897351979                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3070                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12644                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4690                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20404                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3070                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12644                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4690                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20404                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.657655                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.601313                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.750320                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.644040                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.657655                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.601313                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.750320                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.644040                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67882.119861                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68054.294357                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69019.942882                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68286.430180                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67882.119861                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68054.294357                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69019.942882                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68286.430180                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1350                       # number of writebacks
system.l2cache.writebacks::total                 1350                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             22                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            22                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2019                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7597                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13119                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2019                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7597                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          538                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13657                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120902000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    456400400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    214248395                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    791550795                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120902000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    456400400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    214248395                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31614280                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    823165075                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.657655                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.600838                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.746908                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.642962                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.657655                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.600838                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.746908                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.669330                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59882.119861                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60076.398578                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61161.403083                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60336.214269                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59882.119861                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60076.398578                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61161.403083                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58762.602230                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60274.223841                       # average overall mshr miss latency
system.l2cache.replacements                      9628                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2825                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2825                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2825                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2825                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          344                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          344                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          538                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          538                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31614280                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31614280                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58762.602230                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58762.602230                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          726                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              726                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1321                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1321                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91862400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91862400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2047                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2047                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.645335                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.645335                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69540.045420                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69540.045420                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1321                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1321                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81294400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81294400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645335                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645335                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61540.045420                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61540.045420                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1051                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4315                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1171                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6537                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2019                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6282                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3519                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11820                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137054000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425554400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    242881179                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    805489579                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3070                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10597                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4690                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18357                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.657655                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.592809                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.750320                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.643896                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67882.119861                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67741.865648                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69019.942882                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68146.326481                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2019                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6276                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3503                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11798                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120902000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375106000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    214248395                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    710256395                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.657655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592243                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.746908                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.642698                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59882.119861                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59768.323773                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61161.403083                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60201.423546                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3719.103586                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26708                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9628                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.773993                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.864653                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   307.178616                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2343.972779                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   913.919297                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.168240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003873                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.074995                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.572259                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223125                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033732                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907984                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1132                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2964                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1008                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          874                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2009                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276367                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723633                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               329836                       # Number of tag accesses
system.l2cache.tags.data_accesses              329836                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1114978000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       224192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              874048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86400                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86400                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2019                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7597                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3503                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          538                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13657                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1350                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1350                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115891076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          436069591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    201073026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30881327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              783915019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115891076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115891076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77490318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77490318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77490318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115891076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         436069591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    201073026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30881327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             861405337                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1121161600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               38759233                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409908                       # Number of bytes of host memory used
host_op_rate                                 67717744                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.05                       # Real time elapsed on the host
host_tick_rate                              112636539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2125370                       # Number of instructions simulated
sim_ops                                       3716725                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     6183600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2185                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               286                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2237                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                481                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1704                       # Number of indirect misses.
system.cpu.branchPred.lookups                    2490                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      97                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                      9202                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     8019                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               286                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1504                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2463                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6586                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 8237                       # Number of instructions committed
system.cpu.commit.committedOps                  14779                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        10834                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.364131                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.666967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5711     52.71%     52.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1090     10.06%     62.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          873      8.06%     70.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          697      6.43%     77.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2463     22.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        10834                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   44                       # Number of function calls committed.
system.cpu.commit.int_insts                     14281                       # Number of committed integer instructions.
system.cpu.commit.loads                          1768                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          334      2.26%      2.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            11834     80.07%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     82.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.43%     82.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.15%     82.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.22%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.18%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.27%     83.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.35%     83.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.18%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.19%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1646     11.14%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            481      3.25%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.83%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             14779                       # Class of committed instruction
system.cpu.commit.refs                           2321                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        8237                       # Number of Instructions Simulated
system.cpu.committedOps                         14779                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.876776                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.876776                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           17                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           34                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           64                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4265                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  23930                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     1892                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5871                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    286                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   366                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        2219                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             8                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         857                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        2490                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1546                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          9975                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    34                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          14417                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     572                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.161071                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                578                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.932596                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              12680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.061278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.921592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5613     44.27%     44.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      290      2.29%     46.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      399      3.15%     49.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      463      3.65%     53.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5915     46.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                12680                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       761                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      480                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1004000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1004000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1003600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1003600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1003600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1003600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       318800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        7480000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  320                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1739                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.217478                       # Inst execution rate
system.cpu.iew.exec_refs                         3071                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        857                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3369                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2631                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  991                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               21366                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2214                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               337                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 18821                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     11                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    286                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               34                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          863                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          439                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          243                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             77                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     21152                       # num instructions consuming a value
system.cpu.iew.wb_count                         18644                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.669535                       # average fanout of values written-back
system.cpu.iew.wb_producers                     14162                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.206029                       # insts written-back per cycle
system.cpu.iew.wb_sent                          18682                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    25731                       # number of integer regfile reads
system.cpu.int_regfile_writes                   15345                       # number of integer regfile writes
system.cpu.ipc                               0.532829                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.532829                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               458      2.39%      2.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 15058     78.60%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    71      0.37%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  47      0.25%     81.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.17%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.19%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   79      0.41%     82.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   81      0.42%     82.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.18%     82.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 54      0.28%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2101     10.97%     94.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 830      4.33%     98.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             202      1.05%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             75      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  19158                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     646                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1302                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          609                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1172                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  18054                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              49882                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        18035                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             26780                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      21345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     19158                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               188                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         12680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.510883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.662854                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6184     48.77%     48.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 877      6.92%     55.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1294     10.21%     65.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1607     12.67%     78.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2718     21.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           12680                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.239278                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1546                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                11                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2631                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 991                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7066                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            15459                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3570                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 19446                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     78                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2139                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    19                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 54227                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  23113                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               29347                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5939                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    250                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    286                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   454                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     9899                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1214                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            33075                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            292                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       485                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        29736                       # The number of ROB reads
system.cpu.rob.rob_writes                       44590                       # The number of ROB writes
system.cpu.timesIdled                              25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           80                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            156                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           45                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            94                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 49                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               43                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                49                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      49    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  49                       # Request fanout histogram
system.membus.reqLayer2.occupancy               40803                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy             105697                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  76                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            10                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               115                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 4                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             76                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     236                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                49                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                129                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.046512                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.211411                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      123     95.35%     95.35% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      4.65%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  129                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                71589                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               48000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         6183600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1502                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1502                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1502                       # number of overall hits
system.cpu.icache.overall_hits::total            1502                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           44                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             44                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           44                       # number of overall misses
system.cpu.icache.overall_misses::total            44                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2028000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2028000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2028000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2028000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1546                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028461                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028461                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028461                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028461                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46090.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46090.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1977600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1977600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1977600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1977600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025873                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025873                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025873                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025873                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        49440                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        49440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        49440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        49440                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1502                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1502                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           44                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2028000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2028000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028461                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028461                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1977600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1977600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        49440                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        49440                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1681                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.025000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3132                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3132                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2664                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2664                       # number of overall hits
system.cpu.dcache.overall_hits::total            2664                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           73                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           73                       # number of overall misses
system.cpu.dcache.overall_misses::total            73                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3474000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3474000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3474000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3474000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2737                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2737                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2737                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2737                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026672                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026672                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026672                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026672                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47589.041096                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47589.041096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47589.041096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47589.041096                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           42                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1326800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1326800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1326800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       255988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1582788                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011326                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011326                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011326                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014615                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        42800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        42800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        42800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28443.111111                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39569.700000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     36                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2115                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3432400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3432400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49744.927536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49744.927536                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1288400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1288400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47718.518519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47718.518519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        41600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        41600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          553                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        38400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        38400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            9                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       255988                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       255988                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28443.111111                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 28443.111111                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2963                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                36                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.305556                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   816.497509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   207.502491                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.797361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.202639                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.203125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5510                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               9                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              9                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            28                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            18                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                49                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           28                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           18                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               49                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1828400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1180400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       197597                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3206397                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1828400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1180400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       197597                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3206397                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              76                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            9                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             76                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.700000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.644737                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.700000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.644737                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65300                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65577.777778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 65865.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65436.673469                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65300                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65577.777778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 65865.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65436.673469                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           18                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           18                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1604400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1036400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       173597                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2814397                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1604400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1036400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       173597                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2814397                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.700000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.644737                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.700000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.644737                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57300                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57577.777778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57865.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57436.673469                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57300                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57577.777778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57865.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57436.673469                       # average overall mshr miss latency
system.l2cache.replacements                        49                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            4                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               4                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           28                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           49                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1828400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1180400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       197597                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3206397                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           76                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.700000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.644737                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65300                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65577.777778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 65865.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65436.673469                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           49                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1604400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1036400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       173597                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2814397                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.700000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.644737                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57300                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57577.777778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57865.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57436.673469                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    198                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   49                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.040816                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           42                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1101.792614                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1830.550229                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1020.657157                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          101                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010254                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.268992                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.446912                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.249184                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.024658                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1120                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2976                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          108                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          994                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          794                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2050                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.273438                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1297                       # Number of tag accesses
system.l2cache.tags.data_accesses                1297                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      6183600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          289798823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          186299243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     31049874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              507147940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     289798823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         289798823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        20699916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              20699916                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        20699916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         289798823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         186299243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     31049874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             527847856                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1164282800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2244696                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  3944767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.99                       # Real time elapsed on the host
host_tick_rate                               43744534                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2212562                       # Number of instructions simulated
sim_ops                                       3888506                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000043                       # Number of seconds simulated
sim_ticks                                    43121200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                21844                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1278                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             20399                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              10287                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           21844                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            11557                       # Number of indirect misses.
system.cpu.branchPred.lookups                   25062                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2215                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1137                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     83193                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    45300                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1300                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      20298                       # Number of branches committed
system.cpu.commit.bw_lim_events                 30162                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           23513                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                87192                       # Number of instructions committed
system.cpu.commit.committedOps                 171781                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        85368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.012241                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.739526                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        29471     34.52%     34.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10067     11.79%     46.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5938      6.96%     53.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9730     11.40%     64.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        30162     35.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        85368                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2080                       # Number of function calls committed.
system.cpu.commit.int_insts                    171314                       # Number of committed integer instructions.
system.cpu.commit.loads                         28898                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          157      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           128304     74.69%     74.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             233      0.14%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.07%     74.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.05%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.07%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.02%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.04%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.04%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.05%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.01%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           28570     16.63%     91.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13321      7.75%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.19%     99.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.15%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            171781                       # Class of committed instruction
system.cpu.commit.refs                          42481                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       87192                       # Number of Instructions Simulated
system.cpu.committedOps                        171781                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.236386                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.236386                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           36                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           71                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          134                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            26                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 11170                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 204642                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    22995                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     55320                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1306                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1359                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       30710                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            55                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       14331                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                       25062                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16837                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         65835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   579                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         104850                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           153                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2612                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.232480                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              12502                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.972607                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              92150                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.283592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.844054                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    32780     35.57%     35.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4168      4.52%     40.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4150      4.50%     44.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6243      6.77%     51.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44809     48.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                92150                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1322                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      830                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9342400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9342400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9342800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9342800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9342800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9342400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        74000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        74000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        24400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        38800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        39200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4594000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4586800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4584000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4598000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       74818400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1491                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    21137                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.717401                       # Inst execution rate
system.cpu.iew.exec_refs                        45045                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      14330                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7644                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 32598                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                286                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                26                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                15539                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              195283                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 30715                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2456                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                185141                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1306                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    29                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              896                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3702                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1956                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1367                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            124                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    186234                       # num instructions consuming a value
system.cpu.iew.wb_count                        184221                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.661007                       # average fanout of values written-back
system.cpu.iew.wb_producers                    123102                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.708867                       # insts written-back per cycle
system.cpu.iew.wb_sent                         184623                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   282939                       # number of integer regfile reads
system.cpu.int_regfile_writes                  148280                       # number of integer regfile writes
system.cpu.ipc                               0.808809                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.808809                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               551      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                140136     74.70%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  234      0.12%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   136      0.07%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 119      0.06%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 122      0.07%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.02%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  101      0.05%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   97      0.05%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 100      0.05%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 47      0.03%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                30882     16.46%     91.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14301      7.62%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             410      0.22%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            314      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 187594                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1379                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2763                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1305                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 185664                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             465013                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       182916                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            216882                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     194603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    187594                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 680                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           23513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               435                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            601                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        32165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         92150                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.035746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.573260                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               25913     28.12%     28.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               10397     11.28%     39.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               14640     15.89%     55.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               16883     18.32%     73.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               24317     26.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           92150                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.740156                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16864                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            50                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               583                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              814                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                32598                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               15539                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   88416                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           107803                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     16                       # Number of system calls
system.cpu.rename.BlockCycles                    8485                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                181152                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    327                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    24134                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    228                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    31                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                500726                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 200797                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              210553                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     55484                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    706                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1306                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1382                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    29426                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1748                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           307712                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1359                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1457                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             94                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       250500                       # The number of ROB reads
system.cpu.rob.rob_writes                      397427                       # The number of ROB writes
system.cpu.timesIdled                             232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           40                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1139                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               40                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           482                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                249                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           15                       # Transaction distribution
system.membus.trans_dist::CleanEvict              213                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           249                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               254                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     254    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 254                       # Request fanout histogram
system.membus.reqLayer2.occupancy              216821                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy             548379                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.3                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 560                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            59                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               771                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  9                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 9                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            561                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1183                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          519                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1702                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        24960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    38848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               267                       # Total snoops (count)
system.l2bus.snoopTraffic                        1344                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                831                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.056558                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.231136                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      784     94.34%     94.34% # Request fanout histogram
system.l2bus.snoop_fanout::1                       47      5.66%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  831                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              207999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               501169                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              475200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        43121200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        16362                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16362                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16362                       # number of overall hits
system.cpu.icache.overall_hits::total           16362                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          475                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            475                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          475                       # number of overall misses
system.cpu.icache.overall_misses::total           475                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17015200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17015200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17015200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17015200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16837                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16837                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16837                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16837                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.028212                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.028212                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.028212                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.028212                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35821.473684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35821.473684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35821.473684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35821.473684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           78                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          397                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13086400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13086400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13086400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13086400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023579                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023579                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023579                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023579                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32963.224181                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32963.224181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32963.224181                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32963.224181                       # average overall mshr miss latency
system.cpu.icache.replacements                    396                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        16362                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16362                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          475                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           475                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17015200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17015200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16837                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16837                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.028212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.028212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35821.473684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35821.473684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13086400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13086400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023579                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32963.224181                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32963.224181                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42882                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               652                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.769939                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34070                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        43109                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            43109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        43109                       # number of overall hits
system.cpu.dcache.overall_hits::total           43109                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          257                       # number of overall misses
system.cpu.dcache.overall_misses::total           257                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10757200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10757200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10757200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10757200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        43366                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        43366                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        43366                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        43366                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005926                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005926                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41856.809339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41856.809339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41856.809339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41856.809339                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          162                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                23                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           44                       # number of writebacks
system.cpu.dcache.writebacks::total                44                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          113                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          173                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5916000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5916000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5916000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1450368                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7366368                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003321                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003321                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003989                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41083.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41083.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41083.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50012.689655                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42580.161850                       # average overall mshr miss latency
system.cpu.dcache.replacements                    173                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        29534                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           29534                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10316000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10316000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        29782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        29782                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008327                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41596.774194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41596.774194                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5482000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5482000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004533                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40607.407407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40607.407407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        13575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       441200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       441200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        13584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49022.222222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49022.222222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       434000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       434000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000663                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000663                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48222.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48222.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           29                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           29                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1450368                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1450368                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 50012.689655                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 50012.689655                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              128916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1197                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.699248                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.123346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.876654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.198122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          831                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.188477                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.811523                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             86905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            86905                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             232                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              68                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 309                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            232                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             68                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                309                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           159                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            76                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           20                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               255                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          159                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           76                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           20                       # number of overall misses
system.l2cache.overall_misses::total              255                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10652800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5168800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1355979                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17177579                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10652800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5168800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1355979                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17177579                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          391                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          144                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           29                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             564                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          391                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          144                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           29                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            564                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.406650                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.527778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.689655                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.452128                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.406650                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.527778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.689655                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.452128                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66998.742138                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68010.526316                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67798.950000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67363.054902                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66998.742138                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68010.526316                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67798.950000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67363.054902                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             15                       # number of writebacks
system.l2cache.writebacks::total                   15                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          159                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           76                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          255                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          159                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           76                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          255                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9388800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4560800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1195979                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15145579                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9388800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4560800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1195979                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15145579                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.406650                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.527778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.689655                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.452128                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.406650                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.527778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.689655                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.452128                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59049.056604                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60010.526316                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59798.950000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59394.427451                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59049.056604                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60010.526316                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59798.950000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59394.427451                       # average overall mshr miss latency
system.l2cache.replacements                       261                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           44                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           44                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           44                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           44                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       389600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       389600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            9                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.555556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.555556                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        77920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        77920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       349600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       349600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.555556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.555556                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        69920                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        69920                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          232                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           64                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          305                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          159                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           71                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          250                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10652800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4779200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1355979                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16787979                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          391                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          555                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.406650                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.525926                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.689655                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.450450                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66998.742138                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67312.676056                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67798.950000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67151.916000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          159                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           71                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          250                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9388800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4211200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1195979                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     14795979                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.406650                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.525926                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.689655                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.450450                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59049.056604                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59312.676056                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59798.950000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59183.916000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14054                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4357                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.225614                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.113874                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1148.163782                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1800.743383                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1005.871793                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   100.107168                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010038                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.280313                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.439635                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245574                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.024440                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1060                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3036                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          990                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          484                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2333                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.258789                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.741211                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9285                       # Number of tag accesses
system.l2cache.tags.data_accesses                9285                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     43121200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          960                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              960                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              158                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               76                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  254                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            15                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  15                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          234501823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          112798345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     29683775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              376983943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     234501823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         234501823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        22262831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              22262831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        22262831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         234501823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         112798345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     29683775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             399246774                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
