\doxysection{srsran\+::pdxch\+\_\+processor\+\_\+configuration Struct Reference}
\hypertarget{structsrsran_1_1pdxch__processor__configuration}{}\label{structsrsran_1_1pdxch__processor__configuration}\index{srsran::pdxch\_processor\_configuration@{srsran::pdxch\_processor\_configuration}}


Collects the necessary parameters to create a PDx\+CH processor.  




{\ttfamily \#include $<$pdxch\+\_\+processor\+\_\+factories.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1pdxch__processor__configuration_ae792fe9344048408556c603858983a66}\label{structsrsran_1_1pdxch__processor__configuration_ae792fe9344048408556c603858983a66} 
\mbox{\hyperlink{classsrsran_1_1cyclic__prefix}{cyclic\+\_\+prefix}} {\bfseries cp}
\begin{DoxyCompactList}\small\item\em Cyclic prefix. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdxch__processor__configuration_a23387b5070d8510668d2aa20519c7b8e}\label{structsrsran_1_1pdxch__processor__configuration_a23387b5070d8510668d2aa20519c7b8e} 
\mbox{\hyperlink{namespacesrsran_aca64228c7486db8ce1f0a3118e8cedc8}{subcarrier\+\_\+spacing}} {\bfseries scs}
\begin{DoxyCompactList}\small\item\em Subcarrier spacing. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdxch__processor__configuration_add7648fcf90cdae3cd931e0935f3727f}\label{structsrsran_1_1pdxch__processor__configuration_add7648fcf90cdae3cd931e0935f3727f} 
\mbox{\hyperlink{classsrsran_1_1sampling__rate}{sampling\+\_\+rate}} {\bfseries srate}
\begin{DoxyCompactList}\small\item\em Sampling rate. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdxch__processor__configuration_ab04e7538d3dbb4d2d85fba7e9d8c9594}\label{structsrsran_1_1pdxch__processor__configuration_ab04e7538d3dbb4d2d85fba7e9d8c9594} 
unsigned {\bfseries bandwidth\+\_\+rb}
\begin{DoxyCompactList}\small\item\em Sector bandwidth as a number of resource blocks. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdxch__processor__configuration_a04d83764a7309bd5ded61d967f6f996e}\label{structsrsran_1_1pdxch__processor__configuration_a04d83764a7309bd5ded61d967f6f996e} 
double {\bfseries center\+\_\+freq\+\_\+\+Hz}
\begin{DoxyCompactList}\small\item\em Uplink center frequency in Hz. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1pdxch__processor__configuration_aa17f69496023dc9271e487ff3132e0f2}\label{structsrsran_1_1pdxch__processor__configuration_aa17f69496023dc9271e487ff3132e0f2} 
unsigned {\bfseries nof\+\_\+tx\+\_\+ports}
\begin{DoxyCompactList}\small\item\em Number of transmit ports. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Collects the necessary parameters to create a PDx\+CH processor. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/lower/processors/downlink/pdxch/pdxch\+\_\+processor\+\_\+factories.\+h\end{DoxyCompactItemize}
