// Seed: 2741113959
module module_0 (
    input wand id_0,
    input wor id_1
    , id_5,
    input supply1 id_2,
    input wor id_3
);
  wire id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3#(
        .id_6(1),
        .id_7(1),
        .id_8((1))
    ),
    input supply0 id_4
);
  and primCall (id_0, id_1, id_6, id_2, id_3, id_8, id_7, id_4);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5
    , id_9,
    output wor id_6,
    input wire id_7
);
  id_10(
      -1'b0, 1
  );
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_1
  );
  wire  id_11;
  logic id_12;
endmodule
