#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May 31 17:46:53 2025
# Process ID: 3148
# Current directory: C:/Users/dx348/Desktop/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/dx348/Desktop/project_1/project_1.runs/synth_1/top.vds
# Journal file: C:/Users/dx348/Desktop/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 430.383 ; gain = 98.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:253]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:24]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:60]
	Parameter EMERGENCY bound to: 3'b000 
	Parameter LEFT_TURN bound to: 3'b001 
	Parameter RIGHT_TURN bound to: 3'b010 
	Parameter FOUR_WAY bound to: 3'b011 
	Parameter NORMAL bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:99]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (3#1) [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:60]
INFO: [Synth 8-6157] synthesizing module 'emergency_timer' [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:147]
INFO: [Synth 8-6155] done synthesizing module 'emergency_timer' (4#1) [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:147]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_driver' [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:173]
WARNING: [Synth 8-6014] Unused sequential element digit_value_reg was removed.  [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:216]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_driver' (5#1) [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:173]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/dx348/Desktop/project_1/Automotive_tail.v:253]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port swt[14]
WARNING: [Synth 8-3331] design top has unconnected port swt[13]
WARNING: [Synth 8-3331] design top has unconnected port swt[12]
WARNING: [Synth 8-3331] design top has unconnected port swt[11]
WARNING: [Synth 8-3331] design top has unconnected port swt[10]
WARNING: [Synth 8-3331] design top has unconnected port swt[9]
WARNING: [Synth 8-3331] design top has unconnected port swt[6]
WARNING: [Synth 8-3331] design top has unconnected port swt[5]
WARNING: [Synth 8-3331] design top has unconnected port swt[4]
WARNING: [Synth 8-3331] design top has unconnected port swt[3]
WARNING: [Synth 8-3331] design top has unconnected port swt[2]
WARNING: [Synth 8-3331] design top has unconnected port swt[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.352 ; gain = 154.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.352 ; gain = 154.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 486.352 ; gain = 154.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dx348/Desktop/project_1/Nexys4 DDr.xdc]
Finished Parsing XDC File [C:/Users/dx348/Desktop/project_1/Nexys4 DDr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dx348/Desktop/project_1/Nexys4 DDr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.445 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 836.469 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 836.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 836.469 ; gain = 504.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 836.469 ; gain = 504.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 836.469 ; gain = 504.426
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1Hz" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_1kHz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "emergency_active" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "minutes" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 836.469 ; gain = 504.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module emergency_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module seven_seg_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "clk_div/clk_1Hz" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_div/clk_1kHz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_brake/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_reverse/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_u/btn_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "deb_l/btn_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port swt[14]
WARNING: [Synth 8-3331] design top has unconnected port swt[13]
WARNING: [Synth 8-3331] design top has unconnected port swt[12]
WARNING: [Synth 8-3331] design top has unconnected port swt[11]
WARNING: [Synth 8-3331] design top has unconnected port swt[10]
WARNING: [Synth 8-3331] design top has unconnected port swt[9]
WARNING: [Synth 8-3331] design top has unconnected port swt[6]
WARNING: [Synth 8-3331] design top has unconnected port swt[5]
WARNING: [Synth 8-3331] design top has unconnected port swt[4]
WARNING: [Synth 8-3331] design top has unconnected port swt[3]
WARNING: [Synth 8-3331] design top has unconnected port swt[2]
WARNING: [Synth 8-3331] design top has unconnected port swt[1]
INFO: [Synth 8-3886] merging instance 'display/AN_reg[4]' (FDS) to 'display/AN_reg[5]'
INFO: [Synth 8-3886] merging instance 'display/AN_reg[5]' (FDS) to 'display/AN_reg[6]'
INFO: [Synth 8-3886] merging instance 'display/AN_reg[6]' (FDS) to 'display/AN_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/AN_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 836.469 ; gain = 504.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 836.469 ; gain = 504.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |     9|
|4     |LUT2   |     8|
|5     |LUT3   |     8|
|6     |LUT4   |    45|
|7     |LUT5   |    32|
|8     |LUT6   |    38|
|9     |MUXF7  |     5|
|10    |FDRE   |   159|
|11    |FDSE   |    12|
|12    |IBUF   |     9|
|13    |OBUF   |    21|
|14    |OBUFT  |    10|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   392|
|2     |  clk_div     |clock_divider    |   114|
|3     |  deb_brake   |debouncer        |    35|
|4     |  deb_l       |debouncer_0      |    35|
|5     |  deb_reverse |debouncer_1      |    35|
|6     |  deb_u       |debouncer_2      |    36|
|7     |  display     |seven_seg_driver |    59|
|8     |  fsm_inst    |fsm              |    15|
|9     |  timer       |emergency_timer  |    22|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.676 ; gain = 513.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 845.676 ; gain = 163.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 845.676 ; gain = 513.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 849.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 849.727 ; gain = 530.719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 849.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/dx348/Desktop/project_1/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 31 17:47:11 2025...
