

================================================================
== Vitis HLS Report for 'arp_pkg_sender'
================================================================
* Date:           Wed Mar  8 19:14:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.10 ns|  2.536 ns|     0.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.200 ns|  6.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%aps_fsmState_load = load i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:119]   --->   Operation 4 'load' 'aps_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.49ns)   --->   "%switch_ln119 = switch i2 %aps_fsmState_load, void, i2 1, void, i2 2, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:119]   --->   Operation 5 'switch' 'switch_ln119' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 6 [1/1] (0.41ns)   --->   "%store_ln159 = store i2 0, i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:159]   --->   Operation 6 'store' 'store_ln159' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.41>
ST_1 : Operation 7 [1/1] (0.41ns)   --->   "%store_ln184 = store i2 0, i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:184]   --->   Operation 7 'store' 'store_ln184' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %arpReplyFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 8 'nbreadreq' 'tmp_i' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp_i, void, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:121]   --->   Operation 9 'br' 'br_ln121' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_i_38 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %arpRequestFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 10 'nbreadreq' 'tmp_i_38' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %tmp_i_38, void %._crit_edge1.i, void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:125]   --->   Operation 11 'br' 'br_ln125' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.45ns)   --->   "%arpRequestFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %arpRequestFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 12 'read' 'arpRequestFifo_read' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i & tmp_i_38)> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %arpRequestFifo_read, i32 %inputIP_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 13 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i & tmp_i_38)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.41ns)   --->   "%store_ln127 = store i2 2, i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:127]   --->   Operation 14 'store' 'store_ln127' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i & tmp_i_38)> <Delay = 0.41>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln128 = br void %._crit_edge1.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:128]   --->   Operation 15 'br' 'br_ln128' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i & tmp_i_38)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%arpReplyFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %arpReplyFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'read' 'arpReplyFifo_read' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i256 %arpReplyFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'trunc' 'trunc_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln144 = store i48 %trunc_ln144, i48 %replyMeta_srcMac_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %arpReplyFifo_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'partselect' 'trunc_ln144_1' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_1, i16 %replyMeta_ethType_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %arpReplyFifo_read, i32 80, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'partselect' 'trunc_ln144_2' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_2, i16 %replyMeta_hwType_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %arpReplyFifo_read, i32 96, i32 111" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'partselect' 'trunc_ln144_3' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_3, i16 %replyMeta_protoType_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln144_4 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %arpReplyFifo_read, i32 112, i32 119" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'partselect' 'trunc_ln144_4' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %trunc_ln144_4, i8 %replyMeta_hwLen_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln144_5 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %arpReplyFifo_read, i32 120, i32 127" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'partselect' 'trunc_ln144_5' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln144 = store i8 %trunc_ln144_5, i8 %replyMeta_protoLen_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln144_6 = partselect i48 @_ssdm_op_PartSelect.i48.i256.i32.i32, i256 %arpReplyFifo_read, i32 128, i32 175" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'partselect' 'trunc_ln144_6' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln144 = store i48 %trunc_ln144_6, i48 %replyMeta_hwAddrSrc_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln144_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %arpReplyFifo_read, i32 192, i32 223" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'partselect' 'trunc_ln144_7' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln144 = store i32 %trunc_ln144_7, i32 %replyMeta_protoAddrSrc_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'store' 'store_ln144' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.41ns)   --->   "%store_ln123 = store i2 1, i2 %aps_fsmState" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:123]   --->   Operation 34 'store' 'store_ln123' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln124 = br void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:124]   --->   Operation 35 'br' 'br_ln124' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln129 = br void %arp_pkg_sender.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:129]   --->   Operation 36 'br' 'br_ln129' <Predicate = (aps_fsmState_load != 1 & aps_fsmState_load != 2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %networkMask, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.45ns)   --->   "%rhs_V = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %networkMask"   --->   Operation 38 'read' 'rhs_V' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gatewayIP, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.45ns)   --->   "%auxQueryIP_V_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %gatewayIP"   --->   Operation 40 'read' 'auxQueryIP_V_1' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.39ns)   --->   "%lhs_V_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 42 'read' 'lhs_V_2' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %myMacAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.41ns)   --->   "%myMacAddress_read = read i48 @_ssdm_op_Read.ap_fifo.i48P0A, i48 %myMacAddress"   --->   Operation 44 'read' 'myMacAddress_read' <Predicate = true> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 3> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %arpRequestFifo, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %arpReplyFifo, void @empty_11, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %arpDataOut_V_last_V, i64 %arpDataOut_V_strb_V, i64 %arpDataOut_V_keep_V, i512 %arpDataOut_V_data_V, void @empty_12, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V = load i32 %inputIP_V"   --->   Operation 55 'load' 'lhs_V' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1064)   --->   "%xor_ln1064 = xor i32 %lhs_V_2, i32 %lhs_V"   --->   Operation 56 'xor' 'xor_ln1064' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1064)   --->   "%and_ln1064 = and i32 %rhs_V, i32 %xor_ln1064"   --->   Operation 57 'and' 'and_ln1064' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1064 = icmp_eq  i32 %and_ln1064, i32 0"   --->   Operation 58 'icmp' 'icmp_ln1064' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.22ns)   --->   "%auxQueryIP_V_2 = select i1 %icmp_ln1064, i32 %lhs_V, i32 %auxQueryIP_V_1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136]   --->   Operation 59 'select' 'auxQueryIP_V_2' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i176.i32.i48.i32.i48.i80.i48.i48, i176 21438213421863513942334111744, i32 %auxQueryIP_V_2, i48 0, i32 %lhs_V_2, i48 %myMacAddress_read, i80 4722656402130033706504, i48 %myMacAddress_read, i48 281474976710655"   --->   Operation 60 'bitconcatenate' 'p_Result_s' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 %arpDataOut_V_last_V, i512 %p_Result_s, i64 1152921504606846975, i64 0, i1 1"   --->   Operation 61 'write' 'write_ln304' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%replyMeta_srcMac_V_load = load i48 %replyMeta_srcMac_V"   --->   Operation 62 'load' 'replyMeta_srcMac_V_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%replyMeta_ethType_V_load = load i16 %replyMeta_ethType_V"   --->   Operation 63 'load' 'replyMeta_ethType_V_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%replyMeta_hwType_V_load = load i16 %replyMeta_hwType_V"   --->   Operation 64 'load' 'replyMeta_hwType_V_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%replyMeta_protoType_V_load = load i16 %replyMeta_protoType_V"   --->   Operation 65 'load' 'replyMeta_protoType_V_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%replyMeta_hwLen_V_load = load i8 %replyMeta_hwLen_V"   --->   Operation 66 'load' 'replyMeta_hwLen_V_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%replyMeta_protoLen_V_load = load i8 %replyMeta_protoLen_V"   --->   Operation 67 'load' 'replyMeta_protoLen_V_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%replyMeta_hwAddrSrc_V_load = load i48 %replyMeta_hwAddrSrc_V"   --->   Operation 68 'load' 'replyMeta_hwAddrSrc_V_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%replyMeta_protoAddrSrc_V_load = load i32 %replyMeta_protoAddrSrc_V"   --->   Operation 69 'load' 'replyMeta_protoAddrSrc_V_load' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i176.i32.i48.i32.i48.i16.i8.i8.i16.i16.i16.i48.i48, i176 21438213421863513942334111744, i32 %replyMeta_protoAddrSrc_V_load, i48 %replyMeta_hwAddrSrc_V_load, i32 %lhs_V_2, i48 %myMacAddress_read, i16 512, i8 %replyMeta_protoLen_V_load, i8 %replyMeta_hwLen_V_load, i16 %replyMeta_protoType_V_load, i16 %replyMeta_hwType_V_load, i16 %replyMeta_ethType_V_load, i48 %myMacAddress_read, i48 %replyMeta_srcMac_V_load"   --->   Operation 70 'bitconcatenate' 'p_Result_1' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 %arpDataOut_V_last_V, i512 %p_Result_1, i64 1152921504606846975, i64 0, i1 1"   --->   Operation 71 'write' 'write_ln304' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 %arpDataOut_V_last_V, i512 %p_Result_s, i64 1152921504606846975, i64 0, i1 1"   --->   Operation 72 'write' 'write_ln304' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arp_pkg_sender.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:162]   --->   Operation 73 'br' 'br_ln162' <Predicate = (aps_fsmState_load == 2)> <Delay = 0.00>
ST_3 : Operation 74 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A, i512 %arpDataOut_V_data_V, i64 %arpDataOut_V_keep_V, i64 %arpDataOut_V_strb_V, i1 %arpDataOut_V_last_V, i512 %p_Result_1, i64 1152921504606846975, i64 0, i1 1"   --->   Operation 74 'write' 'write_ln304' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln187 = br void %arp_pkg_sender.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:187]   --->   Operation 75 'br' 'br_ln187' <Predicate = (aps_fsmState_load == 1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	fifo read operation ('arpRequestFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'arpRequestFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [71]  (1.45 ns)
	blocking operation 0.21 ns on control path)

 <State 2>: 2.54ns
The critical path consists of the following:
	fifo read operation ('rhs.V') on port 'networkMask' [22]  (1.45 ns)
	'and' operation ('and_ln1064') [44]  (0 ns)
	'icmp' operation ('icmp_ln1064') [45]  (0.859 ns)
	'select' operation ('auxQueryIP.V', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/arp_server/arp_server.cpp:136) [46]  (0.227 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
