// Seed: 489444190
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri id_3
);
  wire id_5;
  wor  id_6  ,  id_7  =  1  ,  id_8  ,  id_9  =  id_6  ,  id_10  ,  id_11  ,  id_12  =  1 'b0 +  1  - "" ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  id_27(
      .id_0(), .id_1(1), .id_2(1'b0), .id_3(id_19), .id_4(id_9)
  );
  wire id_28;
  wire id_29;
  wire id_30;
  wire id_31;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri id_4
);
  assign id_3 = 1;
  always_ff id_3 = (id_1 - 1'b0);
  module_0(
      id_3, id_2, id_4, id_4
  );
endmodule
