{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "from PIL import Image\n",
    "from math import floor\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline\n",
    "from pynq import allocate, Overlay\n",
    "from random import seed\n",
    "from random import randint\n",
    "from random import getrandbits"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def run_kernel():\n",
    "    dma.sendchannel.transfer(in_buffer)\n",
    "    dma.recvchannel.transfer(out_buffer)\n",
    "    dma.sendchannel.wait()\n",
    "    dma.recvchannel.wait()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "filterBase = 24\n",
    "dataBase = 60\n",
    "def output_registers():\n",
    "    print(\"Control Enable:         %d\" % (controller.read(0)))\n",
    "    print(\"Reset:                  %d\" % (controller.read(4)))\n",
    "    print(\"State Machine Register: %d\" % (controller.read(8)))\n",
    "    print(\"Last Calculated Value:  %d\" % (controller.read(12)))\n",
    "    print(\"Image Width:            %d\" % (controller.read(16)))\n",
    "    print(\"Image Height:           %d\" % (controller.read(20)))\n",
    "    print(\"\\nFilter Set:\")\n",
    "    for i in range(9):\n",
    "        print(\"filterSet[%d] = %d\" % (i,controller.read((i*4)+filterBase)))\n",
    "    print(\"\\nData Set:\")\n",
    "    for i in range(9):\n",
    "        print(\"dataSet[%d] = %d\" % (i,controller.read((i*4)+dataBase)))\n",
    "    print(\"\\n\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "scrolled": false
   },
   "outputs": [],
   "source": [
    "Convolution_design = Overlay(\"Hardware-Files/PR_Convolution.bit\",)\n",
    "dfx = Convolution_design.dfx_controller_0\n",
    "dma = Convolution_design.axi_dma_0\n",
    "controller = Convolution_design.Convolution_Controll_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "width = 4\n",
    "height = 4\n",
    "kernel_size = 3\n",
    "\n",
    "in_buffer = allocate(shape=(height, width, 1),dtype=np.uint32, cacheable=1)\n",
    "out_buffer = allocate(shape=(height-2, width-2, 1),dtype=np.uint32, cacheable=1)\n",
    "\n",
    "for i in range(width):\n",
    "    for j in range(height):\n",
    "        in_buffer[i][j] = i*width+j\n",
    "#         in_buffer[j][i] = 10 if bool(getrandbits(1)) else 100"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "#Enable IP control register\n",
    "controller.write(0,1)\n",
    "kernelsize = 3\n",
    "# High-pass kernel\n",
    "kernel = [[  0,   0,   0 ],\n",
    "          [  0,   1,   0 ],\n",
    "          [  0,   0,   0 ]]\n",
    "\n",
    "#Input Filter set\n",
    "for x in range(kernelsize):\n",
    "    for y in range(kernelsize):\n",
    "        controller.write(filterBase+((x*kernelsize)+y)*4,kernel[y][x])\n",
    "\n",
    "#Input width/height\n",
    "controller.write(16,width)#Width\n",
    "controller.write(20,height)#Height"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Enable:         1\n",
      "Reset:                  0\n",
      "State Machine Register: 1\n",
      "Last Calculated Value:  0\n",
      "Image Width:            4\n",
      "Image Height:           4\n",
      "\n",
      "Filter Set:\n",
      "filterSet[0] = 0\n",
      "filterSet[1] = 0\n",
      "filterSet[2] = 0\n",
      "filterSet[3] = 0\n",
      "filterSet[4] = 1\n",
      "filterSet[5] = 0\n",
      "filterSet[6] = 0\n",
      "filterSet[7] = 0\n",
      "filterSet[8] = 0\n",
      "\n",
      "Data Set:\n",
      "dataSet[0] = 0\n",
      "dataSet[1] = 0\n",
      "dataSet[2] = 0\n",
      "dataSet[3] = 0\n",
      "dataSet[4] = 0\n",
      "dataSet[5] = 0\n",
      "dataSet[6] = 0\n",
      "dataSet[7] = 0\n",
      "dataSet[8] = 0\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "output_registers()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "run_kernel()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Control Enable:         1\n",
      "Reset:                  0\n",
      "State Machine Register: 1\n",
      "Last Calculated Value:  9\n",
      "Image Width:            8\n",
      "Image Height:           8\n",
      "\n",
      "Filter Set:\n",
      "filterSet[0] = 0\n",
      "filterSet[1] = 0\n",
      "filterSet[2] = 0\n",
      "filterSet[3] = 0\n",
      "filterSet[4] = 1\n",
      "filterSet[5] = 0\n",
      "filterSet[6] = 0\n",
      "filterSet[7] = 0\n",
      "filterSet[8] = 0\n",
      "\n",
      "Data Set:\n",
      "dataSet[0] = 0\n",
      "dataSet[1] = 0\n",
      "dataSet[2] = 0\n",
      "dataSet[3] = 0\n",
      "dataSet[4] = 0\n",
      "dataSet[5] = 0\n",
      "dataSet[6] = 0\n",
      "dataSet[7] = 0\n",
      "dataSet[8] = 0\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "output_registers()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x0 0x1 0x2 0x3 \n",
      "0x4 0x5 0x6 0x7 \n",
      "0x8 0x9 0xa 0xb \n",
      "0xc 0xd 0xe 0xf \n"
     ]
    }
   ],
   "source": [
    "for i in range(height):\n",
    "    for j in range(width):\n",
    "        print(hex(in_buffer[i,j,0]),end=' ')\n",
    "        if(j==width-1):\n",
    "            print()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x0 0x0 0x0 0x0 0x0 0x0 \n",
      "0x0 0x0 0x0 0x0 0x0 0x0 \n",
      "0x0 0x0 0x0 0x0 0x0 0x0 \n",
      "0x0 0x0 0x0 0x0 0x0 0x0 \n",
      "0x0 0x0 0x0 0x0 0x0 0x0 \n",
      "0x0 0x0 0x0 0x0 0x0 0x0 \n"
     ]
    }
   ],
   "source": [
    "for i in range(height-2):\n",
    "    for j in range(width-2):\n",
    "        print(hex(out_buffer[i,j,0]),end=' ')\n",
    "        if(j==width-3):\n",
    "            print()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'Convolution_Controll_0': {'addr_range': 65536,\n",
      "                            'device': <pynq.pl_server.device.XlnkDevice object at 0xaede96f0>,\n",
      "                            'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                            'fullpath': 'Convolution_Controll_0',\n",
      "                            'gpio': {},\n",
      "                            'interrupts': {},\n",
      "                            'mem_id': 's_axi_CTRL',\n",
      "                            'parameters': {'AXI_ADDR_WIDTH': '10',\n",
      "                                           'AXI_BUS_WIDTH': '32',\n",
      "                                           'BRAM_WIDTH': '5',\n",
      "                                           'CTRL_REG_ADDR_WIDTH': '7',\n",
      "                                           'CTRL_REG_SIZE': '96',\n",
      "                                           'C_BASEADDR': '0x43C10000',\n",
      "                                           'C_HIGHADDR': '0x43C1FFFF',\n",
      "                                           'Component_Name': 'Convolution_Controller_Convolution_Controll_0_1',\n",
      "                                           'DATA_BASE': '60',\n",
      "                                           'DATA_WIDTH': '32',\n",
      "                                           'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                           'FILTER_BASE': '24',\n",
      "                                           'KERNEL_SIZE': '3',\n",
      "                                           'STATE_MAC_ADDR_WIDTH': '4'},\n",
      "                            'phys_addr': 1136721920,\n",
      "                            'registers': {},\n",
      "                            'state': None,\n",
      "                            'type': 'xilinx.com:user:Convolution_Controller:1.0'},\n",
      " 'axi_dma_0': {'addr_range': 65536,\n",
      "               'device': <pynq.pl_server.device.XlnkDevice object at 0xaede96f0>,\n",
      "               'driver': <class 'pynq.lib.dma.DMA'>,\n",
      "               'fullpath': 'axi_dma_0',\n",
      "               'gpio': {},\n",
      "               'interrupts': {},\n",
      "               'mem_id': 'S_AXI_LITE',\n",
      "               'parameters': {'C_BASEADDR': '0x40400000',\n",
      "                              'C_DLYTMR_RESOLUTION': '125',\n",
      "                              'C_ENABLE_MULTI_CHANNEL': '0',\n",
      "                              'C_FAMILY': 'zynq',\n",
      "                              'C_HIGHADDR': '0x4040FFFF',\n",
      "                              'C_INCLUDE_MM2S': '1',\n",
      "                              'C_INCLUDE_MM2S_DRE': '0',\n",
      "                              'C_INCLUDE_MM2S_SF': '1',\n",
      "                              'C_INCLUDE_S2MM': '1',\n",
      "                              'C_INCLUDE_S2MM_DRE': '0',\n",
      "                              'C_INCLUDE_S2MM_SF': '1',\n",
      "                              'C_INCLUDE_SG': '0',\n",
      "                              'C_INCREASE_THROUGHPUT': '0',\n",
      "                              'C_MICRO_DMA': '0',\n",
      "                              'C_MM2S_BURST_SIZE': '16',\n",
      "                              'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
      "                              'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
      "                              'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
      "                              'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
      "                              'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
      "                              'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
      "                              'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
      "                              'C_M_AXI_SG_DATA_WIDTH': '32',\n",
      "                              'C_NUM_MM2S_CHANNELS': '1',\n",
      "                              'C_NUM_S2MM_CHANNELS': '1',\n",
      "                              'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
      "                              'C_S2MM_BURST_SIZE': '16',\n",
      "                              'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
      "                              'C_SG_LENGTH_WIDTH': '26',\n",
      "                              'C_SG_USE_STSAPP_LENGTH': '0',\n",
      "                              'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
      "                              'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
      "                              'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
      "                              'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
      "                              'Component_Name': 'Convolution_Controller_axi_dma_0_1',\n",
      "                              'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                              'c_addr_width': '32',\n",
      "                              'c_dlytmr_resolution': '125',\n",
      "                              'c_enable_multi_channel': '0',\n",
      "                              'c_include_mm2s': '1',\n",
      "                              'c_include_mm2s_dre': '0',\n",
      "                              'c_include_mm2s_sf': '1',\n",
      "                              'c_include_s2mm': '1',\n",
      "                              'c_include_s2mm_dre': '0',\n",
      "                              'c_include_s2mm_sf': '1',\n",
      "                              'c_include_sg': '0',\n",
      "                              'c_increase_throughput': '0',\n",
      "                              'c_m_axi_mm2s_data_width': '32',\n",
      "                              'c_m_axi_s2mm_data_width': '32',\n",
      "                              'c_m_axis_mm2s_tdata_width': '32',\n",
      "                              'c_micro_dma': '0',\n",
      "                              'c_mm2s_burst_size': '16',\n",
      "                              'c_num_mm2s_channels': '1',\n",
      "                              'c_num_s2mm_channels': '1',\n",
      "                              'c_prmry_is_aclk_async': '0',\n",
      "                              'c_s2mm_burst_size': '16',\n",
      "                              'c_s_axis_s2mm_tdata_width': '32',\n",
      "                              'c_sg_include_stscntrl_strm': '0',\n",
      "                              'c_sg_length_width': '26',\n",
      "                              'c_sg_use_stsapp_length': '0',\n",
      "                              'c_single_interface': '0'},\n",
      "               'phys_addr': 1077936128,\n",
      "               'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
      "                                              'address_offset': 8,\n",
      "                                              'description': 'MM2S DMA Current '\n",
      "                                                             'Descriptor '\n",
      "                                                             'Pointer Register',\n",
      "                                              'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'MM2S '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Current '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                              'size': 32},\n",
      "                             'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                  'address_offset': 12,\n",
      "                                                  'description': 'MM2S DMA '\n",
      "                                                                 'Current '\n",
      "                                                                 'Descriptor '\n",
      "                                                                 'Pointer '\n",
      "                                                                 'Register',\n",
      "                                                  'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'MM2S '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Current '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                  'size': 32},\n",
      "                             'MM2S_DMACR': {'access': 'read-write',\n",
      "                                            'address_offset': 0,\n",
      "                                            'description': 'MM2S DMA Control '\n",
      "                                                           'Register',\n",
      "                                            'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                            'bit_offset': 4,\n",
      "                                                                            'bit_width': 1,\n",
      "                                                                            'description': 'MM2S '\n",
      "                                                                                           'DMA '\n",
      "                                                                                           'Control '\n",
      "                                                                                           'Register'},\n",
      "                                                       'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                       'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                       'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                       'IRQDelay': {'access': 'read-write',\n",
      "                                                                    'bit_offset': 24,\n",
      "                                                                    'bit_width': 8,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Control '\n",
      "                                                                                   'Register'},\n",
      "                                                       'IRQThreshold': {'access': 'read-write',\n",
      "                                                                        'bit_offset': 16,\n",
      "                                                                        'bit_width': 8,\n",
      "                                                                        'description': 'MM2S '\n",
      "                                                                                       'DMA '\n",
      "                                                                                       'Control '\n",
      "                                                                                       'Register'},\n",
      "                                                       'Keyhole': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 3,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'},\n",
      "                                                       'RS': {'access': 'read-write',\n",
      "                                                              'bit_offset': 0,\n",
      "                                                              'bit_width': 1,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                              'description': 'MM2S '\n",
      "                                                                             'DMA '\n",
      "                                                                             'Control '\n",
      "                                                                             'Register'},\n",
      "                                                       'Reset': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 2,\n",
      "                                                                 'bit_width': 1,\n",
      "                                                                 'description': 'MM2S '\n",
      "                                                                                'DMA '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                            'size': 32},\n",
      "                             'MM2S_DMASR': {'access': 'read-write',\n",
      "                                            'address_offset': 4,\n",
      "                                            'description': 'MM2S DMA Status '\n",
      "                                                           'Register',\n",
      "                                            'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 6,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                       'DMAIntErr': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 4,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                       'DMASlvErr': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 5,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'MM2S '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                       'Dly_Irq': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 13,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Status '\n",
      "                                                                                  'Register'},\n",
      "                                                       'Err_Irq': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 14,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Status '\n",
      "                                                                                  'Register'},\n",
      "                                                       'Halted': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'MM2S '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                       'IOC_Irq': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 12,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Status '\n",
      "                                                                                  'Register'},\n",
      "                                                       'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 24,\n",
      "                                                                       'bit_width': 8,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                       'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                           'bit_offset': 16,\n",
      "                                                                           'bit_width': 8,\n",
      "                                                                           'description': 'MM2S '\n",
      "                                                                                          'DMA '\n",
      "                                                                                          'Status '\n",
      "                                                                                          'Register'},\n",
      "                                                       'Idle': {'access': 'read-only',\n",
      "                                                                'bit_offset': 1,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'MM2S '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Status '\n",
      "                                                                               'Register'},\n",
      "                                                       'SGDecErr': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 10,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                       'SGIncld': {'access': 'read-only',\n",
      "                                                                   'bit_offset': 3,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Status '\n",
      "                                                                                  'Register'},\n",
      "                                                       'SGIntErr': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 8,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                       'SGSlvErr': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 9,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'MM2S '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'}},\n",
      "                                            'size': 32},\n",
      "                             'MM2S_LENGTH': {'access': 'read-write',\n",
      "                                             'address_offset': 40,\n",
      "                                             'description': 'MM2S DMA Transfer '\n",
      "                                                            'Length Register',\n",
      "                                             'fields': {'Length': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 0,\n",
      "                                                                   'bit_width': 26,\n",
      "                                                                   'description': 'MM2S '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Transfer '\n",
      "                                                                                  'Length '\n",
      "                                                                                  'Register'}},\n",
      "                                             'size': 32},\n",
      "                             'MM2S_SA': {'access': 'read-write',\n",
      "                                         'address_offset': 24,\n",
      "                                         'description': 'MM2S Source Address '\n",
      "                                                        'Register',\n",
      "                                         'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                       'bit_offset': 0,\n",
      "                                                                       'bit_width': 32,\n",
      "                                                                       'description': 'MM2S '\n",
      "                                                                                      'Source '\n",
      "                                                                                      'Address '\n",
      "                                                                                      'Register'}},\n",
      "                                         'size': 32},\n",
      "                             'MM2S_SA_MSB': {'access': 'read-write',\n",
      "                                             'address_offset': 28,\n",
      "                                             'description': 'MM2S Source '\n",
      "                                                            'Address Register',\n",
      "                                             'fields': {'Source_Address': {'access': 'read-write',\n",
      "                                                                           'bit_offset': 0,\n",
      "                                                                           'bit_width': 32,\n",
      "                                                                           'description': 'MM2S '\n",
      "                                                                                          'Source '\n",
      "                                                                                          'Address '\n",
      "                                                                                          'Register'}},\n",
      "                                             'size': 32},\n",
      "                             'MM2S_TAILDESC': {'access': 'read-write',\n",
      "                                               'address_offset': 16,\n",
      "                                               'description': 'MM2S DMA Tail '\n",
      "                                                              'Descriptor '\n",
      "                                                              'Pointer '\n",
      "                                                              'Register',\n",
      "                                               'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                      'bit_offset': 6,\n",
      "                                                                                      'bit_width': 26,\n",
      "                                                                                      'description': 'MM2S '\n",
      "                                                                                                     'DMA '\n",
      "                                                                                                     'Tail '\n",
      "                                                                                                     'Descriptor '\n",
      "                                                                                                     'Pointer '\n",
      "                                                                                                     'Register'}},\n",
      "                                               'size': 32},\n",
      "                             'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                   'address_offset': 20,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                                   'description': 'MM2S DMA '\n",
      "                                                                  'Tail '\n",
      "                                                                  'Descriptor '\n",
      "                                                                  'Pointer '\n",
      "                                                                  'Register',\n",
      "                                                   'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 0,\n",
      "                                                                                          'bit_width': 32,\n",
      "                                                                                          'description': 'MM2S '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Tail '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                   'size': 32},\n",
      "                             'S2MM_CURDESC': {'access': 'read-write',\n",
      "                                              'address_offset': 56,\n",
      "                                              'description': 'S2MM DMA Current '\n",
      "                                                             'Descriptor '\n",
      "                                                             'Pointer Register',\n",
      "                                              'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                        'bit_offset': 6,\n",
      "                                                                                        'bit_width': 26,\n",
      "                                                                                        'description': 'S2MM '\n",
      "                                                                                                       'DMA '\n",
      "                                                                                                       'Current '\n",
      "                                                                                                       'Descriptor '\n",
      "                                                                                                       'Pointer '\n",
      "                                                                                                       'Register'}},\n",
      "                                              'size': 32},\n",
      "                             'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
      "                                                  'address_offset': 60,\n",
      "                                                  'description': 'S2MM DMA '\n",
      "                                                                 'Current '\n",
      "                                                                 'Descriptor '\n",
      "                                                                 'Pointer '\n",
      "                                                                 'Register',\n",
      "                                                  'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                            'bit_offset': 0,\n",
      "                                                                                            'bit_width': 32,\n",
      "                                                                                            'description': 'S2MM '\n",
      "                                                                                                           'DMA '\n",
      "                                                                                                           'Current '\n",
      "                                                                                                           'Descriptor '\n",
      "                                                                                                           'Pointer '\n",
      "                                                                                                           'Register'}},\n",
      "                                                  'size': 32},\n",
      "                             'S2MM_DA': {'access': 'read-write',\n",
      "                                         'address_offset': 72,\n",
      "                                         'description': 'S2MM DMA Destination '\n",
      "                                                        'Address Register',\n",
      "                                         'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                            'bit_offset': 0,\n",
      "                                                                            'bit_width': 32,\n",
      "                                                                            'description': 'S2MM '\n",
      "                                                                                           'DMA '\n",
      "                                                                                           'Destination '\n",
      "                                                                                           'Address '\n",
      "                                                                                           'Register'}},\n",
      "                                         'size': 32},\n",
      "                             'S2MM_DA_MSB': {'access': 'read-write',\n",
      "                                             'address_offset': 76,\n",
      "                                             'description': 'S2MM Destination '\n",
      "                                                            'Address Register',\n",
      "                                             'fields': {'Destination_Address': {'access': 'read-write',\n",
      "                                                                                'bit_offset': 0,\n",
      "                                                                                'bit_width': 32,\n",
      "                                                                                'description': 'S2MM '\n",
      "                                                                                               'Destination '\n",
      "                                                                                               'Address '\n",
      "                                                                                               'Register'}},\n",
      "                                             'size': 32},\n",
      "                             'S2MM_DMACR': {'access': 'read-write',\n",
      "                                            'address_offset': 48,\n",
      "                                            'description': 'S2MM DMA Control '\n",
      "                                                           'Register',\n",
      "                                            'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
      "                                                                            'bit_offset': 4,\n",
      "                                                                            'bit_width': 1,\n",
      "                                                                            'description': 'S2MM '\n",
      "                                                                                           'DMA '\n",
      "                                                                                           'Control '\n",
      "                                                                                           'Register'},\n",
      "                                                       'Dly_IrqEn': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 13,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                       'Err_IrqEn': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 14,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                       'IOC_IrqEn': {'access': 'read-write',\n",
      "                                                                     'bit_offset': 12,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Control '\n",
      "                                                                                    'Register'},\n",
      "                                                       'IRQDelay': {'access': 'read-write',\n",
      "                                                                    'bit_offset': 24,\n",
      "                                                                    'bit_width': 8,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Control '\n",
      "                                                                                   'Register'},\n",
      "                                                       'IRQThreshold': {'access': 'read-write',\n",
      "                                                                        'bit_offset': 16,\n",
      "                                                                        'bit_width': 8,\n",
      "                                                                        'description': 'S2MM '\n",
      "                                                                                       'DMA '\n",
      "                                                                                       'Control '\n",
      "                                                                                       'Register'},\n",
      "                                                       'Keyhole': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 3,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Control '\n",
      "                                                                                  'Register'},\n",
      "                                                       'RS': {'access': 'read-write',\n",
      "                                                              'bit_offset': 0,\n",
      "                                                              'bit_width': 1,\n",
      "                                                              'description': 'S2MM '\n",
      "                                                                             'DMA '\n",
      "                                                                             'Control '\n",
      "                                                                             'Register'},\n",
      "                                                       'Reset': {'access': 'read-write',\n",
      "                                                                 'bit_offset': 2,\n",
      "                                                                 'bit_width': 1,\n",
      "                                                                 'description': 'S2MM '\n",
      "                                                                                'DMA '\n",
      "                                                                                'Control '\n",
      "                                                                                'Register'}},\n",
      "                                            'size': 32},\n",
      "                             'S2MM_DMASR': {'access': 'read-write',\n",
      "                                            'address_offset': 52,\n",
      "                                            'description': 'S2MM DMA Status '\n",
      "                                                           'Register',\n",
      "                                            'fields': {'DMADecErr': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 6,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                       'DMAIntErr': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 4,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                       'DMASlvErr': {'access': 'read-only',\n",
      "                                                                     'bit_offset': 5,\n",
      "                                                                     'bit_width': 1,\n",
      "                                                                     'description': 'S2MM '\n",
      "                                                                                    'DMA '\n",
      "                                                                                    'Status '\n",
      "                                                                                    'Register'},\n",
      "                                                       'Dly_Irq': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 13,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Status '\n",
      "                                                                                  'Register'},\n",
      "                                                       'Err_Irq': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 14,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Status '\n",
      "                                                                                  'Register'},\n",
      "                                                       'Halted': {'access': 'read-only',\n",
      "                                                                  'bit_offset': 0,\n",
      "                                                                  'bit_width': 1,\n",
      "                                                                  'description': 'S2MM '\n",
      "                                                                                 'DMA '\n",
      "                                                                                 'Status '\n",
      "                                                                                 'Register'},\n",
      "                                                       'IOC_Irq': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 12,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Status '\n",
      "                                                                                  'Register'},\n",
      "                                                       'IRQDelaySts': {'access': 'read-only',\n",
      "                                                                       'bit_offset': 24,\n",
      "                                                                       'bit_width': 8,\n",
      "                                                                       'description': 'S2MM '\n",
      "                                                                                      'DMA '\n",
      "                                                                                      'Status '\n",
      "                                                                                      'Register'},\n",
      "                                                       'IRQThresholdSts': {'access': 'read-only',\n",
      "                                                                           'bit_offset': 16,\n",
      "                                                                           'bit_width': 8,\n",
      "                                                                           'description': 'S2MM '\n",
      "                                                                                          'DMA '\n",
      "                                                                                          'Status '\n",
      "                                                                                          'Register'},\n",
      "                                                       'Idle': {'access': 'read-only',\n",
      "                                                                'bit_offset': 1,\n",
      "                                                                'bit_width': 1,\n",
      "                                                                'description': 'S2MM '\n",
      "                                                                               'DMA '\n",
      "                                                                               'Status '\n",
      "                                                                               'Register'},\n",
      "                                                       'SGDecErr': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 10,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                       'SGIncld': {'access': 'read-only',\n",
      "                                                                   'bit_offset': 3,\n",
      "                                                                   'bit_width': 1,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Status '\n",
      "                                                                                  'Register'},\n",
      "                                                       'SGIntErr': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 8,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'},\n",
      "                                                       'SGSlvErr': {'access': 'read-only',\n",
      "                                                                    'bit_offset': 9,\n",
      "                                                                    'bit_width': 1,\n",
      "                                                                    'description': 'S2MM '\n",
      "                                                                                   'DMA '\n",
      "                                                                                   'Status '\n",
      "                                                                                   'Register'}},\n",
      "                                            'size': 32},\n",
      "                             'S2MM_LENGTH': {'access': 'read-write',\n",
      "                                             'address_offset': 88,\n",
      "                                             'description': 'S2MM DMA Transfer '\n",
      "                                                            'Length Register',\n",
      "                                             'fields': {'Length': {'access': 'read-write',\n",
      "                                                                   'bit_offset': 0,\n",
      "                                                                   'bit_width': 26,\n",
      "                                                                   'description': 'S2MM '\n",
      "                                                                                  'DMA '\n",
      "                                                                                  'Transfer '\n",
      "                                                                                  'Length '\n",
      "                                                                                  'Register'}},\n",
      "                                             'size': 32},\n",
      "                             'S2MM_TAILDESC': {'access': 'read-write',\n",
      "                                               'address_offset': 64,\n",
      "                                               'description': 'S2MM DMA Tail '\n",
      "                                                              'Descriptor '\n",
      "                                                              'Pointer '\n",
      "                                                              'Register',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                               'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                      'bit_offset': 6,\n",
      "                                                                                      'bit_width': 26,\n",
      "                                                                                      'description': 'S2MM '\n",
      "                                                                                                     'DMA '\n",
      "                                                                                                     'Tail '\n",
      "                                                                                                     'Descriptor '\n",
      "                                                                                                     'Pointer '\n",
      "                                                                                                     'Register'}},\n",
      "                                               'size': 32},\n",
      "                             'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
      "                                                   'address_offset': 68,\n",
      "                                                   'description': 'S2MM DMA '\n",
      "                                                                  'Tail '\n",
      "                                                                  'Descriptor '\n",
      "                                                                  'Pointer '\n",
      "                                                                  'Register',\n",
      "                                                   'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
      "                                                                                          'bit_offset': 0,\n",
      "                                                                                          'bit_width': 32,\n",
      "                                                                                          'description': 'S2MM '\n",
      "                                                                                                         'DMA '\n",
      "                                                                                                         'Tail '\n",
      "                                                                                                         'Descriptor '\n",
      "                                                                                                         'Pointer '\n",
      "                                                                                                         'Register'}},\n",
      "                                                   'size': 32},\n",
      "                             'SG_CTL': {'access': 'read-write',\n",
      "                                        'address_offset': 44,\n",
      "                                        'description': 'Scatter/Gather User '\n",
      "                                                       'and Cache Control '\n",
      "                                                       'Register',\n",
      "                                        'fields': {'SG_CACHE': {'access': 'read-write',\n",
      "                                                                'bit_offset': 0,\n",
      "                                                                'bit_width': 4,\n",
      "                                                                'description': 'Scatter/Gather '\n",
      "                                                                               'User '\n",
      "                                                                               'and '\n",
      "                                                                               'Cache '\n",
      "                                                                               'Control '\n",
      "                                                                               'Register'},\n",
      "                                                   'SG_USER': {'access': 'read-write',\n",
      "                                                               'bit_offset': 8,\n",
      "                                                               'bit_width': 4,\n",
      "                                                               'description': 'Scatter/Gather '\n",
      "                                                                              'User '\n",
      "                                                                              'and '\n",
      "                                                                              'Cache '\n",
      "                                                                              'Control '\n",
      "                                                                              'Register'}},\n",
      "                                        'size': 32}},\n",
      "               'state': None,\n",
      "               'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
      " 'dfx_controller_0': {'addr_range': 65536,\n",
      "                      'device': <pynq.pl_server.device.XlnkDevice object at 0xaede96f0>,\n",
      "                      'driver': <class 'pynq.overlay.DefaultIP'>,\n",
      "                      'fullpath': 'dfx_controller_0',\n",
      "                      'gpio': {},\n",
      "                      'interrupts': {},\n",
      "                      'mem_id': 's_axi_reg',\n",
      "                      'parameters': {'ALL_PARAMS': 'HAS_AXI_LITE_IF 1 '\n",
      "                                                   'RESET_ACTIVE_LEVEL 0 '\n",
      "                                                   'CP_FIFO_DEPTH 32 '\n",
      "                                                   'CP_FIFO_TYPE lutram '\n",
      "                                                   'CDC_STAGES 6 VS {VS_0 {ID '\n",
      "                                                   '0 NAME VS_0 RM {RM_0 {ID 0 '\n",
      "                                                   'NAME RM_0 BS {0 {ID 0 ADDR '\n",
      "                                                   '0 SIZE 0 CLEAR 0}}} RM_1 '\n",
      "                                                   '{ID 1 NAME RM_1 BS {0 {ID '\n",
      "                                                   '0 ADDR 0 SIZE 0 CLEAR '\n",
      "                                                   '0}}}} POR_RM RM_0}} '\n",
      "                                                   'CP_FAMILY 7series DIRTY 0',\n",
      "                                     'C_BASEADDR': '0x43C00000',\n",
      "                                     'C_HIGHADDR': '0x43C0FFFF',\n",
      "                                     'C_XDEVICEFAMILY': 'zynq',\n",
      "                                     'Component_Name': 'Convolution_Controller_dfx_controller_0_0',\n",
      "                                     'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                     'GUI_BS_ADDRESS_0': '0x00000000',\n",
      "                                     'GUI_BS_ADDRESS_1': '0x00000000',\n",
      "                                     'GUI_BS_CLEAR_0': 'false',\n",
      "                                     'GUI_BS_CLEAR_1': 'true',\n",
      "                                     'GUI_BS_SIZE_0': '0',\n",
      "                                     'GUI_BS_SIZE_1': '0',\n",
      "                                     'GUI_CDC_STAGES': '6',\n",
      "                                     'GUI_CP_ARBITRATION_PROTOCOL': '0',\n",
      "                                     'GUI_CP_COMPRESSION': '0',\n",
      "                                     'GUI_CP_FAMILY': '7series',\n",
      "                                     'GUI_CP_FIFO_DEPTH': '32',\n",
      "                                     'GUI_CP_FIFO_TYPE': 'lutram',\n",
      "                                     'GUI_HAS_AXI_LITE': 'false',\n",
      "                                     'GUI_LOCK_TRIGGER_0': 'false',\n",
      "                                     'GUI_LOCK_TRIGGER_1': 'false',\n",
      "                                     'GUI_LOCK_TRIGGER_2': 'false',\n",
      "                                     'GUI_LOCK_TRIGGER_3': 'false',\n",
      "                                     'GUI_RESET_ACTIVE_LEVEL': '0',\n",
      "                                     'GUI_RM_ID': '0',\n",
      "                                     'GUI_RM_NAME': 'Not Set',\n",
      "                                     'GUI_RM_NEW_NAME': 'RM_1',\n",
      "                                     'GUI_RM_RESET_DURATION': '1',\n",
      "                                     'GUI_RM_RESET_REQUIRED': 'no',\n",
      "                                     'GUI_RM_SHUTDOWN_TYPE': 'no',\n",
      "                                     'GUI_RM_STARTUP_TYPE': 'no',\n",
      "                                     'GUI_SELECT_RM': '1',\n",
      "                                     'GUI_SELECT_TRIGGER_0': '0',\n",
      "                                     'GUI_SELECT_TRIGGER_1': '1',\n",
      "                                     'GUI_SELECT_TRIGGER_2': '0',\n",
      "                                     'GUI_SELECT_TRIGGER_3': '1',\n",
      "                                     'GUI_SELECT_VS': '0',\n",
      "                                     'GUI_TRIGGER_BASE_SELECT': '0',\n",
      "                                     'GUI_VS_HAS_AXIS_CONTROL': 'false',\n",
      "                                     'GUI_VS_HAS_AXIS_STATUS': 'false',\n",
      "                                     'GUI_VS_HAS_POR_RM': 'false',\n",
      "                                     'GUI_VS_NAME': 'Not Set',\n",
      "                                     'GUI_VS_NEW_NAME': 'VS_0',\n",
      "                                     'GUI_VS_NUM_HW_TRIGGERS': '0',\n",
      "                                     'GUI_VS_NUM_RMS_ALLOCATED': '2',\n",
      "                                     'GUI_VS_NUM_TRIGGERS_ALLOCATED': '2',\n",
      "                                     'GUI_VS_POR_RM': '0',\n",
      "                                     'GUI_VS_SHUTDOWN_ON_ERROR': 'true',\n",
      "                                     'GUI_VS_SKIP_RM_STARTUP_AFTER_RESET': 'false',\n",
      "                                     'GUI_VS_START_IN_SHUTDOWN': 'false'},\n",
      "                      'phys_addr': 1136656384,\n",
      "                      'registers': {},\n",
      "                      'state': None,\n",
      "                      'type': 'xilinx.com:ip:dfx_controller:1.0'},\n",
      " 'processing_system7_0': {'device': <pynq.pl_server.device.XlnkDevice object at 0xaede96f0>,\n",
      "                          'driver': <class 'pynq.overlay.DefaultIP'>,\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                          'parameters': {'C_BASEADDR': '0x00000000',\n",
      "                                         'C_DM_WIDTH': '4',\n",
      "                                         'C_DQS_WIDTH': '4',\n",
      "                                         'C_DQ_WIDTH': '32',\n",
      "                                         'C_EMIO_GPIO_WIDTH': '64',\n",
      "                                         'C_EN_EMIO_ENET0': '0',\n",
      "                                         'C_EN_EMIO_ENET1': '0',\n",
      "                                         'C_EN_EMIO_PJTAG': '0',\n",
      "                                         'C_EN_EMIO_TRACE': '0',\n",
      "                                         'C_FCLK_CLK0_BUF': 'TRUE',\n",
      "                                         'C_FCLK_CLK1_BUF': 'FALSE',\n",
      "                                         'C_FCLK_CLK2_BUF': 'FALSE',\n",
      "                                         'C_FCLK_CLK3_BUF': 'FALSE',\n",
      "                                         'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
      "                                         'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
      "                                         'C_HIGHADDR': '0x1FFFFFFF',\n",
      "                                         'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
      "                                         'C_INCLUDE_TRACE_BUFFER': '0',\n",
      "                                         'C_IRQ_F2P_MODE': 'DIRECT',\n",
      "                                         'C_MIO_PRIMITIVE': '54',\n",
      "                                         'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
      "                                         'C_M_AXI_GP0_ID_WIDTH': '12',\n",
      "                                         'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
      "                                         'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
      "                                         'C_M_AXI_GP1_ID_WIDTH': '12',\n",
      "                                         'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
      "                                         'C_NUM_F2P_INTR_INPUTS': '1',\n",
      "                                         'C_PACKAGE_NAME': 'clg400',\n",
      "                                         'C_PS7_SI_REV': 'PRODUCTION',\n",
      "                                         'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
      "                                         'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
      "                                         'C_S_AXI_ACP_ID_WIDTH': '3',\n",
      "                                         'C_S_AXI_GP0_ID_WIDTH': '6',\n",
      "                                         'C_S_AXI_GP1_ID_WIDTH': '6',\n",
      "                                         'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
      "                                         'C_S_AXI_HP0_ID_WIDTH': '6',\n",
      "                                         'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
      "                                         'C_S_AXI_HP1_ID_WIDTH': '6',\n",
      "                                         'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
      "                                         'C_S_AXI_HP2_ID_WIDTH': '6',\n",
      "                                         'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
      "                                         'C_S_AXI_HP3_ID_WIDTH': '6',\n",
      "                                         'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
      "                                         'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
      "                                         'C_TRACE_INTERNAL_WIDTH': '2',\n",
      "                                         'C_TRACE_PIPELINE_WIDTH': '8',\n",
      "                                         'C_USE_AXI_NONSECURE': '0',\n",
      "                                         'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
      "                                         'C_USE_M_AXI_GP0': '1',\n",
      "                                         'C_USE_M_AXI_GP1': '0',\n",
      "                                         'C_USE_S_AXI_ACP': '0',\n",
      "                                         'C_USE_S_AXI_GP0': '0',\n",
      "                                         'C_USE_S_AXI_GP1': '0',\n",
      "                                         'C_USE_S_AXI_HP0': '1',\n",
      "                                         'C_USE_S_AXI_HP1': '0',\n",
      "                                         'C_USE_S_AXI_HP2': '0',\n",
      "                                         'C_USE_S_AXI_HP3': '0',\n",
      "                                         'Component_Name': 'Convolution_Controller_processing_system7_0_0',\n",
      "                                         'EDK_IPTYPE': 'PERIPHERAL',\n",
      "                                         'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '650.000000',\n",
      "                                         'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
      "                                         'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
      "                                         'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
      "                                         'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.096154',\n",
      "                                         'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '125.000000',\n",
      "                                         'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
      "                                         'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
      "                                         'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
      "                                         'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
      "                                         'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
      "                                         'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
      "                                         'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
      "                                         'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '200.000000',\n",
      "                                         'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '50.000000',\n",
      "                                         'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
      "                                         'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
      "                                         'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
      "                                         'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
      "                                         'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
      "                                         'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
      "                                         'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '108.333336',\n",
      "                                         'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '108.333336',\n",
      "                                         'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '108.333336',\n",
      "                                         'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
      "                                         'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '100.000000',\n",
      "                                         'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
      "                                         'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
      "                                         'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '108.333336',\n",
      "                                         'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
      "                                         'PCW_APU_PERIPHERAL_FREQMHZ': '650',\n",
      "                                         'PCW_ARMPLL_CTRL_FBDIV': '26',\n",
      "                                         'PCW_CAN0_BASEADDR': '0xE0008000',\n",
      "                                         'PCW_CAN0_CAN0_IO': '<Select>',\n",
      "                                         'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
      "                                         'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
      "                                         'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
      "                                         'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
      "                                         'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
      "                                         'PCW_CAN1_BASEADDR': '0xE0009000',\n",
      "                                         'PCW_CAN1_CAN1_IO': '<Select>',\n",
      "                                         'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
      "                                         'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
      "                                         'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
      "                                         'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
      "                                         'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
      "                                         'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
      "                                         'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
      "                                         'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
      "                                         'PCW_CAN_PERIPHERAL_VALID': '0',\n",
      "                                         'PCW_CLK0_FREQ': '100000000',\n",
      "                                         'PCW_CLK1_FREQ': '10000000',\n",
      "                                         'PCW_CLK2_FREQ': '10000000',\n",
      "                                         'PCW_CLK3_FREQ': '10000000',\n",
      "                                         'PCW_CORE0_FIQ_INTR': '0',\n",
      "                                         'PCW_CORE0_IRQ_INTR': '0',\n",
      "                                         'PCW_CORE1_FIQ_INTR': '0',\n",
      "                                         'PCW_CORE1_IRQ_INTR': '0',\n",
      "                                         'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
      "                                         'PCW_CPU_CPU_PLL_FREQMHZ': '1300.000',\n",
      "                                         'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
      "                                         'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
      "                                         'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '50',\n",
      "                                         'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
      "                                         'PCW_DCI_PERIPHERAL_DIVISOR0': '52',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                         'PCW_DCI_PERIPHERAL_DIVISOR1': '2',\n",
      "                                         'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
      "                                         'PCW_DDRPLL_CTRL_FBDIV': '21',\n",
      "                                         'PCW_DDR_DDR_PLL_FREQMHZ': '1050.000',\n",
      "                                         'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
      "                                         'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
      "                                         'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
      "                                         'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
      "                                         'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
      "                                         'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
      "                                         'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
      "                                         'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
      "                                         'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
      "                                         'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
      "                                         'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
      "                                         'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
      "                                         'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
      "                                         'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
      "                                         'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
      "                                         'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
      "                                         'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
      "                                         'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
      "                                         'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
      "                                         'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
      "                                         'PCW_DM_WIDTH': '4',\n",
      "                                         'PCW_DQS_WIDTH': '4',\n",
      "                                         'PCW_DQ_WIDTH': '32',\n",
      "                                         'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
      "                                         'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
      "                                         'PCW_ENET0_BASEADDR': '0xE000B000',\n",
      "                                         'PCW_ENET0_ENET0_IO': 'MIO 16 .. 27',\n",
      "                                         'PCW_ENET0_GRP_MDIO_ENABLE': '1',\n",
      "                                         'PCW_ENET0_GRP_MDIO_IO': 'MIO 52 .. '\n",
      "                                                                  '53',\n",
      "                                         'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
      "                                         'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO '\n",
      "                                                                        'PLL',\n",
      "                                         'PCW_ENET0_PERIPHERAL_DIVISOR0': '8',\n",
      "                                         'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
      "                                         'PCW_ENET0_PERIPHERAL_ENABLE': '1',\n",
      "                                         'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 '\n",
      "                                                                         'Mbps',\n",
      "                                         'PCW_ENET0_RESET_ENABLE': '1',\n",
      "                                         'PCW_ENET0_RESET_IO': 'MIO 9',\n",
      "                                         'PCW_ENET1_BASEADDR': '0xE000C000',\n",
      "                                         'PCW_ENET1_ENET1_IO': '<Select>',\n",
      "                                         'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
      "                                         'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
      "                                         'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
      "                                         'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO '\n",
      "                                                                        'PLL',\n",
      "                                         'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
      "                                         'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 '\n",
      "                                                                         'Mbps',\n",
      "                                         'PCW_ENET1_RESET_ENABLE': '0',\n",
      "                                         'PCW_ENET1_RESET_IO': '<Select>',\n",
      "                                         'PCW_ENET_RESET_ENABLE': '1',\n",
      "                                         'PCW_ENET_RESET_POLARITY': 'Active '\n",
      "                                                                    'Low',\n",
      "                                         'PCW_ENET_RESET_SELECT': 'Share reset '\n",
      "                                                                  'pin',\n",
      "                                         'PCW_EN_4K_TIMER': '0',\n",
      "                                         'PCW_EN_CAN0': '0',\n",
      "                                         'PCW_EN_CAN1': '0',\n",
      "                                         'PCW_EN_CLK0_PORT': '1',\n",
      "                                         'PCW_EN_CLK1_PORT': '0',\n",
      "                                         'PCW_EN_CLK2_PORT': '0',\n",
      "                                         'PCW_EN_CLK3_PORT': '0',\n",
      "                                         'PCW_EN_CLKTRIG0_PORT': '0',\n",
      "                                         'PCW_EN_CLKTRIG1_PORT': '0',\n",
      "                                         'PCW_EN_CLKTRIG2_PORT': '0',\n",
      "                                         'PCW_EN_CLKTRIG3_PORT': '0',\n",
      "                                         'PCW_EN_DDR': '1',\n",
      "                                         'PCW_EN_EMIO_CAN0': '0',\n",
      "                                         'PCW_EN_EMIO_CAN1': '0',\n",
      "                                         'PCW_EN_EMIO_CD_SDIO0': '0',\n",
      "                                         'PCW_EN_EMIO_CD_SDIO1': '0',\n",
      "                                         'PCW_EN_EMIO_ENET0': '0',\n",
      "                                         'PCW_EN_EMIO_ENET1': '0',\n",
      "                                         'PCW_EN_EMIO_GPIO': '0',\n",
      "                                         'PCW_EN_EMIO_I2C0': '0',\n",
      "                                         'PCW_EN_EMIO_I2C1': '0',\n",
      "                                         'PCW_EN_EMIO_MODEM_UART0': '0',\n",
      "                                         'PCW_EN_EMIO_MODEM_UART1': '0',\n",
      "                                         'PCW_EN_EMIO_PJTAG': '0',\n",
      "                                         'PCW_EN_EMIO_SDIO0': '0',\n",
      "                                         'PCW_EN_EMIO_SDIO1': '0',\n",
      "                                         'PCW_EN_EMIO_SPI0': '0',\n",
      "                                         'PCW_EN_EMIO_SPI1': '0',\n",
      "                                         'PCW_EN_EMIO_SRAM_INT': '0',\n",
      "                                         'PCW_EN_EMIO_TRACE': '0',\n",
      "                                         'PCW_EN_EMIO_TTC0': '0',\n",
      "                                         'PCW_EN_EMIO_TTC1': '0',\n",
      "                                         'PCW_EN_EMIO_UART0': '0',\n",
      "                                         'PCW_EN_EMIO_UART1': '0',\n",
      "                                         'PCW_EN_EMIO_WDT': '0',\n",
      "                                         'PCW_EN_EMIO_WP_SDIO0': '0',\n",
      "                                         'PCW_EN_EMIO_WP_SDIO1': '0',\n",
      "                                         'PCW_EN_ENET0': '1',\n",
      "                                         'PCW_EN_ENET1': '0',\n",
      "                                         'PCW_EN_GPIO': '1',\n",
      "                                         'PCW_EN_I2C0': '0',\n",
      "                                         'PCW_EN_I2C1': '0',\n",
      "                                         'PCW_EN_MODEM_UART0': '0',\n",
      "                                         'PCW_EN_MODEM_UART1': '0',\n",
      "                                         'PCW_EN_PJTAG': '0',\n",
      "                                         'PCW_EN_PTP_ENET0': '0',\n",
      "                                         'PCW_EN_PTP_ENET1': '0',\n",
      "                                         'PCW_EN_QSPI': '1',\n",
      "                                         'PCW_EN_RST0_PORT': '1',\n",
      "                                         'PCW_EN_RST1_PORT': '0',\n",
      "                                         'PCW_EN_RST2_PORT': '0',\n",
      "                                         'PCW_EN_RST3_PORT': '0',\n",
      "                                         'PCW_EN_SDIO0': '1',\n",
      "                                         'PCW_EN_SDIO1': '0',\n",
      "                                         'PCW_EN_SMC': '0',\n",
      "                                         'PCW_EN_SPI0': '0',\n",
      "                                         'PCW_EN_SPI1': '0',\n",
      "                                         'PCW_EN_TRACE': '0',\n",
      "                                         'PCW_EN_TTC0': '0',\n",
      "                                         'PCW_EN_TTC1': '0',\n",
      "                                         'PCW_EN_UART0': '1',\n",
      "                                         'PCW_EN_UART1': '0',\n",
      "                                         'PCW_EN_USB0': '1',\n",
      "                                         'PCW_EN_USB1': '0',\n",
      "                                         'PCW_EN_WDT': '0',\n",
      "                                         'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO '\n",
      "                                                                        'PLL',\n",
      "                                         'PCW_FCLK0_PERIPHERAL_DIVISOR0': '5',\n",
      "                                         'PCW_FCLK0_PERIPHERAL_DIVISOR1': '2',\n",
      "                                         'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO '\n",
      "                                                                        'PLL',\n",
      "                                         'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
      "                                         'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO '\n",
      "                                                                        'PLL',\n",
      "                                         'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
      "                                         'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO '\n",
      "                                                                        'PLL',\n",
      "                                         'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
      "                                         'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
      "                                         'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
      "                                         'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
      "                                         'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
      "                                         'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
      "                                         'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
      "                                         'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
      "                                         'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
      "                                         'PCW_FPGA_FCLK0_ENABLE': '1',\n",
      "                                         'PCW_FPGA_FCLK1_ENABLE': '0',\n",
      "                                         'PCW_FPGA_FCLK2_ENABLE': '0',\n",
      "                                         'PCW_FPGA_FCLK3_ENABLE': '0',\n",
      "                                         'PCW_FTM_CTI_IN0': '<Select>',\n",
      "                                         'PCW_FTM_CTI_IN1': '<Select>',\n",
      "                                         'PCW_FTM_CTI_IN2': '<Select>',\n",
      "                                         'PCW_FTM_CTI_IN3': '<Select>',\n",
      "                                         'PCW_FTM_CTI_OUT0': '<Select>',\n",
      "                                         'PCW_FTM_CTI_OUT1': '<Select>',\n",
      "                                         'PCW_FTM_CTI_OUT2': '<Select>',\n",
      "                                         'PCW_FTM_CTI_OUT3': '<Select>',\n",
      "                                         'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
      "                                         'PCW_GP0_NUM_READ_THREADS': '4',\n",
      "                                         'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
      "                                         'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
      "                                         'PCW_GP1_NUM_READ_THREADS': '4',\n",
      "                                         'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
      "                                         'PCW_GPIO_BASEADDR': '0xE000A000',\n",
      "                                         'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
      "                                         'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
      "                                         'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
      "                                         'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
      "                                         'PCW_GPIO_MIO_GPIO_ENABLE': '1',\n",
      "                                         'PCW_GPIO_MIO_GPIO_IO': 'MIO',\n",
      "                                         'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_I2C0_BASEADDR': '0xE0004000',\n",
      "                                         'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
      "                                         'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
      "                                         'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
      "                                         'PCW_I2C0_I2C0_IO': '<Select>',\n",
      "                                         'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_I2C0_RESET_ENABLE': '0',\n",
      "                                         'PCW_I2C0_RESET_IO': '<Select>',\n",
      "                                         'PCW_I2C1_BASEADDR': '0xE0005000',\n",
      "                                         'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
      "                                         'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
      "                                         'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
      "                                         'PCW_I2C1_I2C1_IO': '<Select>',\n",
      "                                         'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_I2C1_RESET_ENABLE': '0',\n",
      "                                         'PCW_I2C1_RESET_IO': '<Select>',\n",
      "                                         'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
      "                                         'PCW_I2C_RESET_ENABLE': '1',\n",
      "                                         'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
      "                                         'PCW_I2C_RESET_SELECT': '<Select>',\n",
      "                                         'PCW_IMPORT_BOARD_PRESET': 'None',\n",
      "                                         'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
      "                                         'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
      "                                         'PCW_IOPLL_CTRL_FBDIV': '20',\n",
      "                                         'PCW_IO_IO_PLL_FREQMHZ': '1000.000',\n",
      "                                         'PCW_IRQ_F2P_INTR': '0',\n",
      "                                         'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
      "                                         'PCW_MIO_0_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_0_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_0_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_0_SLEW': 'slow',\n",
      "                                         'PCW_MIO_10_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_10_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_10_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_10_SLEW': 'slow',\n",
      "                                         'PCW_MIO_11_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_11_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_11_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_11_SLEW': 'slow',\n",
      "                                         'PCW_MIO_12_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_12_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_12_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_12_SLEW': 'slow',\n",
      "                                         'PCW_MIO_13_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_13_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_13_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_13_SLEW': 'slow',\n",
      "                                         'PCW_MIO_14_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_14_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_14_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_14_SLEW': 'slow',\n",
      "                                         'PCW_MIO_15_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_15_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_15_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_15_SLEW': 'slow',\n",
      "                                         'PCW_MIO_16_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_16_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_16_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_16_SLEW': 'slow',\n",
      "                                         'PCW_MIO_17_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_17_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_17_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_17_SLEW': 'slow',\n",
      "                                         'PCW_MIO_18_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_18_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_18_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_18_SLEW': 'slow',\n",
      "                                         'PCW_MIO_19_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_19_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_19_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_19_SLEW': 'slow',\n",
      "                                         'PCW_MIO_1_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_1_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_1_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_1_SLEW': 'slow',\n",
      "                                         'PCW_MIO_20_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_20_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_20_PULLUP': 'enabled',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                         'PCW_MIO_20_SLEW': 'slow',\n",
      "                                         'PCW_MIO_21_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_21_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_21_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_21_SLEW': 'slow',\n",
      "                                         'PCW_MIO_22_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_22_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_22_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_22_SLEW': 'slow',\n",
      "                                         'PCW_MIO_23_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_23_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_23_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_23_SLEW': 'slow',\n",
      "                                         'PCW_MIO_24_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_24_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_24_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_24_SLEW': 'slow',\n",
      "                                         'PCW_MIO_25_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_25_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_25_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_25_SLEW': 'slow',\n",
      "                                         'PCW_MIO_26_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_26_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_26_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_26_SLEW': 'slow',\n",
      "                                         'PCW_MIO_27_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_27_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_27_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_27_SLEW': 'slow',\n",
      "                                         'PCW_MIO_28_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_28_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_28_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_28_SLEW': 'slow',\n",
      "                                         'PCW_MIO_29_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_29_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_29_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_29_SLEW': 'slow',\n",
      "                                         'PCW_MIO_2_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_2_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_2_PULLUP': 'disabled',\n",
      "                                         'PCW_MIO_2_SLEW': 'slow',\n",
      "                                         'PCW_MIO_30_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_30_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_30_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_30_SLEW': 'slow',\n",
      "                                         'PCW_MIO_31_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_31_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_31_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_31_SLEW': 'slow',\n",
      "                                         'PCW_MIO_32_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_32_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_32_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_32_SLEW': 'slow',\n",
      "                                         'PCW_MIO_33_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_33_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_33_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_33_SLEW': 'slow',\n",
      "                                         'PCW_MIO_34_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_34_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_34_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_34_SLEW': 'slow',\n",
      "                                         'PCW_MIO_35_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_35_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_35_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_35_SLEW': 'slow',\n",
      "                                         'PCW_MIO_36_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_36_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_36_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_36_SLEW': 'slow',\n",
      "                                         'PCW_MIO_37_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_37_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_37_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_37_SLEW': 'slow',\n",
      "                                         'PCW_MIO_38_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_38_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_38_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_38_SLEW': 'slow',\n",
      "                                         'PCW_MIO_39_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_39_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_39_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_39_SLEW': 'slow',\n",
      "                                         'PCW_MIO_3_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_3_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_3_PULLUP': 'disabled',\n",
      "                                         'PCW_MIO_3_SLEW': 'slow',\n",
      "                                         'PCW_MIO_40_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_40_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_40_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_40_SLEW': 'slow',\n",
      "                                         'PCW_MIO_41_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_41_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_41_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_41_SLEW': 'slow',\n",
      "                                         'PCW_MIO_42_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_42_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_42_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_42_SLEW': 'slow',\n",
      "                                         'PCW_MIO_43_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_43_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_43_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_43_SLEW': 'slow',\n",
      "                                         'PCW_MIO_44_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_44_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_44_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_44_SLEW': 'slow',\n",
      "                                         'PCW_MIO_45_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_45_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_45_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_45_SLEW': 'slow',\n",
      "                                         'PCW_MIO_46_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_46_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_46_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_46_SLEW': 'slow',\n",
      "                                         'PCW_MIO_47_DIRECTION': 'in',\n",
      "                                         'PCW_MIO_47_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_47_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_47_SLEW': 'slow',\n",
      "                                         'PCW_MIO_48_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_48_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_48_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_48_SLEW': 'slow',\n",
      "                                         'PCW_MIO_49_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_49_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_49_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_49_SLEW': 'slow',\n",
      "                                         'PCW_MIO_4_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_4_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_4_PULLUP': 'disabled',\n",
      "                                         'PCW_MIO_4_SLEW': 'slow',\n",
      "                                         'PCW_MIO_50_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_50_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_50_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_50_SLEW': 'slow',\n",
      "                                         'PCW_MIO_51_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_51_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_51_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_51_SLEW': 'slow',\n",
      "                                         'PCW_MIO_52_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_52_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_52_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_52_SLEW': 'slow',\n",
      "                                         'PCW_MIO_53_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_53_IOTYPE': 'LVCMOS 1.8V',\n",
      "                                         'PCW_MIO_53_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_53_SLEW': 'slow',\n",
      "                                         'PCW_MIO_5_DIRECTION': 'inout',\n",
      "                                         'PCW_MIO_5_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_5_PULLUP': 'disabled',\n",
      "                                         'PCW_MIO_5_SLEW': 'slow',\n",
      "                                         'PCW_MIO_6_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_6_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_6_PULLUP': 'disabled',\n",
      "                                         'PCW_MIO_6_SLEW': 'slow',\n",
      "                                         'PCW_MIO_7_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_7_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_7_PULLUP': 'disabled',\n",
      "                                         'PCW_MIO_7_SLEW': 'slow',\n",
      "                                         'PCW_MIO_8_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_8_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_8_PULLUP': 'disabled',\n",
      "                                         'PCW_MIO_8_SLEW': 'slow',\n",
      "                                         'PCW_MIO_9_DIRECTION': 'out',\n",
      "                                         'PCW_MIO_9_IOTYPE': 'LVCMOS 3.3V',\n",
      "                                         'PCW_MIO_9_PULLUP': 'enabled',\n",
      "                                         'PCW_MIO_9_SLEW': 'slow',\n",
      "                                         'PCW_MIO_PRIMITIVE': '54',\n",
      "                                         'PCW_MIO_TREE_PERIPHERALS': 'GPIO#Quad '\n",
      "                                                                     'SPI '\n",
      "                                                                     'Flash#Quad '\n",
      "                                                                     'SPI '\n",
      "                                                                     'Flash#Quad '\n",
      "                                                                     'SPI '\n",
      "                                                                     'Flash#Quad '\n",
      "                                                                     'SPI '\n",
      "                                                                     'Flash#Quad '\n",
      "                                                                     'SPI '\n",
      "                                                                     'Flash#Quad '\n",
      "                                                                     'SPI '\n",
      "                                                                     'Flash#GPIO#Quad '\n",
      "                                                                     'SPI '\n",
      "                                                                     'Flash#ENET '\n",
      "                                                                     'Reset#GPIO#GPIO#GPIO#GPIO#UART '\n",
      "                                                                     '0#UART '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#Enet '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#USB '\n",
      "                                                                     '0#SD '\n",
      "                                                                     '0#SD '\n",
      "                                                                     '0#SD '\n",
      "                                                                     '0#SD '\n",
      "                                                                     '0#SD '\n",
      "                                                                     '0#SD '\n",
      "                                                                     '0#USB '\n",
      "                                                                     'Reset#SD '\n",
      "                                                                     '0#GPIO#GPIO#GPIO#GPIO#Enet '\n",
      "                                                                     '0#Enet 0',\n",
      "                                         'PCW_MIO_TREE_SIGNALS': 'gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio',\n",
      "                                         'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
      "                                         'PCW_M_AXI_GP0_FREQMHZ': '10',\n",
      "                                         'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
      "                                         'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
      "                                         'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
      "                                         'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
      "                                         'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
      "                                         'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
      "                                         'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
      "                                         'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
      "                                         'PCW_NAND_CYCLES_T_AR': '1',\n",
      "                                         'PCW_NAND_CYCLES_T_CLR': '1',\n",
      "                                         'PCW_NAND_CYCLES_T_RC': '11',\n",
      "                                         'PCW_NAND_CYCLES_T_REA': '1',\n",
      "                                         'PCW_NAND_CYCLES_T_RR': '1',\n",
      "                                         'PCW_NAND_CYCLES_T_WC': '11',\n",
      "                                         'PCW_NAND_CYCLES_T_WP': '1',\n",
      "                                         'PCW_NAND_GRP_D8_ENABLE': '0',\n",
      "                                         'PCW_NAND_GRP_D8_IO': '<Select>',\n",
      "                                         'PCW_NAND_NAND_IO': '<Select>',\n",
      "                                         'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_NOR_CS0_T_CEOE': '1',\n",
      "                                         'PCW_NOR_CS0_T_PC': '1',\n",
      "                                         'PCW_NOR_CS0_T_RC': '11',\n",
      "                                         'PCW_NOR_CS0_T_TR': '1',\n",
      "                                         'PCW_NOR_CS0_T_WC': '11',\n",
      "                                         'PCW_NOR_CS0_T_WP': '1',\n",
      "                                         'PCW_NOR_CS0_WE_TIME': '0',\n",
      "                                         'PCW_NOR_CS1_T_CEOE': '1',\n",
      "                                         'PCW_NOR_CS1_T_PC': '1',\n",
      "                                         'PCW_NOR_CS1_T_RC': '11',\n",
      "                                         'PCW_NOR_CS1_T_TR': '1',\n",
      "                                         'PCW_NOR_CS1_T_WC': '11',\n",
      "                                         'PCW_NOR_CS1_T_WP': '1',\n",
      "                                         'PCW_NOR_CS1_WE_TIME': '0',\n",
      "                                         'PCW_NOR_GRP_A25_ENABLE': '0',\n",
      "                                         'PCW_NOR_GRP_A25_IO': '<Select>',\n",
      "                                         'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
      "                                         'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
      "                                         'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
      "                                         'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
      "                                         'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
      "                                         'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
      "                                         'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
      "                                         'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
      "                                         'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
      "                                         'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
      "                                         'PCW_NOR_NOR_IO': '<Select>',\n",
      "                                         'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
      "                                         'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
      "                                         'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
      "                                         'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
      "                                         'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
      "                                         'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
      "                                         'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                         'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
      "                                         'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
      "                                         'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
      "                                         'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
      "                                         'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
      "                                         'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
      "                                         'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
      "                                         'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
      "                                         'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
      "                                         'PCW_P2F_CAN0_INTR': '0',\n",
      "                                         'PCW_P2F_CAN1_INTR': '0',\n",
      "                                         'PCW_P2F_CTI_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC0_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC1_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC2_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC3_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC4_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC5_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC6_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC7_INTR': '0',\n",
      "                                         'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
      "                                         'PCW_P2F_ENET0_INTR': '0',\n",
      "                                         'PCW_P2F_ENET1_INTR': '0',\n",
      "                                         'PCW_P2F_GPIO_INTR': '0',\n",
      "                                         'PCW_P2F_I2C0_INTR': '0',\n",
      "                                         'PCW_P2F_I2C1_INTR': '0',\n",
      "                                         'PCW_P2F_QSPI_INTR': '0',\n",
      "                                         'PCW_P2F_SDIO0_INTR': '0',\n",
      "                                         'PCW_P2F_SDIO1_INTR': '0',\n",
      "                                         'PCW_P2F_SMC_INTR': '0',\n",
      "                                         'PCW_P2F_SPI0_INTR': '0',\n",
      "                                         'PCW_P2F_SPI1_INTR': '0',\n",
      "                                         'PCW_P2F_UART0_INTR': '0',\n",
      "                                         'PCW_P2F_UART1_INTR': '0',\n",
      "                                         'PCW_P2F_USB0_INTR': '0',\n",
      "                                         'PCW_P2F_USB1_INTR': '0',\n",
      "                                         'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.279',\n",
      "                                         'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.260',\n",
      "                                         'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
      "                                         'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
      "                                         'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
      "                                         'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
      "                                         'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
      "                                         'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
      "                                         'PCW_PACKAGE_NAME': 'clg400',\n",
      "                                         'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
      "                                         'PCW_PCAP_PERIPHERAL_DIVISOR0': '5',\n",
      "                                         'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
      "                                         'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
      "                                         'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
      "                                         'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
      "                                         'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS '\n",
      "                                                                     '3.3V',\n",
      "                                         'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS '\n",
      "                                                                     '1.8V',\n",
      "                                         'PCW_PS7_SI_REV': 'PRODUCTION',\n",
      "                                         'PCW_QSPI_GRP_FBCLK_ENABLE': '1',\n",
      "                                         'PCW_QSPI_GRP_FBCLK_IO': 'MIO 8',\n",
      "                                         'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
      "                                         'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
      "                                         'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '1',\n",
      "                                         'PCW_QSPI_GRP_SINGLE_SS_IO': 'MIO 1 '\n",
      "                                                                      '.. 6',\n",
      "                                         'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
      "                                         'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
      "                                         'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
      "                                         'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
      "                                         'PCW_QSPI_PERIPHERAL_DIVISOR0': '5',\n",
      "                                         'PCW_QSPI_PERIPHERAL_ENABLE': '1',\n",
      "                                         'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
      "                                         'PCW_QSPI_QSPI_IO': 'MIO 1 .. 6',\n",
      "                                         'PCW_SD0_GRP_CD_ENABLE': '1',\n",
      "                                         'PCW_SD0_GRP_CD_IO': 'MIO 47',\n",
      "                                         'PCW_SD0_GRP_POW_ENABLE': '0',\n",
      "                                         'PCW_SD0_GRP_POW_IO': '<Select>',\n",
      "                                         'PCW_SD0_GRP_WP_ENABLE': '0',\n",
      "                                         'PCW_SD0_GRP_WP_IO': '<Select>',\n",
      "                                         'PCW_SD0_PERIPHERAL_ENABLE': '1',\n",
      "                                         'PCW_SD0_SD0_IO': 'MIO 40 .. 45',\n",
      "                                         'PCW_SD1_GRP_CD_ENABLE': '0',\n",
      "                                         'PCW_SD1_GRP_CD_IO': '<Select>',\n",
      "                                         'PCW_SD1_GRP_POW_ENABLE': '0',\n",
      "                                         'PCW_SD1_GRP_POW_IO': '<Select>',\n",
      "                                         'PCW_SD1_GRP_WP_ENABLE': '0',\n",
      "                                         'PCW_SD1_GRP_WP_IO': '<Select>',\n",
      "                                         'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_SD1_SD1_IO': '<Select>',\n",
      "                                         'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
      "                                         'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
      "                                         'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
      "                                         'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
      "                                         'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
      "                                         'PCW_SDIO_PERIPHERAL_DIVISOR0': '20',\n",
      "                                         'PCW_SDIO_PERIPHERAL_FREQMHZ': '50',\n",
      "                                         'PCW_SDIO_PERIPHERAL_VALID': '1',\n",
      "                                         'PCW_SINGLE_QSPI_DATA_MODE': 'x4',\n",
      "                                         'PCW_SMC_CYCLE_T0': 'NA',\n",
      "                                         'PCW_SMC_CYCLE_T1': 'NA',\n",
      "                                         'PCW_SMC_CYCLE_T2': 'NA',\n",
      "                                         'PCW_SMC_CYCLE_T3': 'NA',\n",
      "                                         'PCW_SMC_CYCLE_T4': 'NA',\n",
      "                                         'PCW_SMC_CYCLE_T5': 'NA',\n",
      "                                         'PCW_SMC_CYCLE_T6': 'NA',\n",
      "                                         'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
      "                                         'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
      "                                         'PCW_SMC_PERIPHERAL_VALID': '0',\n",
      "                                         'PCW_SPI0_BASEADDR': '0xE0006000',\n",
      "                                         'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
      "                                         'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
      "                                         'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
      "                                         'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
      "                                         'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
      "                                         'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
      "                                         'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
      "                                         'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_SPI0_SPI0_IO': '<Select>',\n",
      "                                         'PCW_SPI1_BASEADDR': '0xE0007000',\n",
      "                                         'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
      "                                         'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
      "                                         'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
      "                                         'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
      "                                         'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
      "                                         'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
      "                                         'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
      "                                         'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_SPI1_SPI1_IO': '<Select>',\n",
      "                                         'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
      "                                         'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
      "                                         'PCW_SPI_PERIPHERAL_VALID': '0',\n",
      "                                         'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
      "                                         'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
      "                                         'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
      "                                         'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
      "                                         'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
      "                                         'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
      "                                         'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
      "                                         'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
      "                                         'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
      "                                         'PCW_S_AXI_HP0_FREQMHZ': '10',\n",
      "                                         'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
      "                                         'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
      "                                         'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
      "                                         'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
      "                                         'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
      "                                         'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
      "                                         'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
      "                                         'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
      "                                         'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
      "                                         'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
      "                                         'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
      "                                         'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
      "                                         'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
      "                                         'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
      "                                         'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
      "                                         'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
      "                                         'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
      "                                         'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
      "                                         'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
      "                                         'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
      "                                         'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
      "                                         'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
      "                                         'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
      "                                         'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
      "                                         'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
      "                                         'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
      "                                         'PCW_TRACE_TRACE_IO': '<Select>',\n",
      "                                         'PCW_TTC0_BASEADDR': '0xE0104000',\n",
      "                                         'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
      "                                         'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
      "                                         'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
      "                                         'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
      "                                         'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
      "                                         'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
      "                                         'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
      "                                         'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_TTC0_TTC0_IO': '<Select>',\n",
      "                                         'PCW_TTC1_BASEADDR': '0xE0105000',\n",
      "                                         'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
      "                                         'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
      "                                         'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
      "                                         'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
      "                                         'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
      "                                         'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
      "                                         'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
      "                                         'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_TTC1_TTC1_IO': '<Select>',\n",
      "                                         'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
      "                                         'PCW_UART0_BASEADDR': '0xE0000000',\n",
      "                                         'PCW_UART0_BAUD_RATE': '115200',\n",
      "                                         'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
      "                                         'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
      "                                         'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
      "                                         'PCW_UART0_PERIPHERAL_ENABLE': '1',\n",
      "                                         'PCW_UART0_UART0_IO': 'MIO 14 .. 15',\n",
      "                                         'PCW_UART1_BASEADDR': '0xE0001000',\n",
      "                                         'PCW_UART1_BAUD_RATE': '115200',\n",
      "                                         'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
      "                                         'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
      "                                         'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
      "                                         'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_UART1_UART1_IO': '<Select>',\n",
      "                                         'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
      "                                         'PCW_UART_PERIPHERAL_DIVISOR0': '10',\n",
      "                                         'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
      "                                         'PCW_UART_PERIPHERAL_VALID': '1',\n",
      "                                         'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '525.000000',\n",
      "                                         'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
      "                                         'PCW_UIPARAM_DDR_AL': '0',\n",
      "                                         'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
      "                                         'PCW_UIPARAM_DDR_BL': '8',\n",
      "                                         'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.279',\n",
      "                                         'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.260',\n",
      "                                         'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.085',\n",
      "                                         'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.092',\n",
      "                                         'PCW_UIPARAM_DDR_BUS_WIDTH': '16 Bit',\n",
      "                                         'PCW_UIPARAM_DDR_CL': '7',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '27.95',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '27.95',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
      "                                         'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
      "                                         'PCW_UIPARAM_DDR_CWL': '6',\n",
      "                                         'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '4096 '\n",
      "                                                                            'MBits',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '32.14',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '31.12',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "                                         'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '-0.051',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '-0.006',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
      "                                         'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '32.2',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '31.08',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
      "                                         'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
      "                                         'PCW_UIPARAM_DDR_DRAM_WIDTH': '16 '\n",
      "                                                                       'Bits',\n",
      "                                         'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
      "                                         'PCW_UIPARAM_DDR_ENABLE': '1',\n",
      "                                         'PCW_UIPARAM_DDR_FREQ_MHZ': '525',\n",
      "                                         'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal '\n",
      "                                                                      '(0-85)',\n",
      "                                         'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
      "                                         'PCW_UIPARAM_DDR_PARTNO': 'MT41J256M16 '\n",
      "                                                                   'RE-125',\n",
      "                                         'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '15',\n",
      "                                         'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
      "                                         'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
      "                                         'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
      "                                         'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
      "                                         'PCW_UIPARAM_DDR_T_FAW': '40.0',\n",
      "                                         'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
      "                                         'PCW_UIPARAM_DDR_T_RC': '48.91',\n",
      "                                         'PCW_UIPARAM_DDR_T_RCD': '7',\n",
      "                                         'PCW_UIPARAM_DDR_T_RP': '7',\n",
      "                                         'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
      "                                         'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
      "                                         'PCW_USB0_BASEADDR': '0xE0102000',\n",
      "                                         'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
      "                                         'PCW_USB0_PERIPHERAL_ENABLE': '1',\n",
      "                                         'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
      "                                         'PCW_USB0_RESET_ENABLE': '1',\n",
      "                                         'PCW_USB0_RESET_IO': 'MIO 46',\n",
      "                                         'PCW_USB0_USB0_IO': 'MIO 28 .. 39',\n",
      "                                         'PCW_USB1_BASEADDR': '0xE0103000',\n",
      "                                         'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
      "                                         'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
      "                                         'PCW_USB1_RESET_ENABLE': '0',\n",
      "                                         'PCW_USB1_RESET_IO': '<Select>',\n",
      "                                         'PCW_USB1_USB1_IO': '<Select>',\n",
      "                                         'PCW_USB_RESET_ENABLE': '1',\n",
      "                                         'PCW_USB_RESET_POLARITY': 'Active Low',\n",
      "                                         'PCW_USB_RESET_SELECT': 'Share reset '\n",
      "                                                                 'pin',\n",
      "                                         'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
      "                                         'PCW_USE_AXI_NONSECURE': '0',\n",
      "                                         'PCW_USE_CORESIGHT': '0',\n",
      "                                         'PCW_USE_CROSS_TRIGGER': '0',\n",
      "                                         'PCW_USE_CR_FABRIC': '1',\n",
      "                                         'PCW_USE_DDR_BYPASS': '0',\n",
      "                                         'PCW_USE_DEBUG': '0',\n",
      "                                         'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
      "                                         'PCW_USE_DMA0': '0',\n",
      "                                         'PCW_USE_DMA1': '0',\n",
      "                                         'PCW_USE_DMA2': '0',\n",
      "                                         'PCW_USE_DMA3': '0',\n",
      "                                         'PCW_USE_EXPANDED_IOP': '0',\n",
      "                                         'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
      "                                         'PCW_USE_FABRIC_INTERRUPT': '0',\n",
      "                                         'PCW_USE_HIGH_OCM': '0',\n",
      "                                         'PCW_USE_M_AXI_GP0': '1',\n",
      "                                         'PCW_USE_M_AXI_GP1': '0',\n",
      "                                         'PCW_USE_PROC_EVENT_BUS': '0',\n",
      "                                         'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
      "                                         'PCW_USE_S_AXI_ACP': '0',\n",
      "                                         'PCW_USE_S_AXI_GP0': '0',\n",
      "                                         'PCW_USE_S_AXI_GP1': '0',\n",
      "                                         'PCW_USE_S_AXI_HP0': '1',\n",
      "                                         'PCW_USE_S_AXI_HP1': '0',\n",
      "                                         'PCW_USE_S_AXI_HP2': '0',\n",
      "                                         'PCW_USE_S_AXI_HP3': '0',\n",
      "                                         'PCW_USE_TRACE': '0',\n",
      "                                         'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
      "                                         'PCW_VALUE_SILVERSION': '3',\n",
      "                                         'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
      "                                         'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
      "                                         'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
      "                                         'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
      "                                         'PCW_WDT_WDT_IO': '<Select>',\n",
      "                                         'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
      "                                         'preset': 'None'},\n",
      "                          'type': 'xilinx.com:ip:processing_system7:5.5'}}\n"
     ]
    }
   ],
   "source": [
    "from pprint import pprint\n",
    "pprint(Convolution_design.ip_dict)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "Could not find IP or hierarchy set_partial_region in overlay",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-31-e0e1b666d239>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m()\u001b[0m\n\u001b[0;32m----> 1\u001b[0;31m \u001b[0mConvolution_design\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mset_partial_region\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'block_0'\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m/usr/local/lib/python3.6/dist-packages/pynq/overlay.py\u001b[0m in \u001b[0;36m__getattr__\u001b[0;34m(self, key)\u001b[0m\n\u001b[1;32m    365\u001b[0m         \"\"\"\n\u001b[1;32m    366\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mis_loaded\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 367\u001b[0;31m             \u001b[0;32mreturn\u001b[0m \u001b[0mgetattr\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_ip_map\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mkey\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    368\u001b[0m         \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    369\u001b[0m             \u001b[0;32mraise\u001b[0m \u001b[0mRuntimeError\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Overlay not currently loaded\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/usr/local/lib/python3.6/dist-packages/pynq/overlay.py\u001b[0m in \u001b[0;36m__getattr__\u001b[0;34m(self, key)\u001b[0m\n\u001b[1;32m    930\u001b[0m         \u001b[0;32melse\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    931\u001b[0m             raise AttributeError(\n\u001b[0;32m--> 932\u001b[0;31m                 \"Could not find IP or hierarchy {} in overlay\".format(key))\n\u001b[0m\u001b[1;32m    933\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    934\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m_keys\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mAttributeError\u001b[0m: Could not find IP or hierarchy set_partial_region in overlay"
     ]
    }
   ],
   "source": [
    "Convolution_design.set_partial_region('block_0')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
