define({"topics":[{"title":"<ph>1.7.1.1<\/ph>\nBasic Memory layout for CORTEX-M based MCUs","href":"GUID-8DC24BD7-3112-401A-A207-3A1FC3A416AB_7.html","attributes":{"data-id":"basic-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"basic-memory-layout-for-cortex-m-based-mcus-d1920e1313","topics":[]},{"title":"<ph>1.7.1.2<\/ph>\nBasic Memory layout for MIPS based MCUs","href":"GUID-C2AA810E-4247-4971-99CA-8F3D78A9DD2F_6.html","attributes":{"data-id":"basic-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"basic-memory-layout-for-mips-based-mcus-d1920e1321","topics":[]},{"title":"<ph>1.7.1.3<\/ph>\nLive Update Memory layout for CORTEX-M based MCUs","href":"GUID-6AFE1F49-ABB7-45E3-B783-95058156850B_2.html","attributes":{"data-id":"live-update-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"live-update-memory-layout-for-cortex-m-based-mcus-d1920e1329","topics":[]},{"title":"<ph>1.7.1.4<\/ph>\nLive Update Memory layout for MIPS based MCUs","href":"GUID-FE2D4DDB-3A4B-4304-A86D-0A227017B23D_2.html","attributes":{"data-id":"live-update-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"live-update-memory-layout-for-mips-based-mcus-d1920e1337","topics":[]},{"title":"<ph>1.7.1.5<\/ph>\nUDP Bootloader Protocol","href":"GUID-4B1469D8-2DAF-46D9-85B4-31895F8645A9.html","attributes":{"data-id":"udp-bootloader-protocol"},"menu":{"hasChildren":false},"tocID":"udp-bootloader-protocol-d1920e1345","topics":[]}]});