This repository contains the F\+P\+GA gateware project for the {\tt U\+SB 3.\+0 Lime\+S\+DR} board.

The gateware can be built with the free version of the Altera Quartus tools.

\subsubsection*{Branches}

This repository contains the following hardware-\/specific branches\+:


\begin{DoxyItemize}
\item master\+:
\begin{DoxyItemize}
\item Compiled gateware file for Hardware Revision 1v4 is output\+\_\+files/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+lms7\+\_\+trx\+\_\+\+H\+W\+\_\+1.\+4.\+rbf.
\end{DoxyItemize}
\item H\+W\+\_\+v1.\+3-\/v1.\+0\+:
\begin{DoxyItemize}
\item Compiled gateware file for Hardware Revision 1v3 is output\+\_\+files/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+lms7\+\_\+trx\+\_\+\+H\+W\+\_\+1.\+3.\+rbf.
\item Compiled gateware file for Hardware Revision 1v2 is output\+\_\+files/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+lms7\+\_\+trx\+\_\+\+H\+W\+\_\+1.\+2.\+rbf.
\item Compiled gateware file for Hardware Revision 1v1 is output\+\_\+files/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+lms7\+\_\+trx\+\_\+\+H\+W\+\_\+1.\+1.\+rbf.
\item Compiled gateware file for Hardware Revision 1v0 is output\+\_\+files/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+lms7\+\_\+trx\+\_\+\+H\+W\+\_\+1.\+0.\+rbf.
\end{DoxyItemize}
\end{DoxyItemize}

\subsubsection*{Licensing}

Please see the C\+O\+P\+Y\+I\+NG file(s). However, please note that the license terms stated do not extend to any files provided with the Altera design tools and see the relevant files for the associated terms and conditions. 