module TopModule (
  input logic in1,
  input logic in2,
  output logic out
);

  // Implement the NOR gate using an always block or continuous assignment
  assign out = ~(in1 | in2);

endmodule