/**
 * \file IfxPms_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_PMS/V0.2.1.1.28
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Pms_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Pms_Registers
 * 
 */
#ifndef IFXPMS_BF_H
#define IFXPMS_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Pms_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_PMS_PROT_PMS_Bits.STATE */
#define IFX_PMS_PROT_PMS_STATE_LEN (3u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.STATE */
#define IFX_PMS_PROT_PMS_STATE_MSK (0x7u)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.STATE */
#define IFX_PMS_PROT_PMS_STATE_OFF (0u)

/** \brief Length for Ifx_PMS_PROT_PMS_Bits.SWEN */
#define IFX_PMS_PROT_PMS_SWEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.SWEN */
#define IFX_PMS_PROT_PMS_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.SWEN */
#define IFX_PMS_PROT_PMS_SWEN_OFF (3u)

/** \brief Length for Ifx_PMS_PROT_PMS_Bits.VM */
#define IFX_PMS_PROT_PMS_VM_LEN (3u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.VM */
#define IFX_PMS_PROT_PMS_VM_MSK (0x7u)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.VM */
#define IFX_PMS_PROT_PMS_VM_OFF (16u)

/** \brief Length for Ifx_PMS_PROT_PMS_Bits.VMEN */
#define IFX_PMS_PROT_PMS_VMEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.VMEN */
#define IFX_PMS_PROT_PMS_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.VMEN */
#define IFX_PMS_PROT_PMS_VMEN_OFF (19u)

/** \brief Length for Ifx_PMS_PROT_PMS_Bits.PRS */
#define IFX_PMS_PROT_PMS_PRS_LEN (3u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.PRS */
#define IFX_PMS_PROT_PMS_PRS_MSK (0x7u)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.PRS */
#define IFX_PMS_PROT_PMS_PRS_OFF (20u)

/** \brief Length for Ifx_PMS_PROT_PMS_Bits.PRSEN */
#define IFX_PMS_PROT_PMS_PRSEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.PRSEN */
#define IFX_PMS_PROT_PMS_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.PRSEN */
#define IFX_PMS_PROT_PMS_PRSEN_OFF (23u)

/** \brief Length for Ifx_PMS_PROT_PMS_Bits.TAGID */
#define IFX_PMS_PROT_PMS_TAGID_LEN (6u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.TAGID */
#define IFX_PMS_PROT_PMS_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.TAGID */
#define IFX_PMS_PROT_PMS_TAGID_OFF (24u)

/** \brief Length for Ifx_PMS_PROT_PMS_Bits.ODEF */
#define IFX_PMS_PROT_PMS_ODEF_LEN (1u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.ODEF */
#define IFX_PMS_PROT_PMS_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.ODEF */
#define IFX_PMS_PROT_PMS_ODEF_OFF (30u)

/** \brief Length for Ifx_PMS_PROT_PMS_Bits.OWEN */
#define IFX_PMS_PROT_PMS_OWEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PROT_PMS_Bits.OWEN */
#define IFX_PMS_PROT_PMS_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PROT_PMS_Bits.OWEN */
#define IFX_PMS_PROT_PMS_OWEN_OFF (31u)

/** \brief Length for Ifx_PMS_ID_Bits.MOD_REV */
#define IFX_PMS_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_PMS_ID_Bits.MOD_REV */
#define IFX_PMS_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_PMS_ID_Bits.MOD_REV */
#define IFX_PMS_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_PMS_ID_Bits.MOD_TYPE */
#define IFX_PMS_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_PMS_ID_Bits.MOD_TYPE */
#define IFX_PMS_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_PMS_ID_Bits.MOD_TYPE */
#define IFX_PMS_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_PMS_ID_Bits.MOD_NUM */
#define IFX_PMS_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_PMS_ID_Bits.MOD_NUM */
#define IFX_PMS_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_PMS_ID_Bits.MOD_NUM */
#define IFX_PMS_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN00 */
#define IFX_PMS_ACCEN_WRA_PMS_EN00_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN00 */
#define IFX_PMS_ACCEN_WRA_PMS_EN00_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN00 */
#define IFX_PMS_ACCEN_WRA_PMS_EN00_OFF (0u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN01 */
#define IFX_PMS_ACCEN_WRA_PMS_EN01_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN01 */
#define IFX_PMS_ACCEN_WRA_PMS_EN01_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN01 */
#define IFX_PMS_ACCEN_WRA_PMS_EN01_OFF (1u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN02 */
#define IFX_PMS_ACCEN_WRA_PMS_EN02_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN02 */
#define IFX_PMS_ACCEN_WRA_PMS_EN02_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN02 */
#define IFX_PMS_ACCEN_WRA_PMS_EN02_OFF (2u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN03 */
#define IFX_PMS_ACCEN_WRA_PMS_EN03_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN03 */
#define IFX_PMS_ACCEN_WRA_PMS_EN03_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN03 */
#define IFX_PMS_ACCEN_WRA_PMS_EN03_OFF (3u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN04 */
#define IFX_PMS_ACCEN_WRA_PMS_EN04_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN04 */
#define IFX_PMS_ACCEN_WRA_PMS_EN04_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN04 */
#define IFX_PMS_ACCEN_WRA_PMS_EN04_OFF (4u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN05 */
#define IFX_PMS_ACCEN_WRA_PMS_EN05_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN05 */
#define IFX_PMS_ACCEN_WRA_PMS_EN05_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN05 */
#define IFX_PMS_ACCEN_WRA_PMS_EN05_OFF (5u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN06 */
#define IFX_PMS_ACCEN_WRA_PMS_EN06_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN06 */
#define IFX_PMS_ACCEN_WRA_PMS_EN06_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN06 */
#define IFX_PMS_ACCEN_WRA_PMS_EN06_OFF (6u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN07 */
#define IFX_PMS_ACCEN_WRA_PMS_EN07_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN07 */
#define IFX_PMS_ACCEN_WRA_PMS_EN07_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN07 */
#define IFX_PMS_ACCEN_WRA_PMS_EN07_OFF (7u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN08 */
#define IFX_PMS_ACCEN_WRA_PMS_EN08_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN08 */
#define IFX_PMS_ACCEN_WRA_PMS_EN08_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN08 */
#define IFX_PMS_ACCEN_WRA_PMS_EN08_OFF (8u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN09 */
#define IFX_PMS_ACCEN_WRA_PMS_EN09_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN09 */
#define IFX_PMS_ACCEN_WRA_PMS_EN09_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN09 */
#define IFX_PMS_ACCEN_WRA_PMS_EN09_OFF (9u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN10 */
#define IFX_PMS_ACCEN_WRA_PMS_EN10_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN10 */
#define IFX_PMS_ACCEN_WRA_PMS_EN10_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN10 */
#define IFX_PMS_ACCEN_WRA_PMS_EN10_OFF (10u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN11 */
#define IFX_PMS_ACCEN_WRA_PMS_EN11_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN11 */
#define IFX_PMS_ACCEN_WRA_PMS_EN11_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN11 */
#define IFX_PMS_ACCEN_WRA_PMS_EN11_OFF (11u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN12 */
#define IFX_PMS_ACCEN_WRA_PMS_EN12_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN12 */
#define IFX_PMS_ACCEN_WRA_PMS_EN12_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN12 */
#define IFX_PMS_ACCEN_WRA_PMS_EN12_OFF (12u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN13 */
#define IFX_PMS_ACCEN_WRA_PMS_EN13_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN13 */
#define IFX_PMS_ACCEN_WRA_PMS_EN13_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN13 */
#define IFX_PMS_ACCEN_WRA_PMS_EN13_OFF (13u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN14 */
#define IFX_PMS_ACCEN_WRA_PMS_EN14_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN14 */
#define IFX_PMS_ACCEN_WRA_PMS_EN14_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN14 */
#define IFX_PMS_ACCEN_WRA_PMS_EN14_OFF (14u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN15 */
#define IFX_PMS_ACCEN_WRA_PMS_EN15_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN15 */
#define IFX_PMS_ACCEN_WRA_PMS_EN15_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN15 */
#define IFX_PMS_ACCEN_WRA_PMS_EN15_OFF (15u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN16 */
#define IFX_PMS_ACCEN_WRA_PMS_EN16_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN16 */
#define IFX_PMS_ACCEN_WRA_PMS_EN16_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN16 */
#define IFX_PMS_ACCEN_WRA_PMS_EN16_OFF (16u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN17 */
#define IFX_PMS_ACCEN_WRA_PMS_EN17_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN17 */
#define IFX_PMS_ACCEN_WRA_PMS_EN17_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN17 */
#define IFX_PMS_ACCEN_WRA_PMS_EN17_OFF (17u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN18 */
#define IFX_PMS_ACCEN_WRA_PMS_EN18_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN18 */
#define IFX_PMS_ACCEN_WRA_PMS_EN18_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN18 */
#define IFX_PMS_ACCEN_WRA_PMS_EN18_OFF (18u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN19 */
#define IFX_PMS_ACCEN_WRA_PMS_EN19_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN19 */
#define IFX_PMS_ACCEN_WRA_PMS_EN19_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN19 */
#define IFX_PMS_ACCEN_WRA_PMS_EN19_OFF (19u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN20 */
#define IFX_PMS_ACCEN_WRA_PMS_EN20_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN20 */
#define IFX_PMS_ACCEN_WRA_PMS_EN20_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN20 */
#define IFX_PMS_ACCEN_WRA_PMS_EN20_OFF (20u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN21 */
#define IFX_PMS_ACCEN_WRA_PMS_EN21_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN21 */
#define IFX_PMS_ACCEN_WRA_PMS_EN21_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN21 */
#define IFX_PMS_ACCEN_WRA_PMS_EN21_OFF (21u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN22 */
#define IFX_PMS_ACCEN_WRA_PMS_EN22_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN22 */
#define IFX_PMS_ACCEN_WRA_PMS_EN22_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN22 */
#define IFX_PMS_ACCEN_WRA_PMS_EN22_OFF (22u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN23 */
#define IFX_PMS_ACCEN_WRA_PMS_EN23_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN23 */
#define IFX_PMS_ACCEN_WRA_PMS_EN23_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN23 */
#define IFX_PMS_ACCEN_WRA_PMS_EN23_OFF (23u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN24 */
#define IFX_PMS_ACCEN_WRA_PMS_EN24_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN24 */
#define IFX_PMS_ACCEN_WRA_PMS_EN24_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN24 */
#define IFX_PMS_ACCEN_WRA_PMS_EN24_OFF (24u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN25 */
#define IFX_PMS_ACCEN_WRA_PMS_EN25_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN25 */
#define IFX_PMS_ACCEN_WRA_PMS_EN25_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN25 */
#define IFX_PMS_ACCEN_WRA_PMS_EN25_OFF (25u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN26 */
#define IFX_PMS_ACCEN_WRA_PMS_EN26_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN26 */
#define IFX_PMS_ACCEN_WRA_PMS_EN26_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN26 */
#define IFX_PMS_ACCEN_WRA_PMS_EN26_OFF (26u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN27 */
#define IFX_PMS_ACCEN_WRA_PMS_EN27_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN27 */
#define IFX_PMS_ACCEN_WRA_PMS_EN27_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN27 */
#define IFX_PMS_ACCEN_WRA_PMS_EN27_OFF (27u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN28 */
#define IFX_PMS_ACCEN_WRA_PMS_EN28_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN28 */
#define IFX_PMS_ACCEN_WRA_PMS_EN28_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN28 */
#define IFX_PMS_ACCEN_WRA_PMS_EN28_OFF (28u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN29 */
#define IFX_PMS_ACCEN_WRA_PMS_EN29_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN29 */
#define IFX_PMS_ACCEN_WRA_PMS_EN29_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN29 */
#define IFX_PMS_ACCEN_WRA_PMS_EN29_OFF (29u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN30 */
#define IFX_PMS_ACCEN_WRA_PMS_EN30_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN30 */
#define IFX_PMS_ACCEN_WRA_PMS_EN30_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN30 */
#define IFX_PMS_ACCEN_WRA_PMS_EN30_OFF (30u)

/** \brief Length for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN31 */
#define IFX_PMS_ACCEN_WRA_PMS_EN31_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN31 */
#define IFX_PMS_ACCEN_WRA_PMS_EN31_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRA_PMS_Bits.EN31 */
#define IFX_PMS_ACCEN_WRA_PMS_EN31_OFF (31u)

/** \brief Length for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN32 */
#define IFX_PMS_ACCEN_WRB_PMS_EN32_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN32 */
#define IFX_PMS_ACCEN_WRB_PMS_EN32_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN32 */
#define IFX_PMS_ACCEN_WRB_PMS_EN32_OFF (0u)

/** \brief Length for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN33 */
#define IFX_PMS_ACCEN_WRB_PMS_EN33_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN33 */
#define IFX_PMS_ACCEN_WRB_PMS_EN33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN33 */
#define IFX_PMS_ACCEN_WRB_PMS_EN33_OFF (1u)

/** \brief Length for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN34 */
#define IFX_PMS_ACCEN_WRB_PMS_EN34_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN34 */
#define IFX_PMS_ACCEN_WRB_PMS_EN34_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN34 */
#define IFX_PMS_ACCEN_WRB_PMS_EN34_OFF (2u)

/** \brief Length for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN35 */
#define IFX_PMS_ACCEN_WRB_PMS_EN35_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN35 */
#define IFX_PMS_ACCEN_WRB_PMS_EN35_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN35 */
#define IFX_PMS_ACCEN_WRB_PMS_EN35_OFF (3u)

/** \brief Length for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN36 */
#define IFX_PMS_ACCEN_WRB_PMS_EN36_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN36 */
#define IFX_PMS_ACCEN_WRB_PMS_EN36_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN36 */
#define IFX_PMS_ACCEN_WRB_PMS_EN36_OFF (4u)

/** \brief Length for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN37 */
#define IFX_PMS_ACCEN_WRB_PMS_EN37_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN37 */
#define IFX_PMS_ACCEN_WRB_PMS_EN37_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN37 */
#define IFX_PMS_ACCEN_WRB_PMS_EN37_OFF (5u)

/** \brief Length for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN38 */
#define IFX_PMS_ACCEN_WRB_PMS_EN38_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN38 */
#define IFX_PMS_ACCEN_WRB_PMS_EN38_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN38 */
#define IFX_PMS_ACCEN_WRB_PMS_EN38_OFF (6u)

/** \brief Length for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN39 */
#define IFX_PMS_ACCEN_WRB_PMS_EN39_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN39 */
#define IFX_PMS_ACCEN_WRB_PMS_EN39_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_WRB_PMS_Bits.EN39 */
#define IFX_PMS_ACCEN_WRB_PMS_EN39_OFF (7u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN00 */
#define IFX_PMS_ACCEN_RDA_PMS_EN00_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN00 */
#define IFX_PMS_ACCEN_RDA_PMS_EN00_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN00 */
#define IFX_PMS_ACCEN_RDA_PMS_EN00_OFF (0u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN01 */
#define IFX_PMS_ACCEN_RDA_PMS_EN01_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN01 */
#define IFX_PMS_ACCEN_RDA_PMS_EN01_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN01 */
#define IFX_PMS_ACCEN_RDA_PMS_EN01_OFF (1u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN02 */
#define IFX_PMS_ACCEN_RDA_PMS_EN02_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN02 */
#define IFX_PMS_ACCEN_RDA_PMS_EN02_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN02 */
#define IFX_PMS_ACCEN_RDA_PMS_EN02_OFF (2u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN03 */
#define IFX_PMS_ACCEN_RDA_PMS_EN03_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN03 */
#define IFX_PMS_ACCEN_RDA_PMS_EN03_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN03 */
#define IFX_PMS_ACCEN_RDA_PMS_EN03_OFF (3u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN04 */
#define IFX_PMS_ACCEN_RDA_PMS_EN04_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN04 */
#define IFX_PMS_ACCEN_RDA_PMS_EN04_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN04 */
#define IFX_PMS_ACCEN_RDA_PMS_EN04_OFF (4u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN05 */
#define IFX_PMS_ACCEN_RDA_PMS_EN05_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN05 */
#define IFX_PMS_ACCEN_RDA_PMS_EN05_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN05 */
#define IFX_PMS_ACCEN_RDA_PMS_EN05_OFF (5u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN06 */
#define IFX_PMS_ACCEN_RDA_PMS_EN06_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN06 */
#define IFX_PMS_ACCEN_RDA_PMS_EN06_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN06 */
#define IFX_PMS_ACCEN_RDA_PMS_EN06_OFF (6u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN07 */
#define IFX_PMS_ACCEN_RDA_PMS_EN07_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN07 */
#define IFX_PMS_ACCEN_RDA_PMS_EN07_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN07 */
#define IFX_PMS_ACCEN_RDA_PMS_EN07_OFF (7u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN08 */
#define IFX_PMS_ACCEN_RDA_PMS_EN08_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN08 */
#define IFX_PMS_ACCEN_RDA_PMS_EN08_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN08 */
#define IFX_PMS_ACCEN_RDA_PMS_EN08_OFF (8u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN09 */
#define IFX_PMS_ACCEN_RDA_PMS_EN09_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN09 */
#define IFX_PMS_ACCEN_RDA_PMS_EN09_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN09 */
#define IFX_PMS_ACCEN_RDA_PMS_EN09_OFF (9u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN10 */
#define IFX_PMS_ACCEN_RDA_PMS_EN10_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN10 */
#define IFX_PMS_ACCEN_RDA_PMS_EN10_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN10 */
#define IFX_PMS_ACCEN_RDA_PMS_EN10_OFF (10u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN11 */
#define IFX_PMS_ACCEN_RDA_PMS_EN11_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN11 */
#define IFX_PMS_ACCEN_RDA_PMS_EN11_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN11 */
#define IFX_PMS_ACCEN_RDA_PMS_EN11_OFF (11u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN12 */
#define IFX_PMS_ACCEN_RDA_PMS_EN12_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN12 */
#define IFX_PMS_ACCEN_RDA_PMS_EN12_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN12 */
#define IFX_PMS_ACCEN_RDA_PMS_EN12_OFF (12u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN13 */
#define IFX_PMS_ACCEN_RDA_PMS_EN13_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN13 */
#define IFX_PMS_ACCEN_RDA_PMS_EN13_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN13 */
#define IFX_PMS_ACCEN_RDA_PMS_EN13_OFF (13u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN14 */
#define IFX_PMS_ACCEN_RDA_PMS_EN14_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN14 */
#define IFX_PMS_ACCEN_RDA_PMS_EN14_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN14 */
#define IFX_PMS_ACCEN_RDA_PMS_EN14_OFF (14u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN15 */
#define IFX_PMS_ACCEN_RDA_PMS_EN15_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN15 */
#define IFX_PMS_ACCEN_RDA_PMS_EN15_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN15 */
#define IFX_PMS_ACCEN_RDA_PMS_EN15_OFF (15u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN16 */
#define IFX_PMS_ACCEN_RDA_PMS_EN16_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN16 */
#define IFX_PMS_ACCEN_RDA_PMS_EN16_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN16 */
#define IFX_PMS_ACCEN_RDA_PMS_EN16_OFF (16u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN17 */
#define IFX_PMS_ACCEN_RDA_PMS_EN17_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN17 */
#define IFX_PMS_ACCEN_RDA_PMS_EN17_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN17 */
#define IFX_PMS_ACCEN_RDA_PMS_EN17_OFF (17u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN18 */
#define IFX_PMS_ACCEN_RDA_PMS_EN18_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN18 */
#define IFX_PMS_ACCEN_RDA_PMS_EN18_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN18 */
#define IFX_PMS_ACCEN_RDA_PMS_EN18_OFF (18u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN19 */
#define IFX_PMS_ACCEN_RDA_PMS_EN19_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN19 */
#define IFX_PMS_ACCEN_RDA_PMS_EN19_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN19 */
#define IFX_PMS_ACCEN_RDA_PMS_EN19_OFF (19u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN20 */
#define IFX_PMS_ACCEN_RDA_PMS_EN20_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN20 */
#define IFX_PMS_ACCEN_RDA_PMS_EN20_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN20 */
#define IFX_PMS_ACCEN_RDA_PMS_EN20_OFF (20u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN21 */
#define IFX_PMS_ACCEN_RDA_PMS_EN21_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN21 */
#define IFX_PMS_ACCEN_RDA_PMS_EN21_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN21 */
#define IFX_PMS_ACCEN_RDA_PMS_EN21_OFF (21u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN22 */
#define IFX_PMS_ACCEN_RDA_PMS_EN22_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN22 */
#define IFX_PMS_ACCEN_RDA_PMS_EN22_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN22 */
#define IFX_PMS_ACCEN_RDA_PMS_EN22_OFF (22u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN23 */
#define IFX_PMS_ACCEN_RDA_PMS_EN23_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN23 */
#define IFX_PMS_ACCEN_RDA_PMS_EN23_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN23 */
#define IFX_PMS_ACCEN_RDA_PMS_EN23_OFF (23u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN24 */
#define IFX_PMS_ACCEN_RDA_PMS_EN24_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN24 */
#define IFX_PMS_ACCEN_RDA_PMS_EN24_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN24 */
#define IFX_PMS_ACCEN_RDA_PMS_EN24_OFF (24u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN25 */
#define IFX_PMS_ACCEN_RDA_PMS_EN25_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN25 */
#define IFX_PMS_ACCEN_RDA_PMS_EN25_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN25 */
#define IFX_PMS_ACCEN_RDA_PMS_EN25_OFF (25u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN26 */
#define IFX_PMS_ACCEN_RDA_PMS_EN26_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN26 */
#define IFX_PMS_ACCEN_RDA_PMS_EN26_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN26 */
#define IFX_PMS_ACCEN_RDA_PMS_EN26_OFF (26u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN27 */
#define IFX_PMS_ACCEN_RDA_PMS_EN27_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN27 */
#define IFX_PMS_ACCEN_RDA_PMS_EN27_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN27 */
#define IFX_PMS_ACCEN_RDA_PMS_EN27_OFF (27u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN28 */
#define IFX_PMS_ACCEN_RDA_PMS_EN28_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN28 */
#define IFX_PMS_ACCEN_RDA_PMS_EN28_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN28 */
#define IFX_PMS_ACCEN_RDA_PMS_EN28_OFF (28u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN29 */
#define IFX_PMS_ACCEN_RDA_PMS_EN29_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN29 */
#define IFX_PMS_ACCEN_RDA_PMS_EN29_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN29 */
#define IFX_PMS_ACCEN_RDA_PMS_EN29_OFF (29u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN30 */
#define IFX_PMS_ACCEN_RDA_PMS_EN30_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN30 */
#define IFX_PMS_ACCEN_RDA_PMS_EN30_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN30 */
#define IFX_PMS_ACCEN_RDA_PMS_EN30_OFF (30u)

/** \brief Length for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN31 */
#define IFX_PMS_ACCEN_RDA_PMS_EN31_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN31 */
#define IFX_PMS_ACCEN_RDA_PMS_EN31_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDA_PMS_Bits.EN31 */
#define IFX_PMS_ACCEN_RDA_PMS_EN31_OFF (31u)

/** \brief Length for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN32 */
#define IFX_PMS_ACCEN_RDB_PMS_EN32_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN32 */
#define IFX_PMS_ACCEN_RDB_PMS_EN32_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN32 */
#define IFX_PMS_ACCEN_RDB_PMS_EN32_OFF (0u)

/** \brief Length for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN33 */
#define IFX_PMS_ACCEN_RDB_PMS_EN33_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN33 */
#define IFX_PMS_ACCEN_RDB_PMS_EN33_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN33 */
#define IFX_PMS_ACCEN_RDB_PMS_EN33_OFF (1u)

/** \brief Length for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN34 */
#define IFX_PMS_ACCEN_RDB_PMS_EN34_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN34 */
#define IFX_PMS_ACCEN_RDB_PMS_EN34_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN34 */
#define IFX_PMS_ACCEN_RDB_PMS_EN34_OFF (2u)

/** \brief Length for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN35 */
#define IFX_PMS_ACCEN_RDB_PMS_EN35_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN35 */
#define IFX_PMS_ACCEN_RDB_PMS_EN35_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN35 */
#define IFX_PMS_ACCEN_RDB_PMS_EN35_OFF (3u)

/** \brief Length for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN36 */
#define IFX_PMS_ACCEN_RDB_PMS_EN36_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN36 */
#define IFX_PMS_ACCEN_RDB_PMS_EN36_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN36 */
#define IFX_PMS_ACCEN_RDB_PMS_EN36_OFF (4u)

/** \brief Length for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN37 */
#define IFX_PMS_ACCEN_RDB_PMS_EN37_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN37 */
#define IFX_PMS_ACCEN_RDB_PMS_EN37_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN37 */
#define IFX_PMS_ACCEN_RDB_PMS_EN37_OFF (5u)

/** \brief Length for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN38 */
#define IFX_PMS_ACCEN_RDB_PMS_EN38_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN38 */
#define IFX_PMS_ACCEN_RDB_PMS_EN38_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN38 */
#define IFX_PMS_ACCEN_RDB_PMS_EN38_OFF (6u)

/** \brief Length for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN39 */
#define IFX_PMS_ACCEN_RDB_PMS_EN39_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN39 */
#define IFX_PMS_ACCEN_RDB_PMS_EN39_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_RDB_PMS_Bits.EN39 */
#define IFX_PMS_ACCEN_RDB_PMS_EN39_OFF (7u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.RD00 */
#define IFX_PMS_ACCEN_VM_PMS_RD00_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.RD00 */
#define IFX_PMS_ACCEN_VM_PMS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.RD00 */
#define IFX_PMS_ACCEN_VM_PMS_RD00_OFF (0u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.RD01 */
#define IFX_PMS_ACCEN_VM_PMS_RD01_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.RD01 */
#define IFX_PMS_ACCEN_VM_PMS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.RD01 */
#define IFX_PMS_ACCEN_VM_PMS_RD01_OFF (1u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.RD02 */
#define IFX_PMS_ACCEN_VM_PMS_RD02_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.RD02 */
#define IFX_PMS_ACCEN_VM_PMS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.RD02 */
#define IFX_PMS_ACCEN_VM_PMS_RD02_OFF (2u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.RD03 */
#define IFX_PMS_ACCEN_VM_PMS_RD03_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.RD03 */
#define IFX_PMS_ACCEN_VM_PMS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.RD03 */
#define IFX_PMS_ACCEN_VM_PMS_RD03_OFF (3u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.RD04 */
#define IFX_PMS_ACCEN_VM_PMS_RD04_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.RD04 */
#define IFX_PMS_ACCEN_VM_PMS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.RD04 */
#define IFX_PMS_ACCEN_VM_PMS_RD04_OFF (4u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.RD05 */
#define IFX_PMS_ACCEN_VM_PMS_RD05_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.RD05 */
#define IFX_PMS_ACCEN_VM_PMS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.RD05 */
#define IFX_PMS_ACCEN_VM_PMS_RD05_OFF (5u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.RD06 */
#define IFX_PMS_ACCEN_VM_PMS_RD06_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.RD06 */
#define IFX_PMS_ACCEN_VM_PMS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.RD06 */
#define IFX_PMS_ACCEN_VM_PMS_RD06_OFF (6u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.RD07 */
#define IFX_PMS_ACCEN_VM_PMS_RD07_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.RD07 */
#define IFX_PMS_ACCEN_VM_PMS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.RD07 */
#define IFX_PMS_ACCEN_VM_PMS_RD07_OFF (7u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.WR00 */
#define IFX_PMS_ACCEN_VM_PMS_WR00_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.WR00 */
#define IFX_PMS_ACCEN_VM_PMS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.WR00 */
#define IFX_PMS_ACCEN_VM_PMS_WR00_OFF (16u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.WR01 */
#define IFX_PMS_ACCEN_VM_PMS_WR01_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.WR01 */
#define IFX_PMS_ACCEN_VM_PMS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.WR01 */
#define IFX_PMS_ACCEN_VM_PMS_WR01_OFF (17u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.WR02 */
#define IFX_PMS_ACCEN_VM_PMS_WR02_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.WR02 */
#define IFX_PMS_ACCEN_VM_PMS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.WR02 */
#define IFX_PMS_ACCEN_VM_PMS_WR02_OFF (18u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.WR03 */
#define IFX_PMS_ACCEN_VM_PMS_WR03_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.WR03 */
#define IFX_PMS_ACCEN_VM_PMS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.WR03 */
#define IFX_PMS_ACCEN_VM_PMS_WR03_OFF (19u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.WR04 */
#define IFX_PMS_ACCEN_VM_PMS_WR04_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.WR04 */
#define IFX_PMS_ACCEN_VM_PMS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.WR04 */
#define IFX_PMS_ACCEN_VM_PMS_WR04_OFF (20u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.WR05 */
#define IFX_PMS_ACCEN_VM_PMS_WR05_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.WR05 */
#define IFX_PMS_ACCEN_VM_PMS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.WR05 */
#define IFX_PMS_ACCEN_VM_PMS_WR05_OFF (21u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.WR06 */
#define IFX_PMS_ACCEN_VM_PMS_WR06_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.WR06 */
#define IFX_PMS_ACCEN_VM_PMS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.WR06 */
#define IFX_PMS_ACCEN_VM_PMS_WR06_OFF (22u)

/** \brief Length for Ifx_PMS_ACCEN_VM_PMS_Bits.WR07 */
#define IFX_PMS_ACCEN_VM_PMS_WR07_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_VM_PMS_Bits.WR07 */
#define IFX_PMS_ACCEN_VM_PMS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_VM_PMS_Bits.WR07 */
#define IFX_PMS_ACCEN_VM_PMS_WR07_OFF (23u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD00 */
#define IFX_PMS_ACCEN_PRS_PMS_RD00_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD00 */
#define IFX_PMS_ACCEN_PRS_PMS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD00 */
#define IFX_PMS_ACCEN_PRS_PMS_RD00_OFF (0u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD01 */
#define IFX_PMS_ACCEN_PRS_PMS_RD01_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD01 */
#define IFX_PMS_ACCEN_PRS_PMS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD01 */
#define IFX_PMS_ACCEN_PRS_PMS_RD01_OFF (1u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD02 */
#define IFX_PMS_ACCEN_PRS_PMS_RD02_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD02 */
#define IFX_PMS_ACCEN_PRS_PMS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD02 */
#define IFX_PMS_ACCEN_PRS_PMS_RD02_OFF (2u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD03 */
#define IFX_PMS_ACCEN_PRS_PMS_RD03_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD03 */
#define IFX_PMS_ACCEN_PRS_PMS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD03 */
#define IFX_PMS_ACCEN_PRS_PMS_RD03_OFF (3u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD04 */
#define IFX_PMS_ACCEN_PRS_PMS_RD04_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD04 */
#define IFX_PMS_ACCEN_PRS_PMS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD04 */
#define IFX_PMS_ACCEN_PRS_PMS_RD04_OFF (4u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD05 */
#define IFX_PMS_ACCEN_PRS_PMS_RD05_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD05 */
#define IFX_PMS_ACCEN_PRS_PMS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD05 */
#define IFX_PMS_ACCEN_PRS_PMS_RD05_OFF (5u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD06 */
#define IFX_PMS_ACCEN_PRS_PMS_RD06_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD06 */
#define IFX_PMS_ACCEN_PRS_PMS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD06 */
#define IFX_PMS_ACCEN_PRS_PMS_RD06_OFF (6u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD07 */
#define IFX_PMS_ACCEN_PRS_PMS_RD07_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD07 */
#define IFX_PMS_ACCEN_PRS_PMS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.RD07 */
#define IFX_PMS_ACCEN_PRS_PMS_RD07_OFF (7u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR00 */
#define IFX_PMS_ACCEN_PRS_PMS_WR00_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR00 */
#define IFX_PMS_ACCEN_PRS_PMS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR00 */
#define IFX_PMS_ACCEN_PRS_PMS_WR00_OFF (16u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR01 */
#define IFX_PMS_ACCEN_PRS_PMS_WR01_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR01 */
#define IFX_PMS_ACCEN_PRS_PMS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR01 */
#define IFX_PMS_ACCEN_PRS_PMS_WR01_OFF (17u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR02 */
#define IFX_PMS_ACCEN_PRS_PMS_WR02_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR02 */
#define IFX_PMS_ACCEN_PRS_PMS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR02 */
#define IFX_PMS_ACCEN_PRS_PMS_WR02_OFF (18u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR03 */
#define IFX_PMS_ACCEN_PRS_PMS_WR03_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR03 */
#define IFX_PMS_ACCEN_PRS_PMS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR03 */
#define IFX_PMS_ACCEN_PRS_PMS_WR03_OFF (19u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR04 */
#define IFX_PMS_ACCEN_PRS_PMS_WR04_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR04 */
#define IFX_PMS_ACCEN_PRS_PMS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR04 */
#define IFX_PMS_ACCEN_PRS_PMS_WR04_OFF (20u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR05 */
#define IFX_PMS_ACCEN_PRS_PMS_WR05_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR05 */
#define IFX_PMS_ACCEN_PRS_PMS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR05 */
#define IFX_PMS_ACCEN_PRS_PMS_WR05_OFF (21u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR06 */
#define IFX_PMS_ACCEN_PRS_PMS_WR06_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR06 */
#define IFX_PMS_ACCEN_PRS_PMS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR06 */
#define IFX_PMS_ACCEN_PRS_PMS_WR06_OFF (22u)

/** \brief Length for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR07 */
#define IFX_PMS_ACCEN_PRS_PMS_WR07_LEN (1u)

/** \brief Mask for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR07 */
#define IFX_PMS_ACCEN_PRS_PMS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_PMS_ACCEN_PRS_PMS_Bits.WR07 */
#define IFX_PMS_ACCEN_PRS_PMS_WR07_OFF (23u)

/** \brief Length for Ifx_PMS_REGACCSTAT_Bits.FIFOFULL */
#define IFX_PMS_REGACCSTAT_FIFOFULL_LEN (1u)

/** \brief Mask for Ifx_PMS_REGACCSTAT_Bits.FIFOFULL */
#define IFX_PMS_REGACCSTAT_FIFOFULL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_REGACCSTAT_Bits.FIFOFULL */
#define IFX_PMS_REGACCSTAT_FIFOFULL_OFF (0u)

/** \brief Length for Ifx_PMS_REGACCSTAT_Bits.FIFOEMPTY */
#define IFX_PMS_REGACCSTAT_FIFOEMPTY_LEN (1u)

/** \brief Mask for Ifx_PMS_REGACCSTAT_Bits.FIFOEMPTY */
#define IFX_PMS_REGACCSTAT_FIFOEMPTY_MSK (0x1u)

/** \brief Offset for Ifx_PMS_REGACCSTAT_Bits.FIFOEMPTY */
#define IFX_PMS_REGACCSTAT_FIFOEMPTY_OFF (1u)

/** \brief Length for Ifx_PMS_VMONPCON_Bits.UVVAL */
#define IFX_PMS_VMONPCON_UVVAL_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONPCON_Bits.UVVAL */
#define IFX_PMS_VMONPCON_UVVAL_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONPCON_Bits.UVVAL */
#define IFX_PMS_VMONPCON_UVVAL_OFF (0u)

/** \brief Length for Ifx_PMS_VMONPCON_Bits.UVENABLE */
#define IFX_PMS_VMONPCON_UVENABLE_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONPCON_Bits.UVENABLE */
#define IFX_PMS_VMONPCON_UVENABLE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONPCON_Bits.UVENABLE */
#define IFX_PMS_VMONPCON_UVENABLE_OFF (11u)

/** \brief Length for Ifx_PMS_VMONPCON_Bits.FILTER */
#define IFX_PMS_VMONPCON_FILTER_LEN (5u)

/** \brief Mask for Ifx_PMS_VMONPCON_Bits.FILTER */
#define IFX_PMS_VMONPCON_FILTER_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_VMONPCON_Bits.FILTER */
#define IFX_PMS_VMONPCON_FILTER_OFF (12u)

/** \brief Length for Ifx_PMS_VMONPCON_Bits.OVVAL */
#define IFX_PMS_VMONPCON_OVVAL_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONPCON_Bits.OVVAL */
#define IFX_PMS_VMONPCON_OVVAL_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONPCON_Bits.OVVAL */
#define IFX_PMS_VMONPCON_OVVAL_OFF (17u)

/** \brief Length for Ifx_PMS_VMONPCON_Bits.OVENABLE */
#define IFX_PMS_VMONPCON_OVENABLE_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONPCON_Bits.OVENABLE */
#define IFX_PMS_VMONPCON_OVENABLE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONPCON_Bits.OVENABLE */
#define IFX_PMS_VMONPCON_OVENABLE_OFF (28u)

/** \brief Length for Ifx_PMS_VMONPRST_Bits.RESETTRIM */
#define IFX_PMS_VMONPRST_RESETTRIM_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONPRST_Bits.RESETTRIM */
#define IFX_PMS_VMONPRST_RESETTRIM_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONPRST_Bits.RESETTRIM */
#define IFX_PMS_VMONPRST_RESETTRIM_OFF (0u)

/** \brief Length for Ifx_PMS_VMONPRST_Bits.RESETPTRIM */
#define IFX_PMS_VMONPRST_RESETPTRIM_LEN (4u)

/** \brief Mask for Ifx_PMS_VMONPRST_Bits.RESETPTRIM */
#define IFX_PMS_VMONPRST_RESETPTRIM_MSK (0xfu)

/** \brief Offset for Ifx_PMS_VMONPRST_Bits.RESETPTRIM */
#define IFX_PMS_VMONPRST_RESETPTRIM_OFF (11u)

/** \brief Length for Ifx_PMS_VMONPRST_Bits.RESETHYS */
#define IFX_PMS_VMONPRST_RESETHYS_LEN (8u)

/** \brief Mask for Ifx_PMS_VMONPRST_Bits.RESETHYS */
#define IFX_PMS_VMONPRST_RESETHYS_MSK (0xffu)

/** \brief Offset for Ifx_PMS_VMONPRST_Bits.RESETHYS */
#define IFX_PMS_VMONPRST_RESETHYS_OFF (15u)

/** \brief Length for Ifx_PMS_VMONPRST_Bits.RESETHYSEN */
#define IFX_PMS_VMONPRST_RESETHYSEN_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONPRST_Bits.RESETHYSEN */
#define IFX_PMS_VMONPRST_RESETHYSEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONPRST_Bits.RESETHYSEN */
#define IFX_PMS_VMONPRST_RESETHYSEN_OFF (23u)

/** \brief Length for Ifx_PMS_VMONPRST_Bits.RESETOFF */
#define IFX_PMS_VMONPRST_RESETOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONPRST_Bits.RESETOFF */
#define IFX_PMS_VMONPRST_RESETOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONPRST_Bits.RESETOFF */
#define IFX_PMS_VMONPRST_RESETOFF_OFF (24u)

/** \brief Length for Ifx_PMS_VMONPRST_Bits.RESETOFF_P */
#define IFX_PMS_VMONPRST_RESETOFF_P_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONPRST_Bits.RESETOFF_P */
#define IFX_PMS_VMONPRST_RESETOFF_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONPRST_Bits.RESETOFF_P */
#define IFX_PMS_VMONPRST_RESETOFF_P_OFF (25u)

/** \brief Length for Ifx_PMS_VMONPRST_Bits.LPF */
#define IFX_PMS_VMONPRST_LPF_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONPRST_Bits.LPF */
#define IFX_PMS_VMONPRST_LPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONPRST_Bits.LPF */
#define IFX_PMS_VMONPRST_LPF_OFF (26u)

/** \brief Length for Ifx_PMS_VMONPRST_Bits.FILTER */
#define IFX_PMS_VMONPRST_FILTER_LEN (4u)

/** \brief Mask for Ifx_PMS_VMONPRST_Bits.FILTER */
#define IFX_PMS_VMONPRST_FILTER_MSK (0xfu)

/** \brief Offset for Ifx_PMS_VMONPRST_Bits.FILTER */
#define IFX_PMS_VMONPRST_FILTER_OFF (28u)

/** \brief Length for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDUV */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDUV_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDUV */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDUV_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDUV */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDUV_OFF (0u)

/** \brief Length for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDOFF */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDOFF */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDOFF */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDOFF_OFF (11u)

/** \brief Length for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDOFF_P */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDOFF_P_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDOFF_P */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDOFF_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONP_VDDCLDRST_Bits.VDDPDCLDOFF_P */
#define IFX_PMS_VMONP_VDDCLDRST_VDDPDCLDOFF_P_OFF (12u)

/** \brief Length for Ifx_PMS_VMONP_VDDCLDRST_Bits.FILTER */
#define IFX_PMS_VMONP_VDDCLDRST_FILTER_LEN (5u)

/** \brief Mask for Ifx_PMS_VMONP_VDDCLDRST_Bits.FILTER */
#define IFX_PMS_VMONP_VDDCLDRST_FILTER_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_VMONP_VDDCLDRST_Bits.FILTER */
#define IFX_PMS_VMONP_VDDCLDRST_FILTER_OFF (13u)

/** \brief Length for Ifx_PMS_VMONPSTAT_Bits.RESULT */
#define IFX_PMS_VMONPSTAT_RESULT_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONPSTAT_Bits.RESULT */
#define IFX_PMS_VMONPSTAT_RESULT_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONPSTAT_Bits.RESULT */
#define IFX_PMS_VMONPSTAT_RESULT_OFF (0u)

/** \brief Length for Ifx_PMS_VMONPSTAT_Bits.OV */
#define IFX_PMS_VMONPSTAT_OV_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONPSTAT_Bits.OV */
#define IFX_PMS_VMONPSTAT_OV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONPSTAT_Bits.OV */
#define IFX_PMS_VMONPSTAT_OV_OFF (11u)

/** \brief Length for Ifx_PMS_VMONPSTAT_Bits.UV */
#define IFX_PMS_VMONPSTAT_UV_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONPSTAT_Bits.UV */
#define IFX_PMS_VMONPSTAT_UV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONPSTAT_Bits.UV */
#define IFX_PMS_VMONPSTAT_UV_OFF (12u)

/** \brief Length for Ifx_PMS_VMONPSTAT_Bits.RESETVAL */
#define IFX_PMS_VMONPSTAT_RESETVAL_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONPSTAT_Bits.RESETVAL */
#define IFX_PMS_VMONPSTAT_RESETVAL_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONPSTAT_Bits.RESETVAL */
#define IFX_PMS_VMONPSTAT_RESETVAL_OFF (16u)

/** \brief Length for Ifx_PMS_VMONPSTAT_Bits.RESETOFF */
#define IFX_PMS_VMONPSTAT_RESETOFF_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONPSTAT_Bits.RESETOFF */
#define IFX_PMS_VMONPSTAT_RESETOFF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONPSTAT_Bits.RESETOFF */
#define IFX_PMS_VMONPSTAT_RESETOFF_OFF (27u)

/** \brief Length for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDALARMLPF_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDALARMLPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDALARMLPF_OFF (0u)

/** \brief Length for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTALARMLPF_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTALARMLPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTALARMLPF_OFF (2u)

/** \brief Length for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTDCALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTDCALARMLPF_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTDCALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTDCALARMLPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTDCALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTDCALARMLPF_OFF (4u)

/** \brief Length for Ifx_PMS_VMONP_TRKTRIM0_Bits.VSSDCHSALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VSSDCHSALARMLPF_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONP_TRKTRIM0_Bits.VSSDCHSALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VSSDCHSALARMLPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONP_TRKTRIM0_Bits.VSSDCHSALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VSSDCHSALARMLPF_OFF (6u)

/** \brief Length for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDDCLSALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDDCLSALARMLPF_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDDCLSALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDDCLSALARMLPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDDCLSALARMLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDDCLSALARMLPF_OFF (8u)

/** \brief Length for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTDCVMONSLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTDCVMONSLPF_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTDCVMONSLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTDCVMONSLPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONP_TRKTRIM0_Bits.VDDEXTDCVMONSLPF */
#define IFX_PMS_VMONP_TRKTRIM0_VDDEXTDCVMONSLPF_OFF (10u)

/** \brief Length for Ifx_PMS_VMONSCON_Bits.UVVAL */
#define IFX_PMS_VMONSCON_UVVAL_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONSCON_Bits.UVVAL */
#define IFX_PMS_VMONSCON_UVVAL_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONSCON_Bits.UVVAL */
#define IFX_PMS_VMONSCON_UVVAL_OFF (0u)

/** \brief Length for Ifx_PMS_VMONSCON_Bits.UVMOD */
#define IFX_PMS_VMONSCON_UVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONSCON_Bits.UVMOD */
#define IFX_PMS_VMONSCON_UVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONSCON_Bits.UVMOD */
#define IFX_PMS_VMONSCON_UVMOD_OFF (11u)

/** \brief Length for Ifx_PMS_VMONSCON_Bits.OVVAL */
#define IFX_PMS_VMONSCON_OVVAL_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONSCON_Bits.OVVAL */
#define IFX_PMS_VMONSCON_OVVAL_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONSCON_Bits.OVVAL */
#define IFX_PMS_VMONSCON_OVVAL_OFF (13u)

/** \brief Length for Ifx_PMS_VMONSCON_Bits.OVMOD */
#define IFX_PMS_VMONSCON_OVMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_VMONSCON_Bits.OVMOD */
#define IFX_PMS_VMONSCON_OVMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_VMONSCON_Bits.OVMOD */
#define IFX_PMS_VMONSCON_OVMOD_OFF (24u)

/** \brief Length for Ifx_PMS_VMONSCON_Bits.FILTER */
#define IFX_PMS_VMONSCON_FILTER_LEN (4u)

/** \brief Mask for Ifx_PMS_VMONSCON_Bits.FILTER */
#define IFX_PMS_VMONSCON_FILTER_MSK (0xfu)

/** \brief Offset for Ifx_PMS_VMONSCON_Bits.FILTER */
#define IFX_PMS_VMONSCON_FILTER_OFF (26u)

/** \brief Length for Ifx_PMS_VMONSSTAT_Bits.RESULT */
#define IFX_PMS_VMONSSTAT_RESULT_LEN (11u)

/** \brief Mask for Ifx_PMS_VMONSSTAT_Bits.RESULT */
#define IFX_PMS_VMONSSTAT_RESULT_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_VMONSSTAT_Bits.RESULT */
#define IFX_PMS_VMONSSTAT_RESULT_OFF (0u)

/** \brief Length for Ifx_PMS_VMONSSTAT_Bits.OV */
#define IFX_PMS_VMONSSTAT_OV_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONSSTAT_Bits.OV */
#define IFX_PMS_VMONSSTAT_OV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONSSTAT_Bits.OV */
#define IFX_PMS_VMONSSTAT_OV_OFF (11u)

/** \brief Length for Ifx_PMS_VMONSSTAT_Bits.UV */
#define IFX_PMS_VMONSSTAT_UV_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONSSTAT_Bits.UV */
#define IFX_PMS_VMONSSTAT_UV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONSSTAT_Bits.UV */
#define IFX_PMS_VMONSSTAT_UV_OFF (12u)

/** \brief Length for Ifx_PMS_VMONSSTAT_Bits.ACTIVITY */
#define IFX_PMS_VMONSSTAT_ACTIVITY_LEN (6u)

/** \brief Mask for Ifx_PMS_VMONSSTAT_Bits.ACTIVITY */
#define IFX_PMS_VMONSSTAT_ACTIVITY_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_VMONSSTAT_Bits.ACTIVITY */
#define IFX_PMS_VMONSSTAT_ACTIVITY_OFF (26u)

/** \brief Length for Ifx_PMS_VMONS_LVLSEL_Bits.VDDMLVLSEL */
#define IFX_PMS_VMONS_LVLSEL_VDDMLVLSEL_LEN (9u)

/** \brief Mask for Ifx_PMS_VMONS_LVLSEL_Bits.VDDMLVLSEL */
#define IFX_PMS_VMONS_LVLSEL_VDDMLVLSEL_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_VMONS_LVLSEL_Bits.VDDMLVLSEL */
#define IFX_PMS_VMONS_LVLSEL_VDDMLVLSEL_OFF (0u)

/** \brief Length for Ifx_PMS_VMONS_LVLSEL_Bits.VDDEXTLVLSEL */
#define IFX_PMS_VMONS_LVLSEL_VDDEXTLVLSEL_LEN (9u)

/** \brief Mask for Ifx_PMS_VMONS_LVLSEL_Bits.VDDEXTLVLSEL */
#define IFX_PMS_VMONS_LVLSEL_VDDEXTLVLSEL_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_VMONS_LVLSEL_Bits.VDDEXTLVLSEL */
#define IFX_PMS_VMONS_LVLSEL_VDDEXTLVLSEL_OFF (9u)

/** \brief Length for Ifx_PMS_VMONS_LVLSEL_Bits.NVMMINSEL */
#define IFX_PMS_VMONS_LVLSEL_NVMMINSEL_LEN (9u)

/** \brief Mask for Ifx_PMS_VMONS_LVLSEL_Bits.NVMMINSEL */
#define IFX_PMS_VMONS_LVLSEL_NVMMINSEL_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_VMONS_LVLSEL_Bits.NVMMINSEL */
#define IFX_PMS_VMONS_LVLSEL_NVMMINSEL_OFF (18u)

/** \brief Length for Ifx_PMS_VMONS_LVLSTAT_Bits.VDDMLVL */
#define IFX_PMS_VMONS_LVLSTAT_VDDMLVL_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONS_LVLSTAT_Bits.VDDMLVL */
#define IFX_PMS_VMONS_LVLSTAT_VDDMLVL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONS_LVLSTAT_Bits.VDDMLVL */
#define IFX_PMS_VMONS_LVLSTAT_VDDMLVL_OFF (0u)

/** \brief Length for Ifx_PMS_VMONS_LVLSTAT_Bits.VDDEXTLVL */
#define IFX_PMS_VMONS_LVLSTAT_VDDEXTLVL_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONS_LVLSTAT_Bits.VDDEXTLVL */
#define IFX_PMS_VMONS_LVLSTAT_VDDEXTLVL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONS_LVLSTAT_Bits.VDDEXTLVL */
#define IFX_PMS_VMONS_LVLSTAT_VDDEXTLVL_OFF (1u)

/** \brief Length for Ifx_PMS_VMONS_LVLSTAT_Bits.NVMMIN */
#define IFX_PMS_VMONS_LVLSTAT_NVMMIN_LEN (1u)

/** \brief Mask for Ifx_PMS_VMONS_LVLSTAT_Bits.NVMMIN */
#define IFX_PMS_VMONS_LVLSTAT_NVMMIN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_VMONS_LVLSTAT_Bits.NVMMIN */
#define IFX_PMS_VMONS_LVLSTAT_NVMMIN_OFF (2u)

/** \brief Length for Ifx_PMS_PVDCON_Bits.ENABLE */
#define IFX_PMS_PVDCON_ENABLE_LEN (1u)

/** \brief Mask for Ifx_PMS_PVDCON_Bits.ENABLE */
#define IFX_PMS_PVDCON_ENABLE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PVDCON_Bits.ENABLE */
#define IFX_PMS_PVDCON_ENABLE_OFF (0u)

/** \brief Length for Ifx_PMS_PVDCON_Bits.THRESHOLD */
#define IFX_PMS_PVDCON_THRESHOLD_LEN (11u)

/** \brief Mask for Ifx_PMS_PVDCON_Bits.THRESHOLD */
#define IFX_PMS_PVDCON_THRESHOLD_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_PVDCON_Bits.THRESHOLD */
#define IFX_PMS_PVDCON_THRESHOLD_OFF (1u)

/** \brief Length for Ifx_PMS_PVDCON_Bits.LPFENABLE */
#define IFX_PMS_PVDCON_LPFENABLE_LEN (1u)

/** \brief Mask for Ifx_PMS_PVDCON_Bits.LPFENABLE */
#define IFX_PMS_PVDCON_LPFENABLE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PVDCON_Bits.LPFENABLE */
#define IFX_PMS_PVDCON_LPFENABLE_OFF (12u)

/** \brief Length for Ifx_PMS_PVDCON_Bits.RESET */
#define IFX_PMS_PVDCON_RESET_LEN (1u)

/** \brief Mask for Ifx_PMS_PVDCON_Bits.RESET */
#define IFX_PMS_PVDCON_RESET_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PVDCON_Bits.RESET */
#define IFX_PMS_PVDCON_RESET_OFF (31u)

/** \brief Length for Ifx_PMS_PVDSTAT_Bits.PEAKVOLT */
#define IFX_PMS_PVDSTAT_PEAKVOLT_LEN (11u)

/** \brief Mask for Ifx_PMS_PVDSTAT_Bits.PEAKVOLT */
#define IFX_PMS_PVDSTAT_PEAKVOLT_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_PVDSTAT_Bits.PEAKVOLT */
#define IFX_PMS_PVDSTAT_PEAKVOLT_OFF (0u)

/** \brief Length for Ifx_PMS_PVDSTAT_Bits.THRESCOUNT */
#define IFX_PMS_PVDSTAT_THRESCOUNT_LEN (21u)

/** \brief Mask for Ifx_PMS_PVDSTAT_Bits.THRESCOUNT */
#define IFX_PMS_PVDSTAT_THRESCOUNT_MSK (0x1fffffu)

/** \brief Offset for Ifx_PMS_PVDSTAT_Bits.THRESCOUNT */
#define IFX_PMS_PVDSTAT_THRESCOUNT_OFF (11u)

/** \brief Length for Ifx_PMS_PVDHISTSTAT_Bits.PEAKVOLT */
#define IFX_PMS_PVDHISTSTAT_PEAKVOLT_LEN (11u)

/** \brief Mask for Ifx_PMS_PVDHISTSTAT_Bits.PEAKVOLT */
#define IFX_PMS_PVDHISTSTAT_PEAKVOLT_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_PVDHISTSTAT_Bits.PEAKVOLT */
#define IFX_PMS_PVDHISTSTAT_PEAKVOLT_OFF (0u)

/** \brief Length for Ifx_PMS_PVDHISTSTAT_Bits.THRESCOUNT */
#define IFX_PMS_PVDHISTSTAT_THRESCOUNT_LEN (21u)

/** \brief Mask for Ifx_PMS_PVDHISTSTAT_Bits.THRESCOUNT */
#define IFX_PMS_PVDHISTSTAT_THRESCOUNT_MSK (0x1fffffu)

/** \brief Offset for Ifx_PMS_PVDHISTSTAT_Bits.THRESCOUNT */
#define IFX_PMS_PVDHISTSTAT_THRESCOUNT_OFF (11u)

/** \brief Length for Ifx_PMS_DRMONCON_Bits.ENABLE */
#define IFX_PMS_DRMONCON_ENABLE_LEN (1u)

/** \brief Mask for Ifx_PMS_DRMONCON_Bits.ENABLE */
#define IFX_PMS_DRMONCON_ENABLE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DRMONCON_Bits.ENABLE */
#define IFX_PMS_DRMONCON_ENABLE_OFF (0u)

/** \brief Length for Ifx_PMS_DRMONCON_Bits.FACTOR */
#define IFX_PMS_DRMONCON_FACTOR_LEN (4u)

/** \brief Mask for Ifx_PMS_DRMONCON_Bits.FACTOR */
#define IFX_PMS_DRMONCON_FACTOR_MSK (0xfu)

/** \brief Offset for Ifx_PMS_DRMONCON_Bits.FACTOR */
#define IFX_PMS_DRMONCON_FACTOR_OFF (4u)

/** \brief Length for Ifx_PMS_DRMONSTAT_Bits.VALUE */
#define IFX_PMS_DRMONSTAT_VALUE_LEN (11u)

/** \brief Mask for Ifx_PMS_DRMONSTAT_Bits.VALUE */
#define IFX_PMS_DRMONSTAT_VALUE_MSK (0x7ffu)

/** \brief Offset for Ifx_PMS_DRMONSTAT_Bits.VALUE */
#define IFX_PMS_DRMONSTAT_VALUE_OFF (0u)

/** \brief Length for Ifx_PMS_VID_CON0_Bits.IDDLEAK */
#define IFX_PMS_VID_CON0_IDDLEAK_LEN (16u)

/** \brief Mask for Ifx_PMS_VID_CON0_Bits.IDDLEAK */
#define IFX_PMS_VID_CON0_IDDLEAK_MSK (0xffffu)

/** \brief Offset for Ifx_PMS_VID_CON0_Bits.IDDLEAK */
#define IFX_PMS_VID_CON0_IDDLEAK_OFF (0u)

/** \brief Length for Ifx_PMS_VID_CON0_Bits.VDDNOM */
#define IFX_PMS_VID_CON0_VDDNOM_LEN (9u)

/** \brief Mask for Ifx_PMS_VID_CON0_Bits.VDDNOM */
#define IFX_PMS_VID_CON0_VDDNOM_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_VID_CON0_Bits.VDDNOM */
#define IFX_PMS_VID_CON0_VDDNOM_OFF (16u)

/** \brief Length for Ifx_PMS_PD_CON0_Bits.LMU0PDEN */
#define IFX_PMS_PD_CON0_LMU0PDEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON0_Bits.LMU0PDEN */
#define IFX_PMS_PD_CON0_LMU0PDEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON0_Bits.LMU0PDEN */
#define IFX_PMS_PD_CON0_LMU0PDEN_OFF (0u)

/** \brief Length for Ifx_PMS_PD_CON0_Bits.LMU0PDEN_P */
#define IFX_PMS_PD_CON0_LMU0PDEN_P_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON0_Bits.LMU0PDEN_P */
#define IFX_PMS_PD_CON0_LMU0PDEN_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON0_Bits.LMU0PDEN_P */
#define IFX_PMS_PD_CON0_LMU0PDEN_P_OFF (1u)

/** \brief Length for Ifx_PMS_PD_CON0_Bits.LMU1PDEN */
#define IFX_PMS_PD_CON0_LMU1PDEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON0_Bits.LMU1PDEN */
#define IFX_PMS_PD_CON0_LMU1PDEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON0_Bits.LMU1PDEN */
#define IFX_PMS_PD_CON0_LMU1PDEN_OFF (2u)

/** \brief Length for Ifx_PMS_PD_CON0_Bits.LMU1PDEN_P */
#define IFX_PMS_PD_CON0_LMU1PDEN_P_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON0_Bits.LMU1PDEN_P */
#define IFX_PMS_PD_CON0_LMU1PDEN_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON0_Bits.LMU1PDEN_P */
#define IFX_PMS_PD_CON0_LMU1PDEN_P_OFF (3u)

/** \brief Length for Ifx_PMS_PD_CON0_Bits.PPUPDEN */
#define IFX_PMS_PD_CON0_PPUPDEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON0_Bits.PPUPDEN */
#define IFX_PMS_PD_CON0_PPUPDEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON0_Bits.PPUPDEN */
#define IFX_PMS_PD_CON0_PPUPDEN_OFF (4u)

/** \brief Length for Ifx_PMS_PD_CON0_Bits.PPUPDEN_P */
#define IFX_PMS_PD_CON0_PPUPDEN_P_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON0_Bits.PPUPDEN_P */
#define IFX_PMS_PD_CON0_PPUPDEN_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON0_Bits.PPUPDEN_P */
#define IFX_PMS_PD_CON0_PPUPDEN_P_OFF (5u)

/** \brief Length for Ifx_PMS_PD_CON0_Bits.CLKLMU */
#define IFX_PMS_PD_CON0_CLKLMU_LEN (3u)

/** \brief Mask for Ifx_PMS_PD_CON0_Bits.CLKLMU */
#define IFX_PMS_PD_CON0_CLKLMU_MSK (0x7u)

/** \brief Offset for Ifx_PMS_PD_CON0_Bits.CLKLMU */
#define IFX_PMS_PD_CON0_CLKLMU_OFF (8u)

/** \brief Length for Ifx_PMS_PD_CON0_Bits.CLKPPU */
#define IFX_PMS_PD_CON0_CLKPPU_LEN (3u)

/** \brief Mask for Ifx_PMS_PD_CON0_Bits.CLKPPU */
#define IFX_PMS_PD_CON0_CLKPPU_MSK (0x7u)

/** \brief Offset for Ifx_PMS_PD_CON0_Bits.CLKPPU */
#define IFX_PMS_PD_CON0_CLKPPU_OFF (11u)

/** \brief Length for Ifx_PMS_PD_CON1_Bits.LMU0OFFREQ */
#define IFX_PMS_PD_CON1_LMU0OFFREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON1_Bits.LMU0OFFREQ */
#define IFX_PMS_PD_CON1_LMU0OFFREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON1_Bits.LMU0OFFREQ */
#define IFX_PMS_PD_CON1_LMU0OFFREQ_OFF (0u)

/** \brief Length for Ifx_PMS_PD_CON1_Bits.LMU0OFFREQ_P */
#define IFX_PMS_PD_CON1_LMU0OFFREQ_P_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON1_Bits.LMU0OFFREQ_P */
#define IFX_PMS_PD_CON1_LMU0OFFREQ_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON1_Bits.LMU0OFFREQ_P */
#define IFX_PMS_PD_CON1_LMU0OFFREQ_P_OFF (1u)

/** \brief Length for Ifx_PMS_PD_CON1_Bits.LMU1OFFREQ */
#define IFX_PMS_PD_CON1_LMU1OFFREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON1_Bits.LMU1OFFREQ */
#define IFX_PMS_PD_CON1_LMU1OFFREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON1_Bits.LMU1OFFREQ */
#define IFX_PMS_PD_CON1_LMU1OFFREQ_OFF (2u)

/** \brief Length for Ifx_PMS_PD_CON1_Bits.LMU1OFFREQ_P */
#define IFX_PMS_PD_CON1_LMU1OFFREQ_P_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON1_Bits.LMU1OFFREQ_P */
#define IFX_PMS_PD_CON1_LMU1OFFREQ_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON1_Bits.LMU1OFFREQ_P */
#define IFX_PMS_PD_CON1_LMU1OFFREQ_P_OFF (3u)

/** \brief Length for Ifx_PMS_PD_CON1_Bits.PPUOFFREQ */
#define IFX_PMS_PD_CON1_PPUOFFREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON1_Bits.PPUOFFREQ */
#define IFX_PMS_PD_CON1_PPUOFFREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON1_Bits.PPUOFFREQ */
#define IFX_PMS_PD_CON1_PPUOFFREQ_OFF (4u)

/** \brief Length for Ifx_PMS_PD_CON1_Bits.PPUOFFREQ_P */
#define IFX_PMS_PD_CON1_PPUOFFREQ_P_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_CON1_Bits.PPUOFFREQ_P */
#define IFX_PMS_PD_CON1_PPUOFFREQ_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_CON1_Bits.PPUOFFREQ_P */
#define IFX_PMS_PD_CON1_PPUOFFREQ_P_OFF (5u)

/** \brief Length for Ifx_PMS_PD_STAT0_Bits.LMU0REQ */
#define IFX_PMS_PD_STAT0_LMU0REQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_STAT0_Bits.LMU0REQ */
#define IFX_PMS_PD_STAT0_LMU0REQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_STAT0_Bits.LMU0REQ */
#define IFX_PMS_PD_STAT0_LMU0REQ_OFF (0u)

/** \brief Length for Ifx_PMS_PD_STAT0_Bits.LMU0SWSTAT */
#define IFX_PMS_PD_STAT0_LMU0SWSTAT_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_STAT0_Bits.LMU0SWSTAT */
#define IFX_PMS_PD_STAT0_LMU0SWSTAT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_STAT0_Bits.LMU0SWSTAT */
#define IFX_PMS_PD_STAT0_LMU0SWSTAT_OFF (1u)

/** \brief Length for Ifx_PMS_PD_STAT0_Bits.LMU1REQ */
#define IFX_PMS_PD_STAT0_LMU1REQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_STAT0_Bits.LMU1REQ */
#define IFX_PMS_PD_STAT0_LMU1REQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_STAT0_Bits.LMU1REQ */
#define IFX_PMS_PD_STAT0_LMU1REQ_OFF (2u)

/** \brief Length for Ifx_PMS_PD_STAT0_Bits.LMU1SWSTAT */
#define IFX_PMS_PD_STAT0_LMU1SWSTAT_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_STAT0_Bits.LMU1SWSTAT */
#define IFX_PMS_PD_STAT0_LMU1SWSTAT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_STAT0_Bits.LMU1SWSTAT */
#define IFX_PMS_PD_STAT0_LMU1SWSTAT_OFF (3u)

/** \brief Length for Ifx_PMS_PD_STAT0_Bits.PPUREQ */
#define IFX_PMS_PD_STAT0_PPUREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_STAT0_Bits.PPUREQ */
#define IFX_PMS_PD_STAT0_PPUREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_STAT0_Bits.PPUREQ */
#define IFX_PMS_PD_STAT0_PPUREQ_OFF (4u)

/** \brief Length for Ifx_PMS_PD_STAT0_Bits.PPUSWSTAT */
#define IFX_PMS_PD_STAT0_PPUSWSTAT_LEN (1u)

/** \brief Mask for Ifx_PMS_PD_STAT0_Bits.PPUSWSTAT */
#define IFX_PMS_PD_STAT0_PPUSWSTAT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PD_STAT0_Bits.PPUSWSTAT */
#define IFX_PMS_PD_STAT0_PPUSWSTAT_OFF (5u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDEVRSB */
#define IFX_PMS_INT_CON0_OVVDDEVRSB_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDEVRSB */
#define IFX_PMS_INT_CON0_OVVDDEVRSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDEVRSB */
#define IFX_PMS_INT_CON0_OVVDDEVRSB_OFF (0u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDEVRSB */
#define IFX_PMS_INT_CON0_UVVDDEVRSB_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDEVRSB */
#define IFX_PMS_INT_CON0_UVVDDEVRSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDEVRSB */
#define IFX_PMS_INT_CON0_UVVDDEVRSB_OFF (1u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDEXT */
#define IFX_PMS_INT_CON0_OVVDDEXT_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDEXT */
#define IFX_PMS_INT_CON0_OVVDDEXT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDEXT */
#define IFX_PMS_INT_CON0_OVVDDEXT_OFF (2u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDEXT */
#define IFX_PMS_INT_CON0_UVVDDEXT_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDEXT */
#define IFX_PMS_INT_CON0_UVVDDEXT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDEXT */
#define IFX_PMS_INT_CON0_UVVDDEXT_OFF (3u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDM */
#define IFX_PMS_INT_CON0_OVVDDM_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDM */
#define IFX_PMS_INT_CON0_OVVDDM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDM */
#define IFX_PMS_INT_CON0_OVVDDM_OFF (4u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDM */
#define IFX_PMS_INT_CON0_UVVDDM_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDM */
#define IFX_PMS_INT_CON0_UVVDDM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDM */
#define IFX_PMS_INT_CON0_UVVDDM_OFF (5u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDD */
#define IFX_PMS_INT_CON0_OVVDD_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDD */
#define IFX_PMS_INT_CON0_OVVDD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDD */
#define IFX_PMS_INT_CON0_OVVDD_OFF (8u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDD */
#define IFX_PMS_INT_CON0_UVVDD_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDD */
#define IFX_PMS_INT_CON0_UVVDD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDD */
#define IFX_PMS_INT_CON0_UVVDD_OFF (9u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDPMS0 */
#define IFX_PMS_INT_CON0_OVVDDPMS0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDPMS0 */
#define IFX_PMS_INT_CON0_OVVDDPMS0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDPMS0 */
#define IFX_PMS_INT_CON0_OVVDDPMS0_OFF (10u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDPMS0 */
#define IFX_PMS_INT_CON0_UVVDDPMS0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDPMS0 */
#define IFX_PMS_INT_CON0_UVVDDPMS0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDPMS0 */
#define IFX_PMS_INT_CON0_UVVDDPMS0_OFF (11u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDPMS1 */
#define IFX_PMS_INT_CON0_OVVDDPMS1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDPMS1 */
#define IFX_PMS_INT_CON0_OVVDDPMS1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDPMS1 */
#define IFX_PMS_INT_CON0_OVVDDPMS1_OFF (12u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDPMS1 */
#define IFX_PMS_INT_CON0_UVVDDPMS1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDPMS1 */
#define IFX_PMS_INT_CON0_UVVDDPMS1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDPMS1 */
#define IFX_PMS_INT_CON0_UVVDDPMS1_OFF (13u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDPMS2 */
#define IFX_PMS_INT_CON0_OVVDDPMS2_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDPMS2 */
#define IFX_PMS_INT_CON0_OVVDDPMS2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDPMS2 */
#define IFX_PMS_INT_CON0_OVVDDPMS2_OFF (14u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDPMS2 */
#define IFX_PMS_INT_CON0_UVVDDPMS2_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDPMS2 */
#define IFX_PMS_INT_CON0_UVVDDPMS2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDPMS2 */
#define IFX_PMS_INT_CON0_UVVDDPMS2_OFF (15u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDSBRAM */
#define IFX_PMS_INT_CON0_OVVDDSBRAM_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDSBRAM */
#define IFX_PMS_INT_CON0_OVVDDSBRAM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDSBRAM */
#define IFX_PMS_INT_CON0_OVVDDSBRAM_OFF (16u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDSBRAM */
#define IFX_PMS_INT_CON0_UVVDDSBRAM_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDSBRAM */
#define IFX_PMS_INT_CON0_UVVDDSBRAM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDSBRAM */
#define IFX_PMS_INT_CON0_UVVDDSBRAM_OFF (17u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDPAD */
#define IFX_PMS_INT_CON0_OVVDDPAD_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDPAD */
#define IFX_PMS_INT_CON0_OVVDDPAD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDPAD */
#define IFX_PMS_INT_CON0_OVVDDPAD_OFF (18u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDPAD */
#define IFX_PMS_INT_CON0_UVVDDPAD_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDPAD */
#define IFX_PMS_INT_CON0_UVVDDPAD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDPAD */
#define IFX_PMS_INT_CON0_UVVDDPAD_OFF (19u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.OVVDDEXTDC */
#define IFX_PMS_INT_CON0_OVVDDEXTDC_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.OVVDDEXTDC */
#define IFX_PMS_INT_CON0_OVVDDEXTDC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.OVVDDEXTDC */
#define IFX_PMS_INT_CON0_OVVDDEXTDC_OFF (20u)

/** \brief Length for Ifx_PMS_INT_CON0_Bits.UVVDDEXTDC */
#define IFX_PMS_INT_CON0_UVVDDEXTDC_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON0_Bits.UVVDDEXTDC */
#define IFX_PMS_INT_CON0_UVVDDEXTDC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON0_Bits.UVVDDEXTDC */
#define IFX_PMS_INT_CON0_UVVDDEXTDC_OFF (21u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY0 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY0 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY0 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY0_OFF (0u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY0 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY0 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY0 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY0_OFF (1u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY1 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY1 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY1 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY1_OFF (2u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY1 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY1 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY1 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY1_OFF (3u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY2 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY2_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY2 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDPHPHY2 */
#define IFX_PMS_INT_CON1_OVVDDPHPHY2_OFF (4u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY2 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY2_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY2 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDPHPHY2 */
#define IFX_PMS_INT_CON1_UVVDDPHPHY2_OFF (5u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDHSIF */
#define IFX_PMS_INT_CON1_OVVDDHSIF_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDHSIF */
#define IFX_PMS_INT_CON1_OVVDDHSIF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDHSIF */
#define IFX_PMS_INT_CON1_OVVDDHSIF_OFF (6u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDHSIF */
#define IFX_PMS_INT_CON1_UVVDDHSIF_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDHSIF */
#define IFX_PMS_INT_CON1_UVVDDHSIF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDHSIF */
#define IFX_PMS_INT_CON1_UVVDDHSIF_OFF (7u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDPHY0 */
#define IFX_PMS_INT_CON1_OVVDDPHY0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDPHY0 */
#define IFX_PMS_INT_CON1_OVVDDPHY0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDPHY0 */
#define IFX_PMS_INT_CON1_OVVDDPHY0_OFF (10u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDPHY0 */
#define IFX_PMS_INT_CON1_UVVDDPHY0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDPHY0 */
#define IFX_PMS_INT_CON1_UVVDDPHY0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDPHY0 */
#define IFX_PMS_INT_CON1_UVVDDPHY0_OFF (11u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDPHY1 */
#define IFX_PMS_INT_CON1_OVVDDPHY1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDPHY1 */
#define IFX_PMS_INT_CON1_OVVDDPHY1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDPHY1 */
#define IFX_PMS_INT_CON1_OVVDDPHY1_OFF (12u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDPHY1 */
#define IFX_PMS_INT_CON1_UVVDDPHY1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDPHY1 */
#define IFX_PMS_INT_CON1_UVVDDPHY1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDPHY1 */
#define IFX_PMS_INT_CON1_UVVDDPHY1_OFF (13u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDPHY2 */
#define IFX_PMS_INT_CON1_OVVDDPHY2_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDPHY2 */
#define IFX_PMS_INT_CON1_OVVDDPHY2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDPHY2 */
#define IFX_PMS_INT_CON1_OVVDDPHY2_OFF (14u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDPHY2 */
#define IFX_PMS_INT_CON1_UVVDDPHY2_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDPHY2 */
#define IFX_PMS_INT_CON1_UVVDDPHY2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDPHY2 */
#define IFX_PMS_INT_CON1_UVVDDPHY2_OFF (15u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDLMU0 */
#define IFX_PMS_INT_CON1_OVVDDLMU0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDLMU0 */
#define IFX_PMS_INT_CON1_OVVDDLMU0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDLMU0 */
#define IFX_PMS_INT_CON1_OVVDDLMU0_OFF (16u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDLMU0 */
#define IFX_PMS_INT_CON1_UVVDDLMU0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDLMU0 */
#define IFX_PMS_INT_CON1_UVVDDLMU0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDLMU0 */
#define IFX_PMS_INT_CON1_UVVDDLMU0_OFF (17u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDLMU1 */
#define IFX_PMS_INT_CON1_OVVDDLMU1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDLMU1 */
#define IFX_PMS_INT_CON1_OVVDDLMU1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDLMU1 */
#define IFX_PMS_INT_CON1_OVVDDLMU1_OFF (18u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDLMU1 */
#define IFX_PMS_INT_CON1_UVVDDLMU1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDLMU1 */
#define IFX_PMS_INT_CON1_UVVDDLMU1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDLMU1 */
#define IFX_PMS_INT_CON1_UVVDDLMU1_OFF (19u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.OVVDDPPU */
#define IFX_PMS_INT_CON1_OVVDDPPU_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.OVVDDPPU */
#define IFX_PMS_INT_CON1_OVVDDPPU_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.OVVDDPPU */
#define IFX_PMS_INT_CON1_OVVDDPPU_OFF (20u)

/** \brief Length for Ifx_PMS_INT_CON1_Bits.UVVDDPPU */
#define IFX_PMS_INT_CON1_UVVDDPPU_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON1_Bits.UVVDDPPU */
#define IFX_PMS_INT_CON1_UVVDDPPU_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON1_Bits.UVVDDPPU */
#define IFX_PMS_INT_CON1_UVVDDPPU_OFF (21u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.RTCCMP0 */
#define IFX_PMS_INT_CON2_RTCCMP0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.RTCCMP0 */
#define IFX_PMS_INT_CON2_RTCCMP0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.RTCCMP0 */
#define IFX_PMS_INT_CON2_RTCCMP0_OFF (0u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.RTCCMP1 */
#define IFX_PMS_INT_CON2_RTCCMP1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.RTCCMP1 */
#define IFX_PMS_INT_CON2_RTCCMP1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.RTCCMP1 */
#define IFX_PMS_INT_CON2_RTCCMP1_OFF (1u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.WUTWKP */
#define IFX_PMS_INT_CON2_WUTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.WUTWKP */
#define IFX_PMS_INT_CON2_WUTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.WUTWKP */
#define IFX_PMS_INT_CON2_WUTWKP_OFF (2u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.ESR0WKP */
#define IFX_PMS_INT_CON2_ESR0WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.ESR0WKP */
#define IFX_PMS_INT_CON2_ESR0WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.ESR0WKP */
#define IFX_PMS_INT_CON2_ESR0WKP_OFF (3u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.ESR1WKP */
#define IFX_PMS_INT_CON2_ESR1WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.ESR1WKP */
#define IFX_PMS_INT_CON2_ESR1WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.ESR1WKP */
#define IFX_PMS_INT_CON2_ESR1WKP_OFF (4u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.ESR2WKP */
#define IFX_PMS_INT_CON2_ESR2WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.ESR2WKP */
#define IFX_PMS_INT_CON2_ESR2WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.ESR2WKP */
#define IFX_PMS_INT_CON2_ESR2WKP_OFF (5u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.PINAWKP */
#define IFX_PMS_INT_CON2_PINAWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.PINAWKP */
#define IFX_PMS_INT_CON2_PINAWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.PINAWKP */
#define IFX_PMS_INT_CON2_PINAWKP_OFF (6u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.PINBWKP */
#define IFX_PMS_INT_CON2_PINBWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.PINBWKP */
#define IFX_PMS_INT_CON2_PINBWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.PINBWKP */
#define IFX_PMS_INT_CON2_PINBWKP_OFF (7u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.PINCWKP */
#define IFX_PMS_INT_CON2_PINCWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.PINCWKP */
#define IFX_PMS_INT_CON2_PINCWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.PINCWKP */
#define IFX_PMS_INT_CON2_PINCWKP_OFF (8u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.PINSSBWKP */
#define IFX_PMS_INT_CON2_PINSSBWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.PINSSBWKP */
#define IFX_PMS_INT_CON2_PINSSBWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.PINSSBWKP */
#define IFX_PMS_INT_CON2_PINSSBWKP_OFF (9u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.PINSEXTWKP */
#define IFX_PMS_INT_CON2_PINSEXTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.PINSEXTWKP */
#define IFX_PMS_INT_CON2_PINSEXTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.PINSEXTWKP */
#define IFX_PMS_INT_CON2_PINSEXTWKP_OFF (10u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.SCRINT0 */
#define IFX_PMS_INT_CON2_SCRINT0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.SCRINT0 */
#define IFX_PMS_INT_CON2_SCRINT0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.SCRINT0 */
#define IFX_PMS_INT_CON2_SCRINT0_OFF (11u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.SCRINT1 */
#define IFX_PMS_INT_CON2_SCRINT1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.SCRINT1 */
#define IFX_PMS_INT_CON2_SCRINT1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.SCRINT1 */
#define IFX_PMS_INT_CON2_SCRINT1_OFF (12u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.SCRRST */
#define IFX_PMS_INT_CON2_SCRRST_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.SCRRST */
#define IFX_PMS_INT_CON2_SCRRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.SCRRST */
#define IFX_PMS_INT_CON2_SCRRST_OFF (13u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.SCRECC */
#define IFX_PMS_INT_CON2_SCRECC_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.SCRECC */
#define IFX_PMS_INT_CON2_SCRECC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.SCRECC */
#define IFX_PMS_INT_CON2_SCRECC_OFF (14u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.SCRWDT */
#define IFX_PMS_INT_CON2_SCRWDT_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.SCRWDT */
#define IFX_PMS_INT_CON2_SCRWDT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.SCRWDT */
#define IFX_PMS_INT_CON2_SCRWDT_OFF (15u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.SCRPINRST */
#define IFX_PMS_INT_CON2_SCRPINRST_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.SCRPINRST */
#define IFX_PMS_INT_CON2_SCRPINRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.SCRPINRST */
#define IFX_PMS_INT_CON2_SCRPINRST_OFF (16u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.DCDCVOK */
#define IFX_PMS_INT_CON2_DCDCVOK_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.DCDCVOK */
#define IFX_PMS_INT_CON2_DCDCVOK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.DCDCVOK */
#define IFX_PMS_INT_CON2_DCDCVOK_OFF (17u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.DCDCSYNCLCK */
#define IFX_PMS_INT_CON2_DCDCSYNCLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.DCDCSYNCLCK */
#define IFX_PMS_INT_CON2_DCDCSYNCLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.DCDCSYNCLCK */
#define IFX_PMS_INT_CON2_DCDCSYNCLCK_OFF (18u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.VDDEXTDCLVL */
#define IFX_PMS_INT_CON2_VDDEXTDCLVL_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.VDDEXTDCLVL */
#define IFX_PMS_INT_CON2_VDDEXTDCLVL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.VDDEXTDCLVL */
#define IFX_PMS_INT_CON2_VDDEXTDCLVL_OFF (19u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.FIFOFULL */
#define IFX_PMS_INT_CON2_FIFOFULL_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.FIFOFULL */
#define IFX_PMS_INT_CON2_FIFOFULL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.FIFOFULL */
#define IFX_PMS_INT_CON2_FIFOFULL_OFF (20u)

/** \brief Length for Ifx_PMS_INT_CON2_Bits.FIFOEMPTY */
#define IFX_PMS_INT_CON2_FIFOEMPTY_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CON2_Bits.FIFOEMPTY */
#define IFX_PMS_INT_CON2_FIFOEMPTY_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CON2_Bits.FIFOEMPTY */
#define IFX_PMS_INT_CON2_FIFOEMPTY_OFF (21u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.RTCCMP0 */
#define IFX_PMS_INT_STAT_RTCCMP0_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.RTCCMP0 */
#define IFX_PMS_INT_STAT_RTCCMP0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.RTCCMP0 */
#define IFX_PMS_INT_STAT_RTCCMP0_OFF (0u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.RTCCMP1 */
#define IFX_PMS_INT_STAT_RTCCMP1_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.RTCCMP1 */
#define IFX_PMS_INT_STAT_RTCCMP1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.RTCCMP1 */
#define IFX_PMS_INT_STAT_RTCCMP1_OFF (1u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.WUTWKP */
#define IFX_PMS_INT_STAT_WUTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.WUTWKP */
#define IFX_PMS_INT_STAT_WUTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.WUTWKP */
#define IFX_PMS_INT_STAT_WUTWKP_OFF (2u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.ESR0WKP */
#define IFX_PMS_INT_STAT_ESR0WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.ESR0WKP */
#define IFX_PMS_INT_STAT_ESR0WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.ESR0WKP */
#define IFX_PMS_INT_STAT_ESR0WKP_OFF (3u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.ESR1WKP */
#define IFX_PMS_INT_STAT_ESR1WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.ESR1WKP */
#define IFX_PMS_INT_STAT_ESR1WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.ESR1WKP */
#define IFX_PMS_INT_STAT_ESR1WKP_OFF (4u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.ESR2WKP */
#define IFX_PMS_INT_STAT_ESR2WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.ESR2WKP */
#define IFX_PMS_INT_STAT_ESR2WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.ESR2WKP */
#define IFX_PMS_INT_STAT_ESR2WKP_OFF (5u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.PINAWKP */
#define IFX_PMS_INT_STAT_PINAWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.PINAWKP */
#define IFX_PMS_INT_STAT_PINAWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.PINAWKP */
#define IFX_PMS_INT_STAT_PINAWKP_OFF (6u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.PINBWKP */
#define IFX_PMS_INT_STAT_PINBWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.PINBWKP */
#define IFX_PMS_INT_STAT_PINBWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.PINBWKP */
#define IFX_PMS_INT_STAT_PINBWKP_OFF (7u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.PINCWKP */
#define IFX_PMS_INT_STAT_PINCWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.PINCWKP */
#define IFX_PMS_INT_STAT_PINCWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.PINCWKP */
#define IFX_PMS_INT_STAT_PINCWKP_OFF (8u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.PINSSBWKP */
#define IFX_PMS_INT_STAT_PINSSBWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.PINSSBWKP */
#define IFX_PMS_INT_STAT_PINSSBWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.PINSSBWKP */
#define IFX_PMS_INT_STAT_PINSSBWKP_OFF (9u)

/** \brief Length for Ifx_PMS_INT_STAT_Bits.PINSEXTWKP */
#define IFX_PMS_INT_STAT_PINSEXTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_STAT_Bits.PINSEXTWKP */
#define IFX_PMS_INT_STAT_PINSEXTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_STAT_Bits.PINSEXTWKP */
#define IFX_PMS_INT_STAT_PINSEXTWKP_OFF (10u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.RTCCMP0INTCLR */
#define IFX_PMS_INT_CLR_RTCCMP0INTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.RTCCMP0INTCLR */
#define IFX_PMS_INT_CLR_RTCCMP0INTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.RTCCMP0INTCLR */
#define IFX_PMS_INT_CLR_RTCCMP0INTCLR_OFF (0u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.RTCCMP1INTCLR */
#define IFX_PMS_INT_CLR_RTCCMP1INTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.RTCCMP1INTCLR */
#define IFX_PMS_INT_CLR_RTCCMP1INTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.RTCCMP1INTCLR */
#define IFX_PMS_INT_CLR_RTCCMP1INTCLR_OFF (1u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.WUTINTCLR */
#define IFX_PMS_INT_CLR_WUTINTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.WUTINTCLR */
#define IFX_PMS_INT_CLR_WUTINTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.WUTINTCLR */
#define IFX_PMS_INT_CLR_WUTINTCLR_OFF (2u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.ESR0INTCLR */
#define IFX_PMS_INT_CLR_ESR0INTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.ESR0INTCLR */
#define IFX_PMS_INT_CLR_ESR0INTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.ESR0INTCLR */
#define IFX_PMS_INT_CLR_ESR0INTCLR_OFF (3u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.ESR1INTCLR */
#define IFX_PMS_INT_CLR_ESR1INTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.ESR1INTCLR */
#define IFX_PMS_INT_CLR_ESR1INTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.ESR1INTCLR */
#define IFX_PMS_INT_CLR_ESR1INTCLR_OFF (4u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.ESR2INTCLR */
#define IFX_PMS_INT_CLR_ESR2INTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.ESR2INTCLR */
#define IFX_PMS_INT_CLR_ESR2INTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.ESR2INTCLR */
#define IFX_PMS_INT_CLR_ESR2INTCLR_OFF (5u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.PINAINTCLR */
#define IFX_PMS_INT_CLR_PINAINTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.PINAINTCLR */
#define IFX_PMS_INT_CLR_PINAINTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.PINAINTCLR */
#define IFX_PMS_INT_CLR_PINAINTCLR_OFF (6u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.PINBINTCLR */
#define IFX_PMS_INT_CLR_PINBINTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.PINBINTCLR */
#define IFX_PMS_INT_CLR_PINBINTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.PINBINTCLR */
#define IFX_PMS_INT_CLR_PINBINTCLR_OFF (7u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.PINCINTCLR */
#define IFX_PMS_INT_CLR_PINCINTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.PINCINTCLR */
#define IFX_PMS_INT_CLR_PINCINTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.PINCINTCLR */
#define IFX_PMS_INT_CLR_PINCINTCLR_OFF (8u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.PINSSBINTCLR */
#define IFX_PMS_INT_CLR_PINSSBINTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.PINSSBINTCLR */
#define IFX_PMS_INT_CLR_PINSSBINTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.PINSSBINTCLR */
#define IFX_PMS_INT_CLR_PINSSBINTCLR_OFF (9u)

/** \brief Length for Ifx_PMS_INT_CLR_Bits.PINSEXTINTCLR */
#define IFX_PMS_INT_CLR_PINSEXTINTCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_INT_CLR_Bits.PINSEXTINTCLR */
#define IFX_PMS_INT_CLR_PINSEXTINTCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_INT_CLR_Bits.PINSEXTINTCLR */
#define IFX_PMS_INT_CLR_PINSEXTINTCLR_OFF (10u)

/** \brief Length for Ifx_PMS_PAD_CON_Bits.ALLTRIST */
#define IFX_PMS_PAD_CON_ALLTRIST_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_CON_Bits.ALLTRIST */
#define IFX_PMS_PAD_CON_ALLTRIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_CON_Bits.ALLTRIST */
#define IFX_PMS_PAD_CON_ALLTRIST_OFF (0u)

/** \brief Length for Ifx_PMS_PAD_CON_Bits.ALLTRIST_P */
#define IFX_PMS_PAD_CON_ALLTRIST_P_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_CON_Bits.ALLTRIST_P */
#define IFX_PMS_PAD_CON_ALLTRIST_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_CON_Bits.ALLTRIST_P */
#define IFX_PMS_PAD_CON_ALLTRIST_P_OFF (1u)

/** \brief Length for Ifx_PMS_PAD_CON_Bits.SBTRIST */
#define IFX_PMS_PAD_CON_SBTRIST_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_CON_Bits.SBTRIST */
#define IFX_PMS_PAD_CON_SBTRIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_CON_Bits.SBTRIST */
#define IFX_PMS_PAD_CON_SBTRIST_OFF (2u)

/** \brief Length for Ifx_PMS_PAD_CON_Bits.SBTRIST_P */
#define IFX_PMS_PAD_CON_SBTRIST_P_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_CON_Bits.SBTRIST_P */
#define IFX_PMS_PAD_CON_SBTRIST_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_CON_Bits.SBTRIST_P */
#define IFX_PMS_PAD_CON_SBTRIST_P_OFF (3u)

/** \brief Length for Ifx_PMS_PAD_CON_Bits.ESR0PD */
#define IFX_PMS_PAD_CON_ESR0PD_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_CON_Bits.ESR0PD */
#define IFX_PMS_PAD_CON_ESR0PD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_CON_Bits.ESR0PD */
#define IFX_PMS_PAD_CON_ESR0PD_OFF (4u)

/** \brief Length for Ifx_PMS_PAD_CON_Bits.ESR2WKPRUNPD */
#define IFX_PMS_PAD_CON_ESR2WKPRUNPD_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_CON_Bits.ESR2WKPRUNPD */
#define IFX_PMS_PAD_CON_ESR2WKPRUNPD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_CON_Bits.ESR2WKPRUNPD */
#define IFX_PMS_PAD_CON_ESR2WKPRUNPD_OFF (5u)

/** \brief Length for Ifx_PMS_PAD_CON_Bits.PORSTDFEN */
#define IFX_PMS_PAD_CON_PORSTDFEN_LEN (2u)

/** \brief Mask for Ifx_PMS_PAD_CON_Bits.PORSTDFEN */
#define IFX_PMS_PAD_CON_PORSTDFEN_MSK (0x3u)

/** \brief Offset for Ifx_PMS_PAD_CON_Bits.PORSTDFEN */
#define IFX_PMS_PAD_CON_PORSTDFEN_OFF (6u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.HWCFGEVRC0 */
#define IFX_PMS_PAD_STAT_HWCFGEVRC0_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.HWCFGEVRC0 */
#define IFX_PMS_PAD_STAT_HWCFGEVRC0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.HWCFGEVRC0 */
#define IFX_PMS_PAD_STAT_HWCFGEVRC0_OFF (0u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.HWCFG1 */
#define IFX_PMS_PAD_STAT_HWCFG1_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.HWCFG1 */
#define IFX_PMS_PAD_STAT_HWCFG1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.HWCFG1 */
#define IFX_PMS_PAD_STAT_HWCFG1_OFF (1u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.HWCFG2 */
#define IFX_PMS_PAD_STAT_HWCFG2_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.HWCFG2 */
#define IFX_PMS_PAD_STAT_HWCFG2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.HWCFG2 */
#define IFX_PMS_PAD_STAT_HWCFG2_OFF (2u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.HWCFG3 */
#define IFX_PMS_PAD_STAT_HWCFG3_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.HWCFG3 */
#define IFX_PMS_PAD_STAT_HWCFG3_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.HWCFG3 */
#define IFX_PMS_PAD_STAT_HWCFG3_OFF (3u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.HWCFG4 */
#define IFX_PMS_PAD_STAT_HWCFG4_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.HWCFG4 */
#define IFX_PMS_PAD_STAT_HWCFG4_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.HWCFG4 */
#define IFX_PMS_PAD_STAT_HWCFG4_OFF (4u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.HWCFG5 */
#define IFX_PMS_PAD_STAT_HWCFG5_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.HWCFG5 */
#define IFX_PMS_PAD_STAT_HWCFG5_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.HWCFG5 */
#define IFX_PMS_PAD_STAT_HWCFG5_OFF (5u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.ALLTRIST */
#define IFX_PMS_PAD_STAT_ALLTRIST_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.ALLTRIST */
#define IFX_PMS_PAD_STAT_ALLTRIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.ALLTRIST */
#define IFX_PMS_PAD_STAT_ALLTRIST_OFF (6u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.SBTRIST */
#define IFX_PMS_PAD_STAT_SBTRIST_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.SBTRIST */
#define IFX_PMS_PAD_STAT_SBTRIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.SBTRIST */
#define IFX_PMS_PAD_STAT_SBTRIST_OFF (7u)

/** \brief Length for Ifx_PMS_PAD_STAT_Bits.TESTMODE */
#define IFX_PMS_PAD_STAT_TESTMODE_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_STAT_Bits.TESTMODE */
#define IFX_PMS_PAD_STAT_TESTMODE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_STAT_Bits.TESTMODE */
#define IFX_PMS_PAD_STAT_TESTMODE_OFF (8u)

/** \brief Length for Ifx_PMS_PAD_ESR2CON_Bits.ESR2ROEN */
#define IFX_PMS_PAD_ESR2CON_ESR2ROEN_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_ESR2CON_Bits.ESR2ROEN */
#define IFX_PMS_PAD_ESR2CON_ESR2ROEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_ESR2CON_Bits.ESR2ROEN */
#define IFX_PMS_PAD_ESR2CON_ESR2ROEN_OFF (0u)

/** \brief Length for Ifx_PMS_PAD_ESR2CON_Bits.ESR2ROAPP */
#define IFX_PMS_PAD_ESR2CON_ESR2ROAPP_LEN (1u)

/** \brief Mask for Ifx_PMS_PAD_ESR2CON_Bits.ESR2ROAPP */
#define IFX_PMS_PAD_ESR2CON_ESR2ROAPP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_PAD_ESR2CON_Bits.ESR2ROAPP */
#define IFX_PMS_PAD_ESR2CON_ESR2ROAPP_OFF (1u)

/** \brief Length for Ifx_PMS_PAD_ESR2CON_Bits.RSTECNT */
#define IFX_PMS_PAD_ESR2CON_RSTECNT_LEN (12u)

/** \brief Mask for Ifx_PMS_PAD_ESR2CON_Bits.RSTECNT */
#define IFX_PMS_PAD_ESR2CON_RSTECNT_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_PAD_ESR2CON_Bits.RSTECNT */
#define IFX_PMS_PAD_ESR2CON_RSTECNT_OFF (16u)

/** \brief Length for Ifx_PMS_PAD_ESR2CON_Bits.CLKDIV */
#define IFX_PMS_PAD_ESR2CON_CLKDIV_LEN (4u)

/** \brief Mask for Ifx_PMS_PAD_ESR2CON_Bits.CLKDIV */
#define IFX_PMS_PAD_ESR2CON_CLKDIV_MSK (0xfu)

/** \brief Offset for Ifx_PMS_PAD_ESR2CON_Bits.CLKDIV */
#define IFX_PMS_PAD_ESR2CON_CLKDIV_OFF (28u)

/** \brief Length for Ifx_PMS_HPOSCCON1_Bits.OSCFTRIM */
#define IFX_PMS_HPOSCCON1_OSCFTRIM_LEN (9u)

/** \brief Mask for Ifx_PMS_HPOSCCON1_Bits.OSCFTRIM */
#define IFX_PMS_HPOSCCON1_OSCFTRIM_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_HPOSCCON1_Bits.OSCFTRIM */
#define IFX_PMS_HPOSCCON1_OSCFTRIM_OFF (0u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIMEN */
#define IFX_PMS_HPOSCTRIM_TRIMEN_LEN (1u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIMEN */
#define IFX_PMS_HPOSCTRIM_TRIMEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIMEN */
#define IFX_PMS_HPOSCTRIM_TRIMEN_OFF (0u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIM0 */
#define IFX_PMS_HPOSCTRIM_TRIM0_LEN (3u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIM0 */
#define IFX_PMS_HPOSCTRIM_TRIM0_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIM0 */
#define IFX_PMS_HPOSCTRIM_TRIM0_OFF (1u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIM1 */
#define IFX_PMS_HPOSCTRIM_TRIM1_LEN (3u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIM1 */
#define IFX_PMS_HPOSCTRIM_TRIM1_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIM1 */
#define IFX_PMS_HPOSCTRIM_TRIM1_OFF (4u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIM2 */
#define IFX_PMS_HPOSCTRIM_TRIM2_LEN (3u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIM2 */
#define IFX_PMS_HPOSCTRIM_TRIM2_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIM2 */
#define IFX_PMS_HPOSCTRIM_TRIM2_OFF (7u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIM3 */
#define IFX_PMS_HPOSCTRIM_TRIM3_LEN (3u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIM3 */
#define IFX_PMS_HPOSCTRIM_TRIM3_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIM3 */
#define IFX_PMS_HPOSCTRIM_TRIM3_OFF (10u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIM4 */
#define IFX_PMS_HPOSCTRIM_TRIM4_LEN (3u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIM4 */
#define IFX_PMS_HPOSCTRIM_TRIM4_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIM4 */
#define IFX_PMS_HPOSCTRIM_TRIM4_OFF (13u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIM5 */
#define IFX_PMS_HPOSCTRIM_TRIM5_LEN (3u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIM5 */
#define IFX_PMS_HPOSCTRIM_TRIM5_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIM5 */
#define IFX_PMS_HPOSCTRIM_TRIM5_OFF (16u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIM6 */
#define IFX_PMS_HPOSCTRIM_TRIM6_LEN (3u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIM6 */
#define IFX_PMS_HPOSCTRIM_TRIM6_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIM6 */
#define IFX_PMS_HPOSCTRIM_TRIM6_OFF (19u)

/** \brief Length for Ifx_PMS_HPOSCTRIM_Bits.TRIM7 */
#define IFX_PMS_HPOSCTRIM_TRIM7_LEN (3u)

/** \brief Mask for Ifx_PMS_HPOSCTRIM_Bits.TRIM7 */
#define IFX_PMS_HPOSCTRIM_TRIM7_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPOSCTRIM_Bits.TRIM7 */
#define IFX_PMS_HPOSCTRIM_TRIM7_OFF (22u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIMEN */
#define IFX_PMS_HPBGTRIM_TRIMEN_LEN (1u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIMEN */
#define IFX_PMS_HPBGTRIM_TRIMEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIMEN */
#define IFX_PMS_HPBGTRIM_TRIMEN_OFF (0u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIM0 */
#define IFX_PMS_HPBGTRIM_TRIM0_LEN (3u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIM0 */
#define IFX_PMS_HPBGTRIM_TRIM0_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIM0 */
#define IFX_PMS_HPBGTRIM_TRIM0_OFF (1u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIM1 */
#define IFX_PMS_HPBGTRIM_TRIM1_LEN (3u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIM1 */
#define IFX_PMS_HPBGTRIM_TRIM1_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIM1 */
#define IFX_PMS_HPBGTRIM_TRIM1_OFF (4u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIM2 */
#define IFX_PMS_HPBGTRIM_TRIM2_LEN (3u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIM2 */
#define IFX_PMS_HPBGTRIM_TRIM2_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIM2 */
#define IFX_PMS_HPBGTRIM_TRIM2_OFF (7u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIM3 */
#define IFX_PMS_HPBGTRIM_TRIM3_LEN (3u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIM3 */
#define IFX_PMS_HPBGTRIM_TRIM3_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIM3 */
#define IFX_PMS_HPBGTRIM_TRIM3_OFF (10u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIM4 */
#define IFX_PMS_HPBGTRIM_TRIM4_LEN (3u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIM4 */
#define IFX_PMS_HPBGTRIM_TRIM4_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIM4 */
#define IFX_PMS_HPBGTRIM_TRIM4_OFF (13u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIM5 */
#define IFX_PMS_HPBGTRIM_TRIM5_LEN (3u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIM5 */
#define IFX_PMS_HPBGTRIM_TRIM5_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIM5 */
#define IFX_PMS_HPBGTRIM_TRIM5_OFF (16u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIM6 */
#define IFX_PMS_HPBGTRIM_TRIM6_LEN (3u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIM6 */
#define IFX_PMS_HPBGTRIM_TRIM6_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIM6 */
#define IFX_PMS_HPBGTRIM_TRIM6_OFF (19u)

/** \brief Length for Ifx_PMS_HPBGTRIM_Bits.TRIM7 */
#define IFX_PMS_HPBGTRIM_TRIM7_LEN (3u)

/** \brief Mask for Ifx_PMS_HPBGTRIM_Bits.TRIM7 */
#define IFX_PMS_HPBGTRIM_TRIM7_MSK (0x7u)

/** \brief Offset for Ifx_PMS_HPBGTRIM_Bits.TRIM7 */
#define IFX_PMS_HPBGTRIM_TRIM7_OFF (22u)

/** \brief Length for Ifx_PMS_PMS0TRIM_Bits.SBTRIM */
#define IFX_PMS_PMS0TRIM_SBTRIM_LEN (3u)

/** \brief Mask for Ifx_PMS_PMS0TRIM_Bits.SBTRIM */
#define IFX_PMS_PMS0TRIM_SBTRIM_MSK (0x7u)

/** \brief Offset for Ifx_PMS_PMS0TRIM_Bits.SBTRIM */
#define IFX_PMS_PMS0TRIM_SBTRIM_OFF (0u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.ESR2WKEN */
#define IFX_PMS_WAKEUP_CON0_ESR2WKEN_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.ESR2WKEN */
#define IFX_PMS_WAKEUP_CON0_ESR2WKEN_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.ESR2WKEN */
#define IFX_PMS_WAKEUP_CON0_ESR2WKEN_OFF (0u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.ESR2DFEN */
#define IFX_PMS_WAKEUP_CON0_ESR2DFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.ESR2DFEN */
#define IFX_PMS_WAKEUP_CON0_ESR2DFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.ESR2DFEN */
#define IFX_PMS_WAKEUP_CON0_ESR2DFEN_OFF (2u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.ESR2EDCON */
#define IFX_PMS_WAKEUP_CON0_ESR2EDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.ESR2EDCON */
#define IFX_PMS_WAKEUP_CON0_ESR2EDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.ESR2EDCON */
#define IFX_PMS_WAKEUP_CON0_ESR2EDCON_OFF (3u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PINBWKEN */
#define IFX_PMS_WAKEUP_CON0_PINBWKEN_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PINBWKEN */
#define IFX_PMS_WAKEUP_CON0_PINBWKEN_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PINBWKEN */
#define IFX_PMS_WAKEUP_CON0_PINBWKEN_OFF (5u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PINBDFEN */
#define IFX_PMS_WAKEUP_CON0_PINBDFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PINBDFEN */
#define IFX_PMS_WAKEUP_CON0_PINBDFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PINBDFEN */
#define IFX_PMS_WAKEUP_CON0_PINBDFEN_OFF (7u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PINBEDCON */
#define IFX_PMS_WAKEUP_CON0_PINBEDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PINBEDCON */
#define IFX_PMS_WAKEUP_CON0_PINBEDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PINBEDCON */
#define IFX_PMS_WAKEUP_CON0_PINBEDCON_OFF (8u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PINCWKEN */
#define IFX_PMS_WAKEUP_CON0_PINCWKEN_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PINCWKEN */
#define IFX_PMS_WAKEUP_CON0_PINCWKEN_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PINCWKEN */
#define IFX_PMS_WAKEUP_CON0_PINCWKEN_OFF (10u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PINCDFEN */
#define IFX_PMS_WAKEUP_CON0_PINCDFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PINCDFEN */
#define IFX_PMS_WAKEUP_CON0_PINCDFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PINCDFEN */
#define IFX_PMS_WAKEUP_CON0_PINCDFEN_OFF (12u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PINCEDCON */
#define IFX_PMS_WAKEUP_CON0_PINCEDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PINCEDCON */
#define IFX_PMS_WAKEUP_CON0_PINCEDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PINCEDCON */
#define IFX_PMS_WAKEUP_CON0_PINCEDCON_OFF (13u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PINSEXTWKEN */
#define IFX_PMS_WAKEUP_CON0_PINSEXTWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PINSEXTWKEN */
#define IFX_PMS_WAKEUP_CON0_PINSEXTWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PINSEXTWKEN */
#define IFX_PMS_WAKEUP_CON0_PINSEXTWKEN_OFF (15u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PINSSBWKEN */
#define IFX_PMS_WAKEUP_CON0_PINSSBWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PINSSBWKEN */
#define IFX_PMS_WAKEUP_CON0_PINSSBWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PINSSBWKEN */
#define IFX_PMS_WAKEUP_CON0_PINSSBWKEN_OFF (16u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.RTCWKEN */
#define IFX_PMS_WAKEUP_CON0_RTCWKEN_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.RTCWKEN */
#define IFX_PMS_WAKEUP_CON0_RTCWKEN_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.RTCWKEN */
#define IFX_PMS_WAKEUP_CON0_RTCWKEN_OFF (17u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.WUTWKEN */
#define IFX_PMS_WAKEUP_CON0_WUTWKEN_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.WUTWKEN */
#define IFX_PMS_WAKEUP_CON0_WUTWKEN_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.WUTWKEN */
#define IFX_PMS_WAKEUP_CON0_WUTWKEN_OFF (19u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.PWRWKEN */
#define IFX_PMS_WAKEUP_CON0_PWRWKEN_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.PWRWKEN */
#define IFX_PMS_WAKEUP_CON0_PWRWKEN_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.PWRWKEN */
#define IFX_PMS_WAKEUP_CON0_PWRWKEN_OFF (21u)

/** \brief Length for Ifx_PMS_WAKEUP_CON0_Bits.BLNKFIL */
#define IFX_PMS_WAKEUP_CON0_BLNKFIL_LEN (4u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON0_Bits.BLNKFIL */
#define IFX_PMS_WAKEUP_CON0_BLNKFIL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_WAKEUP_CON0_Bits.BLNKFIL */
#define IFX_PMS_WAKEUP_CON0_BLNKFIL_OFF (28u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.ESR2WKP */
#define IFX_PMS_WAKEUP_STAT0_ESR2WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.ESR2WKP */
#define IFX_PMS_WAKEUP_STAT0_ESR2WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.ESR2WKP */
#define IFX_PMS_WAKEUP_STAT0_ESR2WKP_OFF (0u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.PINBWKP */
#define IFX_PMS_WAKEUP_STAT0_PINBWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.PINBWKP */
#define IFX_PMS_WAKEUP_STAT0_PINBWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.PINBWKP */
#define IFX_PMS_WAKEUP_STAT0_PINBWKP_OFF (1u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.PINCWKP */
#define IFX_PMS_WAKEUP_STAT0_PINCWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.PINCWKP */
#define IFX_PMS_WAKEUP_STAT0_PINCWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.PINCWKP */
#define IFX_PMS_WAKEUP_STAT0_PINCWKP_OFF (2u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.PINSEXTWKP */
#define IFX_PMS_WAKEUP_STAT0_PINSEXTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.PINSEXTWKP */
#define IFX_PMS_WAKEUP_STAT0_PINSEXTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.PINSEXTWKP */
#define IFX_PMS_WAKEUP_STAT0_PINSEXTWKP_OFF (3u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.PINSSBWKP */
#define IFX_PMS_WAKEUP_STAT0_PINSSBWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.PINSSBWKP */
#define IFX_PMS_WAKEUP_STAT0_PINSSBWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.PINSSBWKP */
#define IFX_PMS_WAKEUP_STAT0_PINSSBWKP_OFF (4u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.RTCWKP */
#define IFX_PMS_WAKEUP_STAT0_RTCWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.RTCWKP */
#define IFX_PMS_WAKEUP_STAT0_RTCWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.RTCWKP */
#define IFX_PMS_WAKEUP_STAT0_RTCWKP_OFF (5u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.WUTWKP */
#define IFX_PMS_WAKEUP_STAT0_WUTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.WUTWKP */
#define IFX_PMS_WAKEUP_STAT0_WUTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.WUTWKP */
#define IFX_PMS_WAKEUP_STAT0_WUTWKP_OFF (6u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.PWRWKP */
#define IFX_PMS_WAKEUP_STAT0_PWRWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.PWRWKP */
#define IFX_PMS_WAKEUP_STAT0_PWRWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.PWRWKP */
#define IFX_PMS_WAKEUP_STAT0_PWRWKP_OFF (7u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.ESR2OVRUN */
#define IFX_PMS_WAKEUP_STAT0_ESR2OVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.ESR2OVRUN */
#define IFX_PMS_WAKEUP_STAT0_ESR2OVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.ESR2OVRUN */
#define IFX_PMS_WAKEUP_STAT0_ESR2OVRUN_OFF (16u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.PINBOVRUN */
#define IFX_PMS_WAKEUP_STAT0_PINBOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.PINBOVRUN */
#define IFX_PMS_WAKEUP_STAT0_PINBOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.PINBOVRUN */
#define IFX_PMS_WAKEUP_STAT0_PINBOVRUN_OFF (17u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.PINCOVRUN */
#define IFX_PMS_WAKEUP_STAT0_PINCOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.PINCOVRUN */
#define IFX_PMS_WAKEUP_STAT0_PINCOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.PINCOVRUN */
#define IFX_PMS_WAKEUP_STAT0_PINCOVRUN_OFF (18u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.RTCOVRUN */
#define IFX_PMS_WAKEUP_STAT0_RTCOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.RTCOVRUN */
#define IFX_PMS_WAKEUP_STAT0_RTCOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.RTCOVRUN */
#define IFX_PMS_WAKEUP_STAT0_RTCOVRUN_OFF (19u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT0_Bits.WUTOVRUN */
#define IFX_PMS_WAKEUP_STAT0_WUTOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT0_Bits.WUTOVRUN */
#define IFX_PMS_WAKEUP_STAT0_WUTOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT0_Bits.WUTOVRUN */
#define IFX_PMS_WAKEUP_STAT0_WUTOVRUN_OFF (20u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.ESR2WKPCLR */
#define IFX_PMS_WAKEUP_CLR0_ESR2WKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.ESR2WKPCLR */
#define IFX_PMS_WAKEUP_CLR0_ESR2WKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.ESR2WKPCLR */
#define IFX_PMS_WAKEUP_CLR0_ESR2WKPCLR_OFF (0u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.PINBWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINBWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.PINBWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINBWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.PINBWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINBWKPCLR_OFF (1u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.PINCWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINCWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.PINCWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINCWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.PINCWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINCWKPCLR_OFF (2u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.PINSEXTWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINSEXTWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.PINSEXTWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINSEXTWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.PINSEXTWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINSEXTWKPCLR_OFF (3u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.PINSSBWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINSSBWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.PINSSBWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINSSBWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.PINSSBWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PINSSBWKPCLR_OFF (4u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.RTCWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_RTCWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.RTCWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_RTCWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.RTCWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_RTCWKPCLR_OFF (5u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.WUTWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_WUTWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.WUTWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_WUTWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.WUTWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_WUTWKPCLR_OFF (6u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.PWRWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PWRWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.PWRWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PWRWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.PWRWKPCLR */
#define IFX_PMS_WAKEUP_CLR0_PWRWKPCLR_OFF (7u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.ESR2OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_ESR2OVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.ESR2OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_ESR2OVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.ESR2OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_ESR2OVRUNCLR_OFF (16u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.PINBOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_PINBOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.PINBOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_PINBOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.PINBOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_PINBOVRUNCLR_OFF (17u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.PINCOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_PINCOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.PINCOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_PINCOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.PINCOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_PINCOVRUNCLR_OFF (18u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.RTCOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_RTCOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.RTCOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_RTCOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.RTCOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_RTCOVRUNCLR_OFF (19u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR0_Bits.WUTOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_WUTOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR0_Bits.WUTOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_WUTOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR0_Bits.WUTOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR0_WUTOVRUNCLR_OFF (20u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.ESR0WKEN */
#define IFX_PMS_WAKEUP_CON1_ESR0WKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.ESR0WKEN */
#define IFX_PMS_WAKEUP_CON1_ESR0WKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.ESR0WKEN */
#define IFX_PMS_WAKEUP_CON1_ESR0WKEN_OFF (0u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.ESR0DFEN */
#define IFX_PMS_WAKEUP_CON1_ESR0DFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.ESR0DFEN */
#define IFX_PMS_WAKEUP_CON1_ESR0DFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.ESR0DFEN */
#define IFX_PMS_WAKEUP_CON1_ESR0DFEN_OFF (1u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.ESR0EDCON */
#define IFX_PMS_WAKEUP_CON1_ESR0EDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.ESR0EDCON */
#define IFX_PMS_WAKEUP_CON1_ESR0EDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.ESR0EDCON */
#define IFX_PMS_WAKEUP_CON1_ESR0EDCON_OFF (2u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.ESR1WKEN */
#define IFX_PMS_WAKEUP_CON1_ESR1WKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.ESR1WKEN */
#define IFX_PMS_WAKEUP_CON1_ESR1WKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.ESR1WKEN */
#define IFX_PMS_WAKEUP_CON1_ESR1WKEN_OFF (4u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.ESR1DFEN */
#define IFX_PMS_WAKEUP_CON1_ESR1DFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.ESR1DFEN */
#define IFX_PMS_WAKEUP_CON1_ESR1DFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.ESR1DFEN */
#define IFX_PMS_WAKEUP_CON1_ESR1DFEN_OFF (5u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.ESR1EDCON */
#define IFX_PMS_WAKEUP_CON1_ESR1EDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.ESR1EDCON */
#define IFX_PMS_WAKEUP_CON1_ESR1EDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.ESR1EDCON */
#define IFX_PMS_WAKEUP_CON1_ESR1EDCON_OFF (6u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.PINAWKEN */
#define IFX_PMS_WAKEUP_CON1_PINAWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.PINAWKEN */
#define IFX_PMS_WAKEUP_CON1_PINAWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.PINAWKEN */
#define IFX_PMS_WAKEUP_CON1_PINAWKEN_OFF (8u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.PINADFEN */
#define IFX_PMS_WAKEUP_CON1_PINADFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.PINADFEN */
#define IFX_PMS_WAKEUP_CON1_PINADFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.PINADFEN */
#define IFX_PMS_WAKEUP_CON1_PINADFEN_OFF (9u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.PINAEDCON */
#define IFX_PMS_WAKEUP_CON1_PINAEDCON_LEN (2u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.PINAEDCON */
#define IFX_PMS_WAKEUP_CON1_PINAEDCON_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.PINAEDCON */
#define IFX_PMS_WAKEUP_CON1_PINAEDCON_OFF (10u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.SCRWKEN */
#define IFX_PMS_WAKEUP_CON1_SCRWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.SCRWKEN */
#define IFX_PMS_WAKEUP_CON1_SCRWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.SCRWKEN */
#define IFX_PMS_WAKEUP_CON1_SCRWKEN_OFF (12u)

/** \brief Length for Ifx_PMS_WAKEUP_CON1_Bits.PORSTWKEN */
#define IFX_PMS_WAKEUP_CON1_PORSTWKEN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CON1_Bits.PORSTWKEN */
#define IFX_PMS_WAKEUP_CON1_PORSTWKEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CON1_Bits.PORSTWKEN */
#define IFX_PMS_WAKEUP_CON1_PORSTWKEN_OFF (13u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.ESR0WKP */
#define IFX_PMS_WAKEUP_STAT1_ESR0WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.ESR0WKP */
#define IFX_PMS_WAKEUP_STAT1_ESR0WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.ESR0WKP */
#define IFX_PMS_WAKEUP_STAT1_ESR0WKP_OFF (0u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.ESR1WKP */
#define IFX_PMS_WAKEUP_STAT1_ESR1WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.ESR1WKP */
#define IFX_PMS_WAKEUP_STAT1_ESR1WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.ESR1WKP */
#define IFX_PMS_WAKEUP_STAT1_ESR1WKP_OFF (1u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.PINAWKP */
#define IFX_PMS_WAKEUP_STAT1_PINAWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.PINAWKP */
#define IFX_PMS_WAKEUP_STAT1_PINAWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.PINAWKP */
#define IFX_PMS_WAKEUP_STAT1_PINAWKP_OFF (2u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.SCRWKP */
#define IFX_PMS_WAKEUP_STAT1_SCRWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.SCRWKP */
#define IFX_PMS_WAKEUP_STAT1_SCRWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.SCRWKP */
#define IFX_PMS_WAKEUP_STAT1_SCRWKP_OFF (3u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.PORSTWKP */
#define IFX_PMS_WAKEUP_STAT1_PORSTWKP_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.PORSTWKP */
#define IFX_PMS_WAKEUP_STAT1_PORSTWKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.PORSTWKP */
#define IFX_PMS_WAKEUP_STAT1_PORSTWKP_OFF (4u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.ESR0OVRUN */
#define IFX_PMS_WAKEUP_STAT1_ESR0OVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.ESR0OVRUN */
#define IFX_PMS_WAKEUP_STAT1_ESR0OVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.ESR0OVRUN */
#define IFX_PMS_WAKEUP_STAT1_ESR0OVRUN_OFF (16u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.ESR1OVRUN */
#define IFX_PMS_WAKEUP_STAT1_ESR1OVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.ESR1OVRUN */
#define IFX_PMS_WAKEUP_STAT1_ESR1OVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.ESR1OVRUN */
#define IFX_PMS_WAKEUP_STAT1_ESR1OVRUN_OFF (17u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.PINAOVRUN */
#define IFX_PMS_WAKEUP_STAT1_PINAOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.PINAOVRUN */
#define IFX_PMS_WAKEUP_STAT1_PINAOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.PINAOVRUN */
#define IFX_PMS_WAKEUP_STAT1_PINAOVRUN_OFF (18u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.SCROVRUN */
#define IFX_PMS_WAKEUP_STAT1_SCROVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.SCROVRUN */
#define IFX_PMS_WAKEUP_STAT1_SCROVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.SCROVRUN */
#define IFX_PMS_WAKEUP_STAT1_SCROVRUN_OFF (19u)

/** \brief Length for Ifx_PMS_WAKEUP_STAT1_Bits.PORSTOVRUN */
#define IFX_PMS_WAKEUP_STAT1_PORSTOVRUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_STAT1_Bits.PORSTOVRUN */
#define IFX_PMS_WAKEUP_STAT1_PORSTOVRUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_STAT1_Bits.PORSTOVRUN */
#define IFX_PMS_WAKEUP_STAT1_PORSTOVRUN_OFF (20u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.ESR0WKPCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR0WKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.ESR0WKPCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR0WKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.ESR0WKPCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR0WKPCLR_OFF (0u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.ESR1WKPCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR1WKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.ESR1WKPCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR1WKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.ESR1WKPCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR1WKPCLR_OFF (1u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.PINAWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_PINAWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.PINAWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_PINAWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.PINAWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_PINAWKPCLR_OFF (2u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.SCRWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_SCRWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.SCRWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_SCRWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.SCRWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_SCRWKPCLR_OFF (3u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.PORSTWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_PORSTWKPCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.PORSTWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_PORSTWKPCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.PORSTWKPCLR */
#define IFX_PMS_WAKEUP_CLR1_PORSTWKPCLR_OFF (4u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.ESR0OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR0OVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.ESR0OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR0OVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.ESR0OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR0OVRUNCLR_OFF (16u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.ESR1OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR1OVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.ESR1OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR1OVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.ESR1OVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_ESR1OVRUNCLR_OFF (17u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.PINAOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_PINAOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.PINAOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_PINAOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.PINAOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_PINAOVRUNCLR_OFF (18u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.SCROVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_SCROVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.SCROVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_SCROVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.SCROVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_SCROVRUNCLR_OFF (19u)

/** \brief Length for Ifx_PMS_WAKEUP_CLR1_Bits.PORSTOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_PORSTOVRUNCLR_LEN (1u)

/** \brief Mask for Ifx_PMS_WAKEUP_CLR1_Bits.PORSTOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_PORSTOVRUNCLR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WAKEUP_CLR1_Bits.PORSTOVRUNCLR */
#define IFX_PMS_WAKEUP_CLR1_PORSTOVRUNCLR_OFF (20u)

/** \brief Length for Ifx_PMS_STANDBY_CON0_Bits.SCRSTBY0EN */
#define IFX_PMS_STANDBY_CON0_SCRSTBY0EN_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON0_Bits.SCRSTBY0EN */
#define IFX_PMS_STANDBY_CON0_SCRSTBY0EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON0_Bits.SCRSTBY0EN */
#define IFX_PMS_STANDBY_CON0_SCRSTBY0EN_OFF (0u)

/** \brief Length for Ifx_PMS_STANDBY_CON0_Bits.VDDEXTSBEN */
#define IFX_PMS_STANDBY_CON0_VDDEXTSBEN_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON0_Bits.VDDEXTSBEN */
#define IFX_PMS_STANDBY_CON0_VDDEXTSBEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON0_Bits.VDDEXTSBEN */
#define IFX_PMS_STANDBY_CON0_VDDEXTSBEN_OFF (1u)

/** \brief Length for Ifx_PMS_STANDBY_CON0_Bits.ESR2DFEN */
#define IFX_PMS_STANDBY_CON0_ESR2DFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON0_Bits.ESR2DFEN */
#define IFX_PMS_STANDBY_CON0_ESR2DFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON0_Bits.ESR2DFEN */
#define IFX_PMS_STANDBY_CON0_ESR2DFEN_OFF (2u)

/** \brief Length for Ifx_PMS_STANDBY_CON0_Bits.VDDEXTDCPWRDN */
#define IFX_PMS_STANDBY_CON0_VDDEXTDCPWRDN_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON0_Bits.VDDEXTDCPWRDN */
#define IFX_PMS_STANDBY_CON0_VDDEXTDCPWRDN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON0_Bits.VDDEXTDCPWRDN */
#define IFX_PMS_STANDBY_CON0_VDDEXTDCPWRDN_OFF (3u)

/** \brief Length for Ifx_PMS_STANDBY_CON0_Bits.ESR2SBEN */
#define IFX_PMS_STANDBY_CON0_ESR2SBEN_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON0_Bits.ESR2SBEN */
#define IFX_PMS_STANDBY_CON0_ESR2SBEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON0_Bits.ESR2SBEN */
#define IFX_PMS_STANDBY_CON0_ESR2SBEN_OFF (4u)

/** \brief Length for Ifx_PMS_STANDBY_CON0_Bits.OSCREGEN */
#define IFX_PMS_STANDBY_CON0_OSCREGEN_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON0_Bits.OSCREGEN */
#define IFX_PMS_STANDBY_CON0_OSCREGEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON0_Bits.OSCREGEN */
#define IFX_PMS_STANDBY_CON0_OSCREGEN_OFF (5u)

/** \brief Length for Ifx_PMS_STANDBY_CON0_Bits.SBRAMSEL */
#define IFX_PMS_STANDBY_CON0_SBRAMSEL_LEN (8u)

/** \brief Mask for Ifx_PMS_STANDBY_CON0_Bits.SBRAMSEL */
#define IFX_PMS_STANDBY_CON0_SBRAMSEL_MSK (0xffu)

/** \brief Offset for Ifx_PMS_STANDBY_CON0_Bits.SBRAMSEL */
#define IFX_PMS_STANDBY_CON0_SBRAMSEL_OFF (16u)

/** \brief Length for Ifx_PMS_STANDBY_CON0_Bits.SCRRAMSEL */
#define IFX_PMS_STANDBY_CON0_SCRRAMSEL_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON0_Bits.SCRRAMSEL */
#define IFX_PMS_STANDBY_CON0_SCRRAMSEL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON0_Bits.SCRRAMSEL */
#define IFX_PMS_STANDBY_CON0_SCRRAMSEL_OFF (24u)

/** \brief Length for Ifx_PMS_STANDBY_CON1_Bits.SBMODSEL */
#define IFX_PMS_STANDBY_CON1_SBMODSEL_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON1_Bits.SBMODSEL */
#define IFX_PMS_STANDBY_CON1_SBMODSEL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON1_Bits.SBMODSEL */
#define IFX_PMS_STANDBY_CON1_SBMODSEL_OFF (0u)

/** \brief Length for Ifx_PMS_STANDBY_CON1_Bits.VDDSBEN */
#define IFX_PMS_STANDBY_CON1_VDDSBEN_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON1_Bits.VDDSBEN */
#define IFX_PMS_STANDBY_CON1_VDDSBEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON1_Bits.VDDSBEN */
#define IFX_PMS_STANDBY_CON1_VDDSBEN_OFF (1u)

/** \brief Length for Ifx_PMS_STANDBY_CON1_Bits.SWESRSBEN */
#define IFX_PMS_STANDBY_CON1_SWESRSBEN_LEN (1u)

/** \brief Mask for Ifx_PMS_STANDBY_CON1_Bits.SWESRSBEN */
#define IFX_PMS_STANDBY_CON1_SWESRSBEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_STANDBY_CON1_Bits.SWESRSBEN */
#define IFX_PMS_STANDBY_CON1_SWESRSBEN_OFF (2u)

/** \brief Length for Ifx_PMS_WUT_CON_Bits.RELOAD */
#define IFX_PMS_WUT_CON_RELOAD_LEN (24u)

/** \brief Mask for Ifx_PMS_WUT_CON_Bits.RELOAD */
#define IFX_PMS_WUT_CON_RELOAD_MSK (0xffffffu)

/** \brief Offset for Ifx_PMS_WUT_CON_Bits.RELOAD */
#define IFX_PMS_WUT_CON_RELOAD_OFF (0u)

/** \brief Length for Ifx_PMS_WUT_CON_Bits.ENABLE */
#define IFX_PMS_WUT_CON_ENABLE_LEN (1u)

/** \brief Mask for Ifx_PMS_WUT_CON_Bits.ENABLE */
#define IFX_PMS_WUT_CON_ENABLE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WUT_CON_Bits.ENABLE */
#define IFX_PMS_WUT_CON_ENABLE_OFF (24u)

/** \brief Length for Ifx_PMS_WUT_CON_Bits.DIV */
#define IFX_PMS_WUT_CON_DIV_LEN (1u)

/** \brief Mask for Ifx_PMS_WUT_CON_Bits.DIV */
#define IFX_PMS_WUT_CON_DIV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WUT_CON_Bits.DIV */
#define IFX_PMS_WUT_CON_DIV_OFF (25u)

/** \brief Length for Ifx_PMS_WUT_CON_Bits.MODE */
#define IFX_PMS_WUT_CON_MODE_LEN (2u)

/** \brief Mask for Ifx_PMS_WUT_CON_Bits.MODE */
#define IFX_PMS_WUT_CON_MODE_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WUT_CON_Bits.MODE */
#define IFX_PMS_WUT_CON_MODE_OFF (26u)

/** \brief Length for Ifx_PMS_WUT_STAT_Bits.COUNTER */
#define IFX_PMS_WUT_STAT_COUNTER_LEN (24u)

/** \brief Mask for Ifx_PMS_WUT_STAT_Bits.COUNTER */
#define IFX_PMS_WUT_STAT_COUNTER_MSK (0xffffffu)

/** \brief Offset for Ifx_PMS_WUT_STAT_Bits.COUNTER */
#define IFX_PMS_WUT_STAT_COUNTER_OFF (0u)

/** \brief Length for Ifx_PMS_WUT_STAT_Bits.ENABLE */
#define IFX_PMS_WUT_STAT_ENABLE_LEN (1u)

/** \brief Mask for Ifx_PMS_WUT_STAT_Bits.ENABLE */
#define IFX_PMS_WUT_STAT_ENABLE_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WUT_STAT_Bits.ENABLE */
#define IFX_PMS_WUT_STAT_ENABLE_OFF (24u)

/** \brief Length for Ifx_PMS_WUT_STAT_Bits.RUN */
#define IFX_PMS_WUT_STAT_RUN_LEN (1u)

/** \brief Mask for Ifx_PMS_WUT_STAT_Bits.RUN */
#define IFX_PMS_WUT_STAT_RUN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_WUT_STAT_Bits.RUN */
#define IFX_PMS_WUT_STAT_RUN_OFF (25u)

/** \brief Length for Ifx_PMS_WUT_STAT_Bits.MODE */
#define IFX_PMS_WUT_STAT_MODE_LEN (2u)

/** \brief Mask for Ifx_PMS_WUT_STAT_Bits.MODE */
#define IFX_PMS_WUT_STAT_MODE_MSK (0x3u)

/** \brief Offset for Ifx_PMS_WUT_STAT_Bits.MODE */
#define IFX_PMS_WUT_STAT_MODE_OFF (26u)

/** \brief Length for Ifx_PMS_SCR_CON0_Bits.SCREN */
#define IFX_PMS_SCR_CON0_SCREN_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON0_Bits.SCREN */
#define IFX_PMS_SCR_CON0_SCREN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON0_Bits.SCREN */
#define IFX_PMS_SCR_CON0_SCREN_OFF (0u)

/** \brief Length for Ifx_PMS_SCR_CON0_Bits.SCREN_P */
#define IFX_PMS_SCR_CON0_SCREN_P_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON0_Bits.SCREN_P */
#define IFX_PMS_SCR_CON0_SCREN_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON0_Bits.SCREN_P */
#define IFX_PMS_SCR_CON0_SCREN_P_OFF (1u)

/** \brief Length for Ifx_PMS_SCR_CON0_Bits.PORSTREQ */
#define IFX_PMS_SCR_CON0_PORSTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON0_Bits.PORSTREQ */
#define IFX_PMS_SCR_CON0_PORSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON0_Bits.PORSTREQ */
#define IFX_PMS_SCR_CON0_PORSTREQ_OFF (2u)

/** \brief Length for Ifx_PMS_SCR_CON0_Bits.PORSTREQ_P */
#define IFX_PMS_SCR_CON0_PORSTREQ_P_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON0_Bits.PORSTREQ_P */
#define IFX_PMS_SCR_CON0_PORSTREQ_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON0_Bits.PORSTREQ_P */
#define IFX_PMS_SCR_CON0_PORSTREQ_P_OFF (3u)

/** \brief Length for Ifx_PMS_SCR_CON0_Bits.SCRCLKSEL */
#define IFX_PMS_SCR_CON0_SCRCLKSEL_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON0_Bits.SCRCLKSEL */
#define IFX_PMS_SCR_CON0_SCRCLKSEL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON0_Bits.SCRCLKSEL */
#define IFX_PMS_SCR_CON0_SCRCLKSEL_OFF (4u)

/** \brief Length for Ifx_PMS_SCR_CON0_Bits.PADLBIST */
#define IFX_PMS_SCR_CON0_PADLBIST_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON0_Bits.PADLBIST */
#define IFX_PMS_SCR_CON0_PADLBIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON0_Bits.PADLBIST */
#define IFX_PMS_SCR_CON0_PADLBIST_OFF (5u)

/** \brief Length for Ifx_PMS_SCR_CON0_Bits.SCRCFG */
#define IFX_PMS_SCR_CON0_SCRCFG_LEN (3u)

/** \brief Mask for Ifx_PMS_SCR_CON0_Bits.SCRCFG */
#define IFX_PMS_SCR_CON0_SCRCFG_MSK (0x7u)

/** \brief Offset for Ifx_PMS_SCR_CON0_Bits.SCRCFG */
#define IFX_PMS_SCR_CON0_SCRCFG_OFF (16u)

/** \brief Length for Ifx_PMS_SCR_CON1_Bits.TCINT */
#define IFX_PMS_SCR_CON1_TCINT_LEN (8u)

/** \brief Mask for Ifx_PMS_SCR_CON1_Bits.TCINT */
#define IFX_PMS_SCR_CON1_TCINT_MSK (0xffu)

/** \brief Offset for Ifx_PMS_SCR_CON1_Bits.TCINT */
#define IFX_PMS_SCR_CON1_TCINT_OFF (0u)

/** \brief Length for Ifx_PMS_SCR_CON1_Bits.TCINTREQ */
#define IFX_PMS_SCR_CON1_TCINTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON1_Bits.TCINTREQ */
#define IFX_PMS_SCR_CON1_TCINTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON1_Bits.TCINTREQ */
#define IFX_PMS_SCR_CON1_TCINTREQ_OFF (8u)

/** \brief Length for Ifx_PMS_SCR_CON1_Bits.SCRSTREQ */
#define IFX_PMS_SCR_CON1_SCRSTREQ_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON1_Bits.SCRSTREQ */
#define IFX_PMS_SCR_CON1_SCRSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON1_Bits.SCRSTREQ */
#define IFX_PMS_SCR_CON1_SCRSTREQ_OFF (16u)

/** \brief Length for Ifx_PMS_SCR_CON1_Bits.SCRSTREQ_P */
#define IFX_PMS_SCR_CON1_SCRSTREQ_P_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_CON1_Bits.SCRSTREQ_P */
#define IFX_PMS_SCR_CON1_SCRSTREQ_P_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_CON1_Bits.SCRSTREQ_P */
#define IFX_PMS_SCR_CON1_SCRSTREQ_P_OFF (17u)

/** \brief Length for Ifx_PMS_SCR_STAT_Bits.SCRINT */
#define IFX_PMS_SCR_STAT_SCRINT_LEN (8u)

/** \brief Mask for Ifx_PMS_SCR_STAT_Bits.SCRINT */
#define IFX_PMS_SCR_STAT_SCRINT_MSK (0xffu)

/** \brief Offset for Ifx_PMS_SCR_STAT_Bits.SCRINT */
#define IFX_PMS_SCR_STAT_SCRINT_OFF (0u)

/** \brief Length for Ifx_PMS_SCR_STAT_Bits.SCRECC */
#define IFX_PMS_SCR_STAT_SCRECC_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_STAT_Bits.SCRECC */
#define IFX_PMS_SCR_STAT_SCRECC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_STAT_Bits.SCRECC */
#define IFX_PMS_SCR_STAT_SCRECC_OFF (8u)

/** \brief Length for Ifx_PMS_SCR_STAT_Bits.SCRWDT */
#define IFX_PMS_SCR_STAT_SCRWDT_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_STAT_Bits.SCRWDT */
#define IFX_PMS_SCR_STAT_SCRWDT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_STAT_Bits.SCRWDT */
#define IFX_PMS_SCR_STAT_SCRWDT_OFF (9u)

/** \brief Length for Ifx_PMS_SCR_STAT_Bits.SCRPINRST */
#define IFX_PMS_SCR_STAT_SCRPINRST_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_STAT_Bits.SCRPINRST */
#define IFX_PMS_SCR_STAT_SCRPINRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_STAT_Bits.SCRPINRST */
#define IFX_PMS_SCR_STAT_SCRPINRST_OFF (10u)

/** \brief Length for Ifx_PMS_SCR_STAT_Bits.SCRRST */
#define IFX_PMS_SCR_STAT_SCRRST_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_STAT_Bits.SCRRST */
#define IFX_PMS_SCR_STAT_SCRRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_STAT_Bits.SCRRST */
#define IFX_PMS_SCR_STAT_SCRRST_OFF (11u)

/** \brief Length for Ifx_PMS_SCR_STAT_Bits.SCRST */
#define IFX_PMS_SCR_STAT_SCRST_LEN (1u)

/** \brief Mask for Ifx_PMS_SCR_STAT_Bits.SCRST */
#define IFX_PMS_SCR_STAT_SCRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_SCR_STAT_Bits.SCRST */
#define IFX_PMS_SCR_STAT_SCRST_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.EVRC */
#define IFX_PMS_EVRC_STAT0_EVRC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.EVRC */
#define IFX_PMS_EVRC_STAT0_EVRC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.EVRC */
#define IFX_PMS_EVRC_STAT0_EVRC_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.SYNCLCK */
#define IFX_PMS_EVRC_STAT0_SYNCLCK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.SYNCLCK */
#define IFX_PMS_EVRC_STAT0_SYNCLCK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.SYNCLCK */
#define IFX_PMS_EVRC_STAT0_SYNCLCK_OFF (1u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.EVRCSHLV */
#define IFX_PMS_EVRC_STAT0_EVRCSHLV_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.EVRCSHLV */
#define IFX_PMS_EVRC_STAT0_EVRCSHLV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.EVRCSHLV */
#define IFX_PMS_EVRC_STAT0_EVRCSHLV_OFF (2u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.EVRCSHHV */
#define IFX_PMS_EVRC_STAT0_EVRCSHHV_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.EVRCSHHV */
#define IFX_PMS_EVRC_STAT0_EVRCSHHV_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.EVRCSHHV */
#define IFX_PMS_EVRC_STAT0_EVRCSHHV_OFF (3u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.VDDEXTDCLVL */
#define IFX_PMS_EVRC_STAT0_VDDEXTDCLVL_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.VDDEXTDCLVL */
#define IFX_PMS_EVRC_STAT0_VDDEXTDCLVL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.VDDEXTDCLVL */
#define IFX_PMS_EVRC_STAT0_VDDEXTDCLVL_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.SDVOK */
#define IFX_PMS_EVRC_STAT0_SDVOK_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.SDVOK */
#define IFX_PMS_EVRC_STAT0_SDVOK_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.SDVOK */
#define IFX_PMS_EVRC_STAT0_SDVOK_OFF (5u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.SDFREQCFG */
#define IFX_PMS_EVRC_STAT0_SDFREQCFG_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.SDFREQCFG */
#define IFX_PMS_EVRC_STAT0_SDFREQCFG_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.SDFREQCFG */
#define IFX_PMS_EVRC_STAT0_SDFREQCFG_OFF (6u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.SUPPLYCFG */
#define IFX_PMS_EVRC_STAT0_SUPPLYCFG_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.SUPPLYCFG */
#define IFX_PMS_EVRC_STAT0_SUPPLYCFG_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.SUPPLYCFG */
#define IFX_PMS_EVRC_STAT0_SUPPLYCFG_OFF (7u)

/** \brief Length for Ifx_PMS_EVRC_STAT0_Bits.SETPOINT */
#define IFX_PMS_EVRC_STAT0_SETPOINT_LEN (9u)

/** \brief Mask for Ifx_PMS_EVRC_STAT0_Bits.SETPOINT */
#define IFX_PMS_EVRC_STAT0_SETPOINT_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_EVRC_STAT0_Bits.SETPOINT */
#define IFX_PMS_EVRC_STAT0_SETPOINT_OFF (16u)

/** \brief Length for Ifx_PMS_EVRC_STAT1_Bits.FFADCV */
#define IFX_PMS_EVRC_STAT1_FFADCV_LEN (12u)

/** \brief Mask for Ifx_PMS_EVRC_STAT1_Bits.FFADCV */
#define IFX_PMS_EVRC_STAT1_FFADCV_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_EVRC_STAT1_Bits.FFADCV */
#define IFX_PMS_EVRC_STAT1_FFADCV_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_STAT1_Bits.FBADCV */
#define IFX_PMS_EVRC_STAT1_FBADCV_LEN (9u)

/** \brief Mask for Ifx_PMS_EVRC_STAT1_Bits.FBADCV */
#define IFX_PMS_EVRC_STAT1_FBADCV_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_EVRC_STAT1_Bits.FBADCV */
#define IFX_PMS_EVRC_STAT1_FBADCV_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_STAT1_Bits.DUTYCYCLE */
#define IFX_PMS_EVRC_STAT1_DUTYCYCLE_LEN (9u)

/** \brief Mask for Ifx_PMS_EVRC_STAT1_Bits.DUTYCYCLE */
#define IFX_PMS_EVRC_STAT1_DUTYCYCLE_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_EVRC_STAT1_Bits.DUTYCYCLE */
#define IFX_PMS_EVRC_STAT1_DUTYCYCLE_OFF (21u)

/** \brief Length for Ifx_PMS_EVRC_CON0_Bits.SDVOUTSEL */
#define IFX_PMS_EVRC_CON0_SDVOUTSEL_LEN (9u)

/** \brief Mask for Ifx_PMS_EVRC_CON0_Bits.SDVOUTSEL */
#define IFX_PMS_EVRC_CON0_SDVOUTSEL_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_EVRC_CON0_Bits.SDVOUTSEL */
#define IFX_PMS_EVRC_CON0_SDVOUTSEL_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_CON0_Bits.UP */
#define IFX_PMS_EVRC_CON0_UP_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_CON0_Bits.UP */
#define IFX_PMS_EVRC_CON0_UP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_CON0_Bits.UP */
#define IFX_PMS_EVRC_CON0_UP_OFF (31u)

/** \brief Length for Ifx_PMS_EVRC_CON1_Bits.SDFREQ */
#define IFX_PMS_EVRC_CON1_SDFREQ_LEN (9u)

/** \brief Mask for Ifx_PMS_EVRC_CON1_Bits.SDFREQ */
#define IFX_PMS_EVRC_CON1_SDFREQ_MSK (0x1ffu)

/** \brief Offset for Ifx_PMS_EVRC_CON1_Bits.SDFREQ */
#define IFX_PMS_EVRC_CON1_SDFREQ_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_CON1_Bits.SDFREQSPRD */
#define IFX_PMS_EVRC_CON1_SDFREQSPRD_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRC_CON1_Bits.SDFREQSPRD */
#define IFX_PMS_EVRC_CON1_SDFREQSPRD_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRC_CON1_Bits.SDFREQSPRD */
#define IFX_PMS_EVRC_CON1_SDFREQSPRD_OFF (9u)

/** \brief Length for Ifx_PMS_EVRC_CON1_Bits.SYNCHYST */
#define IFX_PMS_EVRC_CON1_SYNCHYST_LEN (6u)

/** \brief Mask for Ifx_PMS_EVRC_CON1_Bits.SYNCHYST */
#define IFX_PMS_EVRC_CON1_SYNCHYST_MSK (0x3fu)

/** \brief Offset for Ifx_PMS_EVRC_CON1_Bits.SYNCHYST */
#define IFX_PMS_EVRC_CON1_SYNCHYST_OFF (17u)

/** \brief Length for Ifx_PMS_EVRC_CON1_Bits.SYNCMAXDEV */
#define IFX_PMS_EVRC_CON1_SYNCMAXDEV_LEN (7u)

/** \brief Mask for Ifx_PMS_EVRC_CON1_Bits.SYNCMAXDEV */
#define IFX_PMS_EVRC_CON1_SYNCMAXDEV_MSK (0x7fu)

/** \brief Offset for Ifx_PMS_EVRC_CON1_Bits.SYNCMAXDEV */
#define IFX_PMS_EVRC_CON1_SYNCMAXDEV_OFF (23u)

/** \brief Length for Ifx_PMS_EVRC_CON2_Bits.SHHEN */
#define IFX_PMS_EVRC_CON2_SHHEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_CON2_Bits.SHHEN */
#define IFX_PMS_EVRC_CON2_SHHEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_CON2_Bits.SHHEN */
#define IFX_PMS_EVRC_CON2_SHHEN_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_CON2_Bits.SHLEN */
#define IFX_PMS_EVRC_CON2_SHLEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_CON2_Bits.SHLEN */
#define IFX_PMS_EVRC_CON2_SHLEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_CON2_Bits.SHLEN */
#define IFX_PMS_EVRC_CON2_SHLEN_OFF (1u)

/** \brief Length for Ifx_PMS_EVRC_CON2_Bits.SHOFFEN */
#define IFX_PMS_EVRC_CON2_SHOFFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_CON2_Bits.SHOFFEN */
#define IFX_PMS_EVRC_CON2_SHOFFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_CON2_Bits.SHOFFEN */
#define IFX_PMS_EVRC_CON2_SHOFFEN_OFF (2u)

/** \brief Length for Ifx_PMS_EVRC_CON2_Bits.SHHTHR */
#define IFX_PMS_EVRC_CON2_SHHTHR_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRC_CON2_Bits.SHHTHR */
#define IFX_PMS_EVRC_CON2_SHHTHR_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRC_CON2_Bits.SHHTHR */
#define IFX_PMS_EVRC_CON2_SHHTHR_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_CON2_Bits.SHLTHR */
#define IFX_PMS_EVRC_CON2_SHLTHR_LEN (8u)

/** \brief Mask for Ifx_PMS_EVRC_CON2_Bits.SHLTHR */
#define IFX_PMS_EVRC_CON2_SHLTHR_MSK (0xffu)

/** \brief Offset for Ifx_PMS_EVRC_CON2_Bits.SHLTHR */
#define IFX_PMS_EVRC_CON2_SHLTHR_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_CON2_Bits.SHHTIM */
#define IFX_PMS_EVRC_CON2_SHHTIM_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_CON2_Bits.SHHTIM */
#define IFX_PMS_EVRC_CON2_SHHTIM_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_CON2_Bits.SHHTIM */
#define IFX_PMS_EVRC_CON2_SHHTIM_OFF (20u)

/** \brief Length for Ifx_PMS_EVRC_CON2_Bits.SHLTIM */
#define IFX_PMS_EVRC_CON2_SHLTIM_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_CON2_Bits.SHLTIM */
#define IFX_PMS_EVRC_CON2_SHLTIM_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_CON2_Bits.SHLTIM */
#define IFX_PMS_EVRC_CON2_SHLTIM_OFF (24u)

/** \brief Length for Ifx_PMS_EVRC_CON3_Bits.SYNCIN */
#define IFX_PMS_EVRC_CON3_SYNCIN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_CON3_Bits.SYNCIN */
#define IFX_PMS_EVRC_CON3_SYNCIN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_CON3_Bits.SYNCIN */
#define IFX_PMS_EVRC_CON3_SYNCIN_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_CON3_Bits.SYNCOUT */
#define IFX_PMS_EVRC_CON3_SYNCOUT_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_CON3_Bits.SYNCOUT */
#define IFX_PMS_EVRC_CON3_SYNCOUT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_CON3_Bits.SYNCOUT */
#define IFX_PMS_EVRC_CON3_SYNCOUT_OFF (1u)

/** \brief Length for Ifx_PMS_EVRC_CON3_Bits.SYNCMUXSEL */
#define IFX_PMS_EVRC_CON3_SYNCMUXSEL_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_CON3_Bits.SYNCMUXSEL */
#define IFX_PMS_EVRC_CON3_SYNCMUXSEL_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_CON3_Bits.SYNCMUXSEL */
#define IFX_PMS_EVRC_CON3_SYNCMUXSEL_OFF (2u)

/** \brief Length for Ifx_PMS_EVRC_CON3_Bits.SYNCDIVFAC */
#define IFX_PMS_EVRC_CON3_SYNCDIVFAC_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_CON3_Bits.SYNCDIVFAC */
#define IFX_PMS_EVRC_CON3_SYNCDIVFAC_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_CON3_Bits.SYNCDIVFAC */
#define IFX_PMS_EVRC_CON3_SYNCDIVFAC_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_CON3_Bits.VOLTOKTHR */
#define IFX_PMS_EVRC_CON3_VOLTOKTHR_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_CON3_Bits.VOLTOKTHR */
#define IFX_PMS_EVRC_CON3_VOLTOKTHR_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_CON3_Bits.VOLTOKTHR */
#define IFX_PMS_EVRC_CON3_VOLTOKTHR_OFF (8u)

/** \brief Length for Ifx_PMS_EVRC_CON3_Bits.VOLTOKLPF */
#define IFX_PMS_EVRC_CON3_VOLTOKLPF_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_CON3_Bits.VOLTOKLPF */
#define IFX_PMS_EVRC_CON3_VOLTOKLPF_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_CON3_Bits.VOLTOKLPF */
#define IFX_PMS_EVRC_CON3_VOLTOKLPF_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_CON4_Bits.SKPLSEN */
#define IFX_PMS_EVRC_CON4_SKPLSEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_CON4_Bits.SKPLSEN */
#define IFX_PMS_EVRC_CON4_SKPLSEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_CON4_Bits.SKPLSEN */
#define IFX_PMS_EVRC_CON4_SKPLSEN_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_CON4_Bits.RMPFFEN */
#define IFX_PMS_EVRC_CON4_RMPFFEN_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_CON4_Bits.RMPFFEN */
#define IFX_PMS_EVRC_CON4_RMPFFEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_CON4_Bits.RMPFFEN */
#define IFX_PMS_EVRC_CON4_RMPFFEN_OFF (1u)

/** \brief Length for Ifx_PMS_EVRC_CON4_Bits.SKPLSTHR */
#define IFX_PMS_EVRC_CON4_SKPLSTHR_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_CON4_Bits.SKPLSTHR */
#define IFX_PMS_EVRC_CON4_SKPLSTHR_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_CON4_Bits.SKPLSTHR */
#define IFX_PMS_EVRC_CON4_SKPLSTHR_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_CON4_Bits.ZEROBIN */
#define IFX_PMS_EVRC_CON4_ZEROBIN_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_CON4_Bits.ZEROBIN */
#define IFX_PMS_EVRC_CON4_ZEROBIN_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_CON4_Bits.ZEROBIN */
#define IFX_PMS_EVRC_CON4_ZEROBIN_OFF (8u)

/** \brief Length for Ifx_PMS_EVRC_CON4_Bits.INTGOFFS */
#define IFX_PMS_EVRC_CON4_INTGOFFS_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_CON4_Bits.INTGOFFS */
#define IFX_PMS_EVRC_CON4_INTGOFFS_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_CON4_Bits.INTGOFFS */
#define IFX_PMS_EVRC_CON4_INTGOFFS_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1 */
#define IFX_PMS_EVRC_COEFF0_SMCK1_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1 */
#define IFX_PMS_EVRC_COEFF0_SMCK1_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1 */
#define IFX_PMS_EVRC_COEFF0_SMCK1_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.SMCK25V */
#define IFX_PMS_EVRC_COEFF0_SMCK25V_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.SMCK25V */
#define IFX_PMS_EVRC_COEFF0_SMCK25V_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.SMCK25V */
#define IFX_PMS_EVRC_COEFF0_SMCK25V_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.SMCK35V */
#define IFX_PMS_EVRC_COEFF0_SMCK35V_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.SMCK35V */
#define IFX_PMS_EVRC_COEFF0_SMCK35V_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.SMCK35V */
#define IFX_PMS_EVRC_COEFF0_SMCK35V_OFF (8u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.SMCK2FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK2FRAC5V_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.SMCK2FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK2FRAC5V_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.SMCK2FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK2FRAC5V_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.SMCK3FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK3FRAC5V_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.SMCK3FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK3FRAC5V_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.SMCK3FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK3FRAC5V_OFF (15u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK1FRAC5V_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK1FRAC5V_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1FRAC5V */
#define IFX_PMS_EVRC_COEFF0_SMCK1FRAC5V_OFF (18u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1FRAC3V3 */
#define IFX_PMS_EVRC_COEFF0_SMCK1FRAC3V3_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1FRAC3V3 */
#define IFX_PMS_EVRC_COEFF0_SMCK1FRAC3V3_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.SMCK1FRAC3V3 */
#define IFX_PMS_EVRC_COEFF0_SMCK1FRAC3V3_OFF (20u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.FBADCLPF */
#define IFX_PMS_EVRC_COEFF0_FBADCLPF_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.FBADCLPF */
#define IFX_PMS_EVRC_COEFF0_FBADCLPF_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.FBADCLPF */
#define IFX_PMS_EVRC_COEFF0_FBADCLPF_OFF (22u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.FFBLPF */
#define IFX_PMS_EVRC_COEFF0_FFBLPF_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.FFBLPF */
#define IFX_PMS_EVRC_COEFF0_FFBLPF_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.FFBLPF */
#define IFX_PMS_EVRC_COEFF0_FFBLPF_OFF (25u)

/** \brief Length for Ifx_PMS_EVRC_COEFF0_Bits.SMCDRIFTKP */
#define IFX_PMS_EVRC_COEFF0_SMCDRIFTKP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF0_Bits.SMCDRIFTKP */
#define IFX_PMS_EVRC_COEFF0_SMCDRIFTKP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF0_Bits.SMCDRIFTKP */
#define IFX_PMS_EVRC_COEFF0_SMCDRIFTKP_OFF (28u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.SMCKRAMPFRAC */
#define IFX_PMS_EVRC_COEFF1_SMCKRAMPFRAC_LEN (1u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.SMCKRAMPFRAC */
#define IFX_PMS_EVRC_COEFF1_SMCKRAMPFRAC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.SMCKRAMPFRAC */
#define IFX_PMS_EVRC_COEFF1_SMCKRAMPFRAC_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.SMCKRAMP */
#define IFX_PMS_EVRC_COEFF1_SMCKRAMP_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.SMCKRAMP */
#define IFX_PMS_EVRC_COEFF1_SMCKRAMP_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.SMCKRAMP */
#define IFX_PMS_EVRC_COEFF1_SMCKRAMP_OFF (1u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.SMCDRIFTKPFRAC */
#define IFX_PMS_EVRC_COEFF1_SMCDRIFTKPFRAC_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.SMCDRIFTKPFRAC */
#define IFX_PMS_EVRC_COEFF1_SMCDRIFTKPFRAC_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.SMCDRIFTKPFRAC */
#define IFX_PMS_EVRC_COEFF1_SMCDRIFTKPFRAC_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.SMCDRIFTMOD */
#define IFX_PMS_EVRC_COEFF1_SMCDRIFTMOD_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.SMCDRIFTMOD */
#define IFX_PMS_EVRC_COEFF1_SMCDRIFTMOD_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.SMCDRIFTMOD */
#define IFX_PMS_EVRC_COEFF1_SMCDRIFTMOD_OFF (7u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.SMCK3FRAC3V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK3FRAC3V3_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.SMCK3FRAC3V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK3FRAC3V3_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.SMCK3FRAC3V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK3FRAC3V3_OFF (9u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.SMCK23V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK23V3_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.SMCK23V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK23V3_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.SMCK23V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK23V3_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.SMCK33V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK33V3_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.SMCK33V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK33V3_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.SMCK33V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK33V3_OFF (16u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.SMCK2FRAC3V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK2FRAC3V3_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.SMCK2FRAC3V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK2FRAC3V3_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.SMCK2FRAC3V3 */
#define IFX_PMS_EVRC_COEFF1_SMCK2FRAC3V3_OFF (20u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.CURRESTLPF */
#define IFX_PMS_EVRC_COEFF1_CURRESTLPF_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.CURRESTLPF */
#define IFX_PMS_EVRC_COEFF1_CURRESTLPF_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.CURRESTLPF */
#define IFX_PMS_EVRC_COEFF1_CURRESTLPF_OFF (23u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.FFADCLPF */
#define IFX_PMS_EVRC_COEFF1_FFADCLPF_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.FFADCLPF */
#define IFX_PMS_EVRC_COEFF1_FFADCLPF_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.FFADCLPF */
#define IFX_PMS_EVRC_COEFF1_FFADCLPF_OFF (26u)

/** \brief Length for Ifx_PMS_EVRC_COEFF1_Bits.VERRLPF */
#define IFX_PMS_EVRC_COEFF1_VERRLPF_LEN (3u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF1_Bits.VERRLPF */
#define IFX_PMS_EVRC_COEFF1_VERRLPF_MSK (0x7u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF1_Bits.VERRLPF */
#define IFX_PMS_EVRC_COEFF1_VERRLPF_OFF (29u)

/** \brief Length for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTROFF */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTROFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTROFF */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTROFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTROFF */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTROFF_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTRON */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTRON_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTRON */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTRON_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTRON */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTRON_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTRCLAMP */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTRCLAMP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTRCLAMP */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTRCLAMP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3PSTRCLAMP */
#define IFX_PMS_EVRC_COEFF2_DRV3V3PSTRCLAMP_OFF (8u)

/** \brief Length for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTROFF */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTROFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTROFF */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTROFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTROFF */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTROFF_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTRON */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTRON_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTRON */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTRON_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTRON */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTRON_OFF (16u)

/** \brief Length for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTRCLAMP */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTRCLAMP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTRCLAMP */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTRCLAMP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NSTRCLAMP */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NSTRCLAMP_OFF (20u)

/** \brief Length for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NOVLFALL */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NOVLFALL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NOVLFALL */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NOVLFALL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NOVLFALL */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NOVLFALL_OFF (24u)

/** \brief Length for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NOVLRISE */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NOVLRISE_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NOVLRISE */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NOVLRISE_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF2_Bits.DRV3V3NOVLRISE */
#define IFX_PMS_EVRC_COEFF2_DRV3V3NOVLRISE_OFF (28u)

/** \brief Length for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTROFF */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTROFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTROFF */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTROFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTROFF */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTROFF_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTRON */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTRON_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTRON */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTRON_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTRON */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTRON_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTRCLAMP */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTRCLAMP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTRCLAMP */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTRCLAMP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VPSTRCLAMP */
#define IFX_PMS_EVRC_COEFF3_DRV5VPSTRCLAMP_OFF (8u)

/** \brief Length for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTROFF */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTROFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTROFF */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTROFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTROFF */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTROFF_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTRON */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTRON_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTRON */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTRON_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTRON */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTRON_OFF (16u)

/** \brief Length for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTRCLAMP */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTRCLAMP_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTRCLAMP */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTRCLAMP_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNSTRCLAMP */
#define IFX_PMS_EVRC_COEFF3_DRV5VNSTRCLAMP_OFF (20u)

/** \brief Length for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNOVLFALL */
#define IFX_PMS_EVRC_COEFF3_DRV5VNOVLFALL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNOVLFALL */
#define IFX_PMS_EVRC_COEFF3_DRV5VNOVLFALL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNOVLFALL */
#define IFX_PMS_EVRC_COEFF3_DRV5VNOVLFALL_OFF (24u)

/** \brief Length for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNOVLRISE */
#define IFX_PMS_EVRC_COEFF3_DRV5VNOVLRISE_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNOVLRISE */
#define IFX_PMS_EVRC_COEFF3_DRV5VNOVLRISE_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF3_Bits.DRV5VNOVLRISE */
#define IFX_PMS_EVRC_COEFF3_DRV5VNOVLRISE_OFF (28u)

/** \brief Length for Ifx_PMS_EVRC_COEFF4_Bits.DRVPCLAMPDEL */
#define IFX_PMS_EVRC_COEFF4_DRVPCLAMPDEL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF4_Bits.DRVPCLAMPDEL */
#define IFX_PMS_EVRC_COEFF4_DRVPCLAMPDEL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF4_Bits.DRVPCLAMPDEL */
#define IFX_PMS_EVRC_COEFF4_DRVPCLAMPDEL_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_COEFF4_Bits.DRVNCLAMPDEL */
#define IFX_PMS_EVRC_COEFF4_DRVNCLAMPDEL_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF4_Bits.DRVNCLAMPDEL */
#define IFX_PMS_EVRC_COEFF4_DRVNCLAMPDEL_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF4_Bits.DRVNCLAMPDEL */
#define IFX_PMS_EVRC_COEFF4_DRVNCLAMPDEL_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_COEFF4_Bits.DRVFFTHRES */
#define IFX_PMS_EVRC_COEFF4_DRVFFTHRES_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF4_Bits.DRVFFTHRES */
#define IFX_PMS_EVRC_COEFF4_DRVFFTHRES_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF4_Bits.DRVFFTHRES */
#define IFX_PMS_EVRC_COEFF4_DRVFFTHRES_OFF (8u)

/** \brief Length for Ifx_PMS_EVRC_COEFF4_Bits.DRVFFHYS */
#define IFX_PMS_EVRC_COEFF4_DRVFFHYS_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF4_Bits.DRVFFHYS */
#define IFX_PMS_EVRC_COEFF4_DRVFFHYS_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF4_Bits.DRVFFHYS */
#define IFX_PMS_EVRC_COEFF4_DRVFFHYS_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_COEFF4_Bits.MINTON */
#define IFX_PMS_EVRC_COEFF4_MINTON_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF4_Bits.MINTON */
#define IFX_PMS_EVRC_COEFF4_MINTON_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF4_Bits.MINTON */
#define IFX_PMS_EVRC_COEFF4_MINTON_OFF (16u)

/** \brief Length for Ifx_PMS_EVRC_COEFF4_Bits.MINTOFF */
#define IFX_PMS_EVRC_COEFF4_MINTOFF_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF4_Bits.MINTOFF */
#define IFX_PMS_EVRC_COEFF4_MINTOFF_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF4_Bits.MINTOFF */
#define IFX_PMS_EVRC_COEFF4_MINTOFF_OFF (20u)

/** \brief Length for Ifx_PMS_EVRC_COEFF5_Bits.DRV3V3PSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV3V3PSTRBOOST_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF5_Bits.DRV3V3PSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV3V3PSTRBOOST_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF5_Bits.DRV3V3PSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV3V3PSTRBOOST_OFF (0u)

/** \brief Length for Ifx_PMS_EVRC_COEFF5_Bits.DRV3V3NSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV3V3NSTRBOOST_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF5_Bits.DRV3V3NSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV3V3NSTRBOOST_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF5_Bits.DRV3V3NSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV3V3NSTRBOOST_OFF (4u)

/** \brief Length for Ifx_PMS_EVRC_COEFF5_Bits.DRV5VPSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV5VPSTRBOOST_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF5_Bits.DRV5VPSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV5VPSTRBOOST_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF5_Bits.DRV5VPSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV5VPSTRBOOST_OFF (8u)

/** \brief Length for Ifx_PMS_EVRC_COEFF5_Bits.DRV5VNSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV5VNSTRBOOST_LEN (4u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF5_Bits.DRV5VNSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV5VNSTRBOOST_MSK (0xfu)

/** \brief Offset for Ifx_PMS_EVRC_COEFF5_Bits.DRV5VNSTRBOOST */
#define IFX_PMS_EVRC_COEFF5_DRV5VNSTRBOOST_OFF (12u)

/** \brief Length for Ifx_PMS_EVRC_COEFF5_Bits.DRVPBOOSTONDEL */
#define IFX_PMS_EVRC_COEFF5_DRVPBOOSTONDEL_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF5_Bits.DRVPBOOSTONDEL */
#define IFX_PMS_EVRC_COEFF5_DRVPBOOSTONDEL_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF5_Bits.DRVPBOOSTONDEL */
#define IFX_PMS_EVRC_COEFF5_DRVPBOOSTONDEL_OFF (16u)

/** \brief Length for Ifx_PMS_EVRC_COEFF5_Bits.DRVPBOOSTOFFDEL */
#define IFX_PMS_EVRC_COEFF5_DRVPBOOSTOFFDEL_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF5_Bits.DRVPBOOSTOFFDEL */
#define IFX_PMS_EVRC_COEFF5_DRVPBOOSTOFFDEL_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF5_Bits.DRVPBOOSTOFFDEL */
#define IFX_PMS_EVRC_COEFF5_DRVPBOOSTOFFDEL_OFF (18u)

/** \brief Length for Ifx_PMS_EVRC_COEFF5_Bits.DRVNBOOSTONDEL */
#define IFX_PMS_EVRC_COEFF5_DRVNBOOSTONDEL_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF5_Bits.DRVNBOOSTONDEL */
#define IFX_PMS_EVRC_COEFF5_DRVNBOOSTONDEL_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF5_Bits.DRVNBOOSTONDEL */
#define IFX_PMS_EVRC_COEFF5_DRVNBOOSTONDEL_OFF (20u)

/** \brief Length for Ifx_PMS_EVRC_COEFF5_Bits.DRVNBOOSTOFFDEL */
#define IFX_PMS_EVRC_COEFF5_DRVNBOOSTOFFDEL_LEN (2u)

/** \brief Mask for Ifx_PMS_EVRC_COEFF5_Bits.DRVNBOOSTOFFDEL */
#define IFX_PMS_EVRC_COEFF5_DRVNBOOSTOFFDEL_MSK (0x3u)

/** \brief Offset for Ifx_PMS_EVRC_COEFF5_Bits.DRVNBOOSTOFFDEL */
#define IFX_PMS_EVRC_COEFF5_DRVNBOOSTOFFDEL_OFF (22u)

/** \brief Length for Ifx_PMS_RTC_CON0_Bits.RTCOSCEN */
#define IFX_PMS_RTC_CON0_RTCOSCEN_LEN (1u)

/** \brief Mask for Ifx_PMS_RTC_CON0_Bits.RTCOSCEN */
#define IFX_PMS_RTC_CON0_RTCOSCEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_RTC_CON0_Bits.RTCOSCEN */
#define IFX_PMS_RTC_CON0_RTCOSCEN_OFF (0u)

/** \brief Length for Ifx_PMS_RTC_CON0_Bits.REGEN */
#define IFX_PMS_RTC_CON0_REGEN_LEN (1u)

/** \brief Mask for Ifx_PMS_RTC_CON0_Bits.REGEN */
#define IFX_PMS_RTC_CON0_REGEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_RTC_CON0_Bits.REGEN */
#define IFX_PMS_RTC_CON0_REGEN_OFF (1u)

/** \brief Length for Ifx_PMS_RTC_CON0_Bits.GAINSEL */
#define IFX_PMS_RTC_CON0_GAINSEL_LEN (2u)

/** \brief Mask for Ifx_PMS_RTC_CON0_Bits.GAINSEL */
#define IFX_PMS_RTC_CON0_GAINSEL_MSK (0x3u)

/** \brief Offset for Ifx_PMS_RTC_CON0_Bits.GAINSEL */
#define IFX_PMS_RTC_CON0_GAINSEL_OFF (2u)

/** \brief Length for Ifx_PMS_RTC_CON0_Bits.HYSEN */
#define IFX_PMS_RTC_CON0_HYSEN_LEN (1u)

/** \brief Mask for Ifx_PMS_RTC_CON0_Bits.HYSEN */
#define IFX_PMS_RTC_CON0_HYSEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_RTC_CON0_Bits.HYSEN */
#define IFX_PMS_RTC_CON0_HYSEN_OFF (4u)

/** \brief Length for Ifx_PMS_RTC_CON0_Bits.RTCCLKSEL */
#define IFX_PMS_RTC_CON0_RTCCLKSEL_LEN (1u)

/** \brief Mask for Ifx_PMS_RTC_CON0_Bits.RTCCLKSEL */
#define IFX_PMS_RTC_CON0_RTCCLKSEL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_RTC_CON0_Bits.RTCCLKSEL */
#define IFX_PMS_RTC_CON0_RTCCLKSEL_OFF (5u)

/** \brief Length for Ifx_PMS_RTC_CON0_Bits.RTCEN */
#define IFX_PMS_RTC_CON0_RTCEN_LEN (1u)

/** \brief Mask for Ifx_PMS_RTC_CON0_Bits.RTCEN */
#define IFX_PMS_RTC_CON0_RTCEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_RTC_CON0_Bits.RTCEN */
#define IFX_PMS_RTC_CON0_RTCEN_OFF (6u)

/** \brief Length for Ifx_PMS_RTC_CON0_Bits.RTCOUTSEL */
#define IFX_PMS_RTC_CON0_RTCOUTSEL_LEN (2u)

/** \brief Mask for Ifx_PMS_RTC_CON0_Bits.RTCOUTSEL */
#define IFX_PMS_RTC_CON0_RTCOUTSEL_MSK (0x3u)

/** \brief Offset for Ifx_PMS_RTC_CON0_Bits.RTCOUTSEL */
#define IFX_PMS_RTC_CON0_RTCOUTSEL_OFF (7u)

/** \brief Length for Ifx_PMS_RTC_CON0_Bits.RTCWKPSEL */
#define IFX_PMS_RTC_CON0_RTCWKPSEL_LEN (1u)

/** \brief Mask for Ifx_PMS_RTC_CON0_Bits.RTCWKPSEL */
#define IFX_PMS_RTC_CON0_RTCWKPSEL_MSK (0x1u)

/** \brief Offset for Ifx_PMS_RTC_CON0_Bits.RTCWKPSEL */
#define IFX_PMS_RTC_CON0_RTCWKPSEL_OFF (9u)

/** \brief Length for Ifx_PMS_RTC_CON1_Bits.DIV */
#define IFX_PMS_RTC_CON1_DIV_LEN (16u)

/** \brief Mask for Ifx_PMS_RTC_CON1_Bits.DIV */
#define IFX_PMS_RTC_CON1_DIV_MSK (0xffffu)

/** \brief Offset for Ifx_PMS_RTC_CON1_Bits.DIV */
#define IFX_PMS_RTC_CON1_DIV_OFF (0u)

/** \brief Length for Ifx_PMS_RTC_CON1_Bits.OFFSET */
#define IFX_PMS_RTC_CON1_OFFSET_LEN (16u)

/** \brief Mask for Ifx_PMS_RTC_CON1_Bits.OFFSET */
#define IFX_PMS_RTC_CON1_OFFSET_MSK (0xffffu)

/** \brief Offset for Ifx_PMS_RTC_CON1_Bits.OFFSET */
#define IFX_PMS_RTC_CON1_OFFSET_OFF (16u)

/** \brief Length for Ifx_PMS_RTC_CON2_Bits.MSIZE0 */
#define IFX_PMS_RTC_CON2_MSIZE0_LEN (5u)

/** \brief Mask for Ifx_PMS_RTC_CON2_Bits.MSIZE0 */
#define IFX_PMS_RTC_CON2_MSIZE0_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_RTC_CON2_Bits.MSIZE0 */
#define IFX_PMS_RTC_CON2_MSIZE0_OFF (0u)

/** \brief Length for Ifx_PMS_RTC_CON2_Bits.MSTART0 */
#define IFX_PMS_RTC_CON2_MSTART0_LEN (5u)

/** \brief Mask for Ifx_PMS_RTC_CON2_Bits.MSTART0 */
#define IFX_PMS_RTC_CON2_MSTART0_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_RTC_CON2_Bits.MSTART0 */
#define IFX_PMS_RTC_CON2_MSTART0_OFF (8u)

/** \brief Length for Ifx_PMS_RTC_CON2_Bits.MSIZE1 */
#define IFX_PMS_RTC_CON2_MSIZE1_LEN (5u)

/** \brief Mask for Ifx_PMS_RTC_CON2_Bits.MSIZE1 */
#define IFX_PMS_RTC_CON2_MSIZE1_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_RTC_CON2_Bits.MSIZE1 */
#define IFX_PMS_RTC_CON2_MSIZE1_OFF (16u)

/** \brief Length for Ifx_PMS_RTC_CON2_Bits.MSTART1 */
#define IFX_PMS_RTC_CON2_MSTART1_LEN (5u)

/** \brief Mask for Ifx_PMS_RTC_CON2_Bits.MSTART1 */
#define IFX_PMS_RTC_CON2_MSTART1_MSK (0x1fu)

/** \brief Offset for Ifx_PMS_RTC_CON2_Bits.MSTART1 */
#define IFX_PMS_RTC_CON2_MSTART1_OFF (24u)

/** \brief Length for Ifx_PMS_RTC_CMP0_Bits.CMPVAL0 */
#define IFX_PMS_RTC_CMP0_CMPVAL0_LEN (32u)

/** \brief Mask for Ifx_PMS_RTC_CMP0_Bits.CMPVAL0 */
#define IFX_PMS_RTC_CMP0_CMPVAL0_MSK (0xffffffffu)

/** \brief Offset for Ifx_PMS_RTC_CMP0_Bits.CMPVAL0 */
#define IFX_PMS_RTC_CMP0_CMPVAL0_OFF (0u)

/** \brief Length for Ifx_PMS_RTC_CMP1_Bits.CMPVAL1 */
#define IFX_PMS_RTC_CMP1_CMPVAL1_LEN (32u)

/** \brief Mask for Ifx_PMS_RTC_CMP1_Bits.CMPVAL1 */
#define IFX_PMS_RTC_CMP1_CMPVAL1_MSK (0xffffffffu)

/** \brief Offset for Ifx_PMS_RTC_CMP1_Bits.CMPVAL1 */
#define IFX_PMS_RTC_CMP1_CMPVAL1_OFF (0u)

/** \brief Length for Ifx_PMS_RTC_TIM0_Bits.TIMER */
#define IFX_PMS_RTC_TIM0_TIMER_LEN (32u)

/** \brief Mask for Ifx_PMS_RTC_TIM0_Bits.TIMER */
#define IFX_PMS_RTC_TIM0_TIMER_MSK (0xffffffffu)

/** \brief Offset for Ifx_PMS_RTC_TIM0_Bits.TIMER */
#define IFX_PMS_RTC_TIM0_TIMER_OFF (0u)

/** \brief Length for Ifx_PMS_RTC_TIM1CAP_Bits.TIMER */
#define IFX_PMS_RTC_TIM1CAP_TIMER_LEN (32u)

/** \brief Mask for Ifx_PMS_RTC_TIM1CAP_Bits.TIMER */
#define IFX_PMS_RTC_TIM1CAP_TIMER_MSK (0xffffffffu)

/** \brief Offset for Ifx_PMS_RTC_TIM1CAP_Bits.TIMER */
#define IFX_PMS_RTC_TIM1CAP_TIMER_OFF (0u)

/** \brief Length for Ifx_PMS_DTS_CON_Bits.EN */
#define IFX_PMS_DTS_CON_EN_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_CON_Bits.EN */
#define IFX_PMS_DTS_CON_EN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_CON_Bits.EN */
#define IFX_PMS_DTS_CON_EN_OFF (0u)

/** \brief Length for Ifx_PMS_DTS_CON_Bits.START */
#define IFX_PMS_DTS_CON_START_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_CON_Bits.START */
#define IFX_PMS_DTS_CON_START_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_CON_Bits.START */
#define IFX_PMS_DTS_CON_START_OFF (1u)

/** \brief Length for Ifx_PMS_DTS_CON_Bits.WRNEN */
#define IFX_PMS_DTS_CON_WRNEN_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_CON_Bits.WRNEN */
#define IFX_PMS_DTS_CON_WRNEN_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_CON_Bits.WRNEN */
#define IFX_PMS_DTS_CON_WRNEN_OFF (2u)

/** \brief Length for Ifx_PMS_DTS_CON_Bits.PEAKDETRST */
#define IFX_PMS_DTS_CON_PEAKDETRST_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_CON_Bits.PEAKDETRST */
#define IFX_PMS_DTS_CON_PEAKDETRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_CON_Bits.PEAKDETRST */
#define IFX_PMS_DTS_CON_PEAKDETRST_OFF (4u)

/** \brief Length for Ifx_PMS_DTS_CON_Bits.LOWERFILT */
#define IFX_PMS_DTS_CON_LOWERFILT_LEN (4u)

/** \brief Mask for Ifx_PMS_DTS_CON_Bits.LOWERFILT */
#define IFX_PMS_DTS_CON_LOWERFILT_MSK (0xfu)

/** \brief Offset for Ifx_PMS_DTS_CON_Bits.LOWERFILT */
#define IFX_PMS_DTS_CON_LOWERFILT_OFF (8u)

/** \brief Length for Ifx_PMS_DTS_CON_Bits.UPPERFILT */
#define IFX_PMS_DTS_CON_UPPERFILT_LEN (4u)

/** \brief Mask for Ifx_PMS_DTS_CON_Bits.UPPERFILT */
#define IFX_PMS_DTS_CON_UPPERFILT_MSK (0xfu)

/** \brief Offset for Ifx_PMS_DTS_CON_Bits.UPPERFILT */
#define IFX_PMS_DTS_CON_UPPERFILT_OFF (12u)

/** \brief Length for Ifx_PMS_DTS_LIM1_Bits.LOWER */
#define IFX_PMS_DTS_LIM1_LOWER_LEN (12u)

/** \brief Mask for Ifx_PMS_DTS_LIM1_Bits.LOWER */
#define IFX_PMS_DTS_LIM1_LOWER_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_DTS_LIM1_Bits.LOWER */
#define IFX_PMS_DTS_LIM1_LOWER_OFF (0u)

/** \brief Length for Ifx_PMS_DTS_LIM1_Bits.LOWERHYST */
#define IFX_PMS_DTS_LIM1_LOWERHYST_LEN (3u)

/** \brief Mask for Ifx_PMS_DTS_LIM1_Bits.LOWERHYST */
#define IFX_PMS_DTS_LIM1_LOWERHYST_MSK (0x7u)

/** \brief Offset for Ifx_PMS_DTS_LIM1_Bits.LOWERHYST */
#define IFX_PMS_DTS_LIM1_LOWERHYST_OFF (12u)

/** \brief Length for Ifx_PMS_DTS_LIM1_Bits.UPPER */
#define IFX_PMS_DTS_LIM1_UPPER_LEN (12u)

/** \brief Mask for Ifx_PMS_DTS_LIM1_Bits.UPPER */
#define IFX_PMS_DTS_LIM1_UPPER_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_DTS_LIM1_Bits.UPPER */
#define IFX_PMS_DTS_LIM1_UPPER_OFF (16u)

/** \brief Length for Ifx_PMS_DTS_LIM1_Bits.UPPERHYST */
#define IFX_PMS_DTS_LIM1_UPPERHYST_LEN (3u)

/** \brief Mask for Ifx_PMS_DTS_LIM1_Bits.UPPERHYST */
#define IFX_PMS_DTS_LIM1_UPPERHYST_MSK (0x7u)

/** \brief Offset for Ifx_PMS_DTS_LIM1_Bits.UPPERHYST */
#define IFX_PMS_DTS_LIM1_UPPERHYST_OFF (28u)

/** \brief Length for Ifx_PMS_DTS_LIM2_Bits.TSDLIMIT */
#define IFX_PMS_DTS_LIM2_TSDLIMIT_LEN (12u)

/** \brief Mask for Ifx_PMS_DTS_LIM2_Bits.TSDLIMIT */
#define IFX_PMS_DTS_LIM2_TSDLIMIT_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_DTS_LIM2_Bits.TSDLIMIT */
#define IFX_PMS_DTS_LIM2_TSDLIMIT_OFF (0u)

/** \brief Length for Ifx_PMS_DTS_LIM2_Bits.TSDHYST */
#define IFX_PMS_DTS_LIM2_TSDHYST_LEN (3u)

/** \brief Mask for Ifx_PMS_DTS_LIM2_Bits.TSDHYST */
#define IFX_PMS_DTS_LIM2_TSDHYST_MSK (0x7u)

/** \brief Offset for Ifx_PMS_DTS_LIM2_Bits.TSDHYST */
#define IFX_PMS_DTS_LIM2_TSDHYST_OFF (12u)

/** \brief Length for Ifx_PMS_DTS_LIM2_Bits.TSDFILT */
#define IFX_PMS_DTS_LIM2_TSDFILT_LEN (4u)

/** \brief Mask for Ifx_PMS_DTS_LIM2_Bits.TSDFILT */
#define IFX_PMS_DTS_LIM2_TSDFILT_MSK (0xfu)

/** \brief Offset for Ifx_PMS_DTS_LIM2_Bits.TSDFILT */
#define IFX_PMS_DTS_LIM2_TSDFILT_OFF (16u)

/** \brief Length for Ifx_PMS_DTS_STAT_Bits.RESULT */
#define IFX_PMS_DTS_STAT_RESULT_LEN (12u)

/** \brief Mask for Ifx_PMS_DTS_STAT_Bits.RESULT */
#define IFX_PMS_DTS_STAT_RESULT_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_DTS_STAT_Bits.RESULT */
#define IFX_PMS_DTS_STAT_RESULT_OFF (0u)

/** \brief Length for Ifx_PMS_DTS_STAT_Bits.PEAK */
#define IFX_PMS_DTS_STAT_PEAK_LEN (12u)

/** \brief Mask for Ifx_PMS_DTS_STAT_Bits.PEAK */
#define IFX_PMS_DTS_STAT_PEAK_MSK (0xfffu)

/** \brief Offset for Ifx_PMS_DTS_STAT_Bits.PEAK */
#define IFX_PMS_DTS_STAT_PEAK_OFF (16u)

/** \brief Length for Ifx_PMS_DTS_STAT_Bits.LLU */
#define IFX_PMS_DTS_STAT_LLU_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_STAT_Bits.LLU */
#define IFX_PMS_DTS_STAT_LLU_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_STAT_Bits.LLU */
#define IFX_PMS_DTS_STAT_LLU_OFF (28u)

/** \brief Length for Ifx_PMS_DTS_STAT_Bits.UOF */
#define IFX_PMS_DTS_STAT_UOF_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_STAT_Bits.UOF */
#define IFX_PMS_DTS_STAT_UOF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_STAT_Bits.UOF */
#define IFX_PMS_DTS_STAT_UOF_OFF (29u)

/** \brief Length for Ifx_PMS_DTS_STAT_Bits.TSD */
#define IFX_PMS_DTS_STAT_TSD_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_STAT_Bits.TSD */
#define IFX_PMS_DTS_STAT_TSD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_STAT_Bits.TSD */
#define IFX_PMS_DTS_STAT_TSD_OFF (30u)

/** \brief Length for Ifx_PMS_DTS_STAT_Bits.DTSREADY */
#define IFX_PMS_DTS_STAT_DTSREADY_LEN (1u)

/** \brief Mask for Ifx_PMS_DTS_STAT_Bits.DTSREADY */
#define IFX_PMS_DTS_STAT_DTSREADY_MSK (0x1u)

/** \brief Offset for Ifx_PMS_DTS_STAT_Bits.DTSREADY */
#define IFX_PMS_DTS_STAT_DTSREADY_OFF (31u)

/** \brief Length for Ifx_PMS_CLDRSTCON_Bits.CPTRIG */
#define IFX_PMS_CLDRSTCON_CPTRIG_LEN (8u)

/** \brief Mask for Ifx_PMS_CLDRSTCON_Bits.CPTRIG */
#define IFX_PMS_CLDRSTCON_CPTRIG_MSK (0xffu)

/** \brief Offset for Ifx_PMS_CLDRSTCON_Bits.CPTRIG */
#define IFX_PMS_CLDRSTCON_CPTRIG_OFF (0u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.LVDANA */
#define IFX_PMS_CLDRSTSTAT_LVDANA_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.LVDANA */
#define IFX_PMS_CLDRSTSTAT_LVDANA_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.LVDANA */
#define IFX_PMS_CLDRSTSTAT_LVDANA_OFF (0u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS0 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS0_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS0 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS0 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS0_OFF (1u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.STBY0WKP */
#define IFX_PMS_CLDRSTSTAT_STBY0WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.STBY0WKP */
#define IFX_PMS_CLDRSTSTAT_STBY0WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.STBY0WKP */
#define IFX_PMS_CLDRSTSTAT_STBY0WKP_OFF (2u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS1 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS1_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS1 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS1 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS1_OFF (3u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS2 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS2_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS2 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.LVDPMS2 */
#define IFX_PMS_CLDRSTSTAT_LVDPMS2_OFF (4u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.STBY1WKP */
#define IFX_PMS_CLDRSTSTAT_STBY1WKP_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.STBY1WKP */
#define IFX_PMS_CLDRSTSTAT_STBY1WKP_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.STBY1WKP */
#define IFX_PMS_CLDRSTSTAT_STBY1WKP_OFF (5u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.CLDPORST */
#define IFX_PMS_CLDRSTSTAT_CLDPORST_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.CLDPORST */
#define IFX_PMS_CLDRSTSTAT_CLDPORST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.CLDPORST */
#define IFX_PMS_CLDRSTSTAT_CLDPORST_OFF (6u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.PDCLDRST */
#define IFX_PMS_CLDRSTSTAT_PDCLDRST_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.PDCLDRST */
#define IFX_PMS_CLDRSTSTAT_PDCLDRST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.PDCLDRST */
#define IFX_PMS_CLDRSTSTAT_PDCLDRST_OFF (7u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.PORST */
#define IFX_PMS_CLDRSTSTAT_PORST_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.PORST */
#define IFX_PMS_CLDRSTSTAT_PORST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.PORST */
#define IFX_PMS_CLDRSTSTAT_PORST_OFF (8u)

/** \brief Length for Ifx_PMS_CLDRSTSTAT_Bits.LBIST */
#define IFX_PMS_CLDRSTSTAT_LBIST_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTAT_Bits.LBIST */
#define IFX_PMS_CLDRSTSTAT_LBIST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTAT_Bits.LBIST */
#define IFX_PMS_CLDRSTSTAT_LBIST_OFF (9u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDD */
#define IFX_PMS_CLDRSTRIG_VDD_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDD */
#define IFX_PMS_CLDRSTRIG_VDD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDD */
#define IFX_PMS_CLDRSTRIG_VDD_OFF (0u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDEXT */
#define IFX_PMS_CLDRSTRIG_VDDEXT_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDEXT */
#define IFX_PMS_CLDRSTRIG_VDDEXT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDEXT */
#define IFX_PMS_CLDRSTRIG_VDDEXT_OFF (1u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VSSDCHS */
#define IFX_PMS_CLDRSTRIG_VSSDCHS_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VSSDCHS */
#define IFX_PMS_CLDRSTRIG_VSSDCHS_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VSSDCHS */
#define IFX_PMS_CLDRSTRIG_VSSDCHS_OFF (2u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDEXTDC */
#define IFX_PMS_CLDRSTRIG_VDDEXTDC_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDEXTDC */
#define IFX_PMS_CLDRSTRIG_VDDEXTDC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDEXTDC */
#define IFX_PMS_CLDRSTRIG_VDDEXTDC_OFF (3u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDDCLS */
#define IFX_PMS_CLDRSTRIG_VDDDCLS_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDDCLS */
#define IFX_PMS_CLDRSTRIG_VDDDCLS_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDDCLS */
#define IFX_PMS_CLDRSTRIG_VDDDCLS_OFF (4u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDEVRSB */
#define IFX_PMS_CLDRSTRIG_VDDEVRSB_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDEVRSB */
#define IFX_PMS_CLDRSTRIG_VDDEVRSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDEVRSB */
#define IFX_PMS_CLDRSTRIG_VDDEVRSB_OFF (5u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDM */
#define IFX_PMS_CLDRSTRIG_VDDM_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDM */
#define IFX_PMS_CLDRSTRIG_VDDM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDM */
#define IFX_PMS_CLDRSTRIG_VDDM_OFF (6u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY0 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY0_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY0 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY0 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY0_OFF (7u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY1 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY1_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY1 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY1 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY1_OFF (8u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY2 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY2_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY2 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDPHPHY2 */
#define IFX_PMS_CLDRSTRIG_VDDPHPHY2_OFF (9u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDHSIF */
#define IFX_PMS_CLDRSTRIG_VDDHSIF_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDHSIF */
#define IFX_PMS_CLDRSTRIG_VDDHSIF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDHSIF */
#define IFX_PMS_CLDRSTRIG_VDDHSIF_OFF (10u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDPAD */
#define IFX_PMS_CLDRSTRIG_VDDPAD_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDPAD */
#define IFX_PMS_CLDRSTRIG_VDDPAD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDPAD */
#define IFX_PMS_CLDRSTRIG_VDDPAD_OFF (12u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDLMU0 */
#define IFX_PMS_CLDRSTRIG_VDDLMU0_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDLMU0 */
#define IFX_PMS_CLDRSTRIG_VDDLMU0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDLMU0 */
#define IFX_PMS_CLDRSTRIG_VDDLMU0_OFF (13u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDLMU1 */
#define IFX_PMS_CLDRSTRIG_VDDLMU1_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDLMU1 */
#define IFX_PMS_CLDRSTRIG_VDDLMU1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDLMU1 */
#define IFX_PMS_CLDRSTRIG_VDDLMU1_OFF (14u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDPPU */
#define IFX_PMS_CLDRSTRIG_VDDPPU_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDPPU */
#define IFX_PMS_CLDRSTRIG_VDDPPU_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDPPU */
#define IFX_PMS_CLDRSTRIG_VDDPPU_OFF (15u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY0 */
#define IFX_PMS_CLDRSTRIG_VDDPHY0_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY0 */
#define IFX_PMS_CLDRSTRIG_VDDPHY0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY0 */
#define IFX_PMS_CLDRSTRIG_VDDPHY0_OFF (17u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY1 */
#define IFX_PMS_CLDRSTRIG_VDDPHY1_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY1 */
#define IFX_PMS_CLDRSTRIG_VDDPHY1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY1 */
#define IFX_PMS_CLDRSTRIG_VDDPHY1_OFF (18u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY2 */
#define IFX_PMS_CLDRSTRIG_VDDPHY2_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY2 */
#define IFX_PMS_CLDRSTRIG_VDDPHY2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.VDDPHY2 */
#define IFX_PMS_CLDRSTRIG_VDDPHY2_OFF (19u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.PORSTTO */
#define IFX_PMS_CLDRSTRIG_PORSTTO_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.PORSTTO */
#define IFX_PMS_CLDRSTRIG_PORSTTO_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.PORSTTO */
#define IFX_PMS_CLDRSTRIG_PORSTTO_OFF (20u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.LBTERM */
#define IFX_PMS_CLDRSTRIG_LBTERM_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.LBTERM */
#define IFX_PMS_CLDRSTRIG_LBTERM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.LBTERM */
#define IFX_PMS_CLDRSTRIG_LBTERM_OFF (21u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.LBPORST */
#define IFX_PMS_CLDRSTRIG_LBPORST_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.LBPORST */
#define IFX_PMS_CLDRSTRIG_LBPORST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.LBPORST */
#define IFX_PMS_CLDRSTRIG_LBPORST_OFF (22u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.PDCOLD */
#define IFX_PMS_CLDRSTRIG_PDCOLD_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.PDCOLD */
#define IFX_PMS_CLDRSTRIG_PDCOLD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.PDCOLD */
#define IFX_PMS_CLDRSTRIG_PDCOLD_OFF (23u)

/** \brief Length for Ifx_PMS_CLDRSTRIG_Bits.CPSWTRIG */
#define IFX_PMS_CLDRSTRIG_CPSWTRIG_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIG_Bits.CPSWTRIG */
#define IFX_PMS_CLDRSTRIG_CPSWTRIG_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIG_Bits.CPSWTRIG */
#define IFX_PMS_CLDRSTRIG_CPSWTRIG_OFF (24u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDD */
#define IFX_PMS_CLDRSTRIGL_VDD_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDD */
#define IFX_PMS_CLDRSTRIGL_VDD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDD */
#define IFX_PMS_CLDRSTRIGL_VDD_OFF (0u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDEXT */
#define IFX_PMS_CLDRSTRIGL_VDDEXT_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDEXT */
#define IFX_PMS_CLDRSTRIGL_VDDEXT_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDEXT */
#define IFX_PMS_CLDRSTRIGL_VDDEXT_OFF (1u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VSSDCHS */
#define IFX_PMS_CLDRSTRIGL_VSSDCHS_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VSSDCHS */
#define IFX_PMS_CLDRSTRIGL_VSSDCHS_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VSSDCHS */
#define IFX_PMS_CLDRSTRIGL_VSSDCHS_OFF (2u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDEXTDC */
#define IFX_PMS_CLDRSTRIGL_VDDEXTDC_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDEXTDC */
#define IFX_PMS_CLDRSTRIGL_VDDEXTDC_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDEXTDC */
#define IFX_PMS_CLDRSTRIGL_VDDEXTDC_OFF (3u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDDCLS */
#define IFX_PMS_CLDRSTRIGL_VDDDCLS_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDDCLS */
#define IFX_PMS_CLDRSTRIGL_VDDDCLS_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDDCLS */
#define IFX_PMS_CLDRSTRIGL_VDDDCLS_OFF (4u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDEVRSB */
#define IFX_PMS_CLDRSTRIGL_VDDEVRSB_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDEVRSB */
#define IFX_PMS_CLDRSTRIGL_VDDEVRSB_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDEVRSB */
#define IFX_PMS_CLDRSTRIGL_VDDEVRSB_OFF (5u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDM */
#define IFX_PMS_CLDRSTRIGL_VDDM_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDM */
#define IFX_PMS_CLDRSTRIGL_VDDM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDM */
#define IFX_PMS_CLDRSTRIGL_VDDM_OFF (6u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY0 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY0_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY0 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY0 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY0_OFF (7u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY1 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY1_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY1 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY1 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY1_OFF (8u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY2 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY2_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY2 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHPHY2 */
#define IFX_PMS_CLDRSTRIGL_VDDPHPHY2_OFF (9u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDHSIF */
#define IFX_PMS_CLDRSTRIGL_VDDHSIF_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDHSIF */
#define IFX_PMS_CLDRSTRIGL_VDDHSIF_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDHSIF */
#define IFX_PMS_CLDRSTRIGL_VDDHSIF_OFF (10u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDPAD */
#define IFX_PMS_CLDRSTRIGL_VDDPAD_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDPAD */
#define IFX_PMS_CLDRSTRIGL_VDDPAD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDPAD */
#define IFX_PMS_CLDRSTRIGL_VDDPAD_OFF (12u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDLMU0 */
#define IFX_PMS_CLDRSTRIGL_VDDLMU0_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDLMU0 */
#define IFX_PMS_CLDRSTRIGL_VDDLMU0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDLMU0 */
#define IFX_PMS_CLDRSTRIGL_VDDLMU0_OFF (13u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDLMU1 */
#define IFX_PMS_CLDRSTRIGL_VDDLMU1_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDLMU1 */
#define IFX_PMS_CLDRSTRIGL_VDDLMU1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDLMU1 */
#define IFX_PMS_CLDRSTRIGL_VDDLMU1_OFF (14u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDPPU */
#define IFX_PMS_CLDRSTRIGL_VDDPPU_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDPPU */
#define IFX_PMS_CLDRSTRIGL_VDDPPU_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDPPU */
#define IFX_PMS_CLDRSTRIGL_VDDPPU_OFF (15u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY0 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY0_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY0 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY0_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY0 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY0_OFF (17u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY1 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY1_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY1 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY1_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY1 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY1_OFF (18u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY2 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY2_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY2 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY2_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.VDDPHY2 */
#define IFX_PMS_CLDRSTRIGL_VDDPHY2_OFF (19u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.PORSTTO */
#define IFX_PMS_CLDRSTRIGL_PORSTTO_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.PORSTTO */
#define IFX_PMS_CLDRSTRIGL_PORSTTO_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.PORSTTO */
#define IFX_PMS_CLDRSTRIGL_PORSTTO_OFF (20u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.LBTERM */
#define IFX_PMS_CLDRSTRIGL_LBTERM_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.LBTERM */
#define IFX_PMS_CLDRSTRIGL_LBTERM_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.LBTERM */
#define IFX_PMS_CLDRSTRIGL_LBTERM_OFF (21u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.LBPORST */
#define IFX_PMS_CLDRSTRIGL_LBPORST_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.LBPORST */
#define IFX_PMS_CLDRSTRIGL_LBPORST_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.LBPORST */
#define IFX_PMS_CLDRSTRIGL_LBPORST_OFF (22u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.PDCOLD */
#define IFX_PMS_CLDRSTRIGL_PDCOLD_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.PDCOLD */
#define IFX_PMS_CLDRSTRIGL_PDCOLD_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.PDCOLD */
#define IFX_PMS_CLDRSTRIGL_PDCOLD_OFF (23u)

/** \brief Length for Ifx_PMS_CLDRSTRIGL_Bits.CPSWTRIG */
#define IFX_PMS_CLDRSTRIGL_CPSWTRIG_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTRIGL_Bits.CPSWTRIG */
#define IFX_PMS_CLDRSTRIGL_CPSWTRIG_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTRIGL_Bits.CPSWTRIG */
#define IFX_PMS_CLDRSTRIGL_CPSWTRIG_OFF (24u)

/** \brief Length for Ifx_PMS_CLDRSTSTATCLR_Bits.CLEAR */
#define IFX_PMS_CLDRSTSTATCLR_CLEAR_LEN (1u)

/** \brief Mask for Ifx_PMS_CLDRSTSTATCLR_Bits.CLEAR */
#define IFX_PMS_CLDRSTSTATCLR_CLEAR_MSK (0x1u)

/** \brief Offset for Ifx_PMS_CLDRSTSTATCLR_Bits.CLEAR */
#define IFX_PMS_CLDRSTSTATCLR_CLEAR_OFF (0u)

/** \brief Length for Ifx_PMS_OTSS_Bits.OTGB0 */
#define IFX_PMS_OTSS_OTGB0_LEN (2u)

/** \brief Mask for Ifx_PMS_OTSS_Bits.OTGB0 */
#define IFX_PMS_OTSS_OTGB0_MSK (0x3u)

/** \brief Offset for Ifx_PMS_OTSS_Bits.OTGB0 */
#define IFX_PMS_OTSS_OTGB0_OFF (0u)

/** \brief Length for Ifx_PMS_OTSS_Bits.OTGB1 */
#define IFX_PMS_OTSS_OTGB1_LEN (2u)

/** \brief Mask for Ifx_PMS_OTSS_Bits.OTGB1 */
#define IFX_PMS_OTSS_OTGB1_MSK (0x3u)

/** \brief Offset for Ifx_PMS_OTSS_Bits.OTGB1 */
#define IFX_PMS_OTSS_OTGB1_OFF (8u)

/** \brief Length for Ifx_PMS_OTSC0_Bits.B0PMS */
#define IFX_PMS_OTSC0_B0PMS_LEN (8u)

/** \brief Mask for Ifx_PMS_OTSC0_Bits.B0PMS */
#define IFX_PMS_OTSC0_B0PMS_MSK (0xffu)

/** \brief Offset for Ifx_PMS_OTSC0_Bits.B0PMS */
#define IFX_PMS_OTSC0_B0PMS_OFF (0u)

/** \brief Length for Ifx_PMS_OTSC0_Bits.B1PMS */
#define IFX_PMS_OTSC0_B1PMS_LEN (8u)

/** \brief Mask for Ifx_PMS_OTSC0_Bits.B1PMS */
#define IFX_PMS_OTSC0_B1PMS_MSK (0xffu)

/** \brief Offset for Ifx_PMS_OTSC0_Bits.B1PMS */
#define IFX_PMS_OTSC0_B1PMS_OFF (16u)

/** \brief Length for Ifx_PMS_OTSC1_Bits.B0EVRC */
#define IFX_PMS_OTSC1_B0EVRC_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSC1_Bits.B0EVRC */
#define IFX_PMS_OTSC1_B0EVRC_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSC1_Bits.B0EVRC */
#define IFX_PMS_OTSC1_B0EVRC_OFF (0u)

/** \brief Length for Ifx_PMS_OTSC1_Bits.B1EVRC */
#define IFX_PMS_OTSC1_B1EVRC_LEN (4u)

/** \brief Mask for Ifx_PMS_OTSC1_Bits.B1EVRC */
#define IFX_PMS_OTSC1_B1EVRC_MSK (0xfu)

/** \brief Offset for Ifx_PMS_OTSC1_Bits.B1EVRC */
#define IFX_PMS_OTSC1_B1EVRC_OFF (8u)

/** \brief Length for Ifx_PMS_LVDPMS1USRINFO_Bits.DATA */
#define IFX_PMS_LVDPMS1USRINFO_DATA_LEN (32u)

/** \brief Mask for Ifx_PMS_LVDPMS1USRINFO_Bits.DATA */
#define IFX_PMS_LVDPMS1USRINFO_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_PMS_LVDPMS1USRINFO_Bits.DATA */
#define IFX_PMS_LVDPMS1USRINFO_DATA_OFF (0u)

/** \brief Length for Ifx_PMS_CLDPORSTUSRINFO_Bits.DATA */
#define IFX_PMS_CLDPORSTUSRINFO_DATA_LEN (32u)

/** \brief Mask for Ifx_PMS_CLDPORSTUSRINFO_Bits.DATA */
#define IFX_PMS_CLDPORSTUSRINFO_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_PMS_CLDPORSTUSRINFO_Bits.DATA */
#define IFX_PMS_CLDPORSTUSRINFO_DATA_OFF (0u)

/** \brief Length for Ifx_PMS_WRMPORSTUSRINFO_Bits.DATA */
#define IFX_PMS_WRMPORSTUSRINFO_DATA_LEN (32u)

/** \brief Mask for Ifx_PMS_WRMPORSTUSRINFO_Bits.DATA */
#define IFX_PMS_WRMPORSTUSRINFO_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_PMS_WRMPORSTUSRINFO_Bits.DATA */
#define IFX_PMS_WRMPORSTUSRINFO_DATA_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXPMS_BF_H */
