{
  "module_name": "dcn31_hpo_dp_link_encoder.h",
  "hash_id": "db4690b056b8357489d30bb26aa3424e73acdbc7ce2815e124e5f3befa4fcc67",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn31/dcn31_hpo_dp_link_encoder.h",
  "human_readable_source": " \n\n#ifndef __DAL_DCN31_HPO_DP_LINK_ENCODER_H__\n#define __DAL_DCN31_HPO_DP_LINK_ENCODER_H__\n\n#include \"link_encoder.h\"\n\n\n#define DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(hpo_dp_link_encoder)\\\n\tcontainer_of(hpo_dp_link_encoder, struct dcn31_hpo_dp_link_encoder, base)\n\n\n#define DCN3_1_HPO_DP_LINK_ENC_REG_LIST(id) \\\n\tSRI(DP_LINK_ENC_CLOCK_CONTROL, DP_LINK_ENC, id), \\\n\tSRI(DP_DPHY_SYM32_CONTROL, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_STATUS, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CONFIG, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_PRBS_SEED0, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_PRBS_SEED1, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_PRBS_SEED2, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_PRBS_SEED3, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_SQ_PULSE, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM0, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM1, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM2, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM3, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM4, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM5, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM6, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM7, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM8, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM9, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_TP_CUSTOM10, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_SAT_VC0, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_SAT_VC1, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_SAT_VC2, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_SAT_VC3, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_VC_RATE_CNTL0, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_VC_RATE_CNTL1, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_VC_RATE_CNTL2, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_VC_RATE_CNTL3, DP_DPHY_SYM32, id), \\\n\tSRI(DP_DPHY_SYM32_SAT_UPDATE, DP_DPHY_SYM32, id)\n\n#define DCN3_1_RDPCSTX_REG_LIST(id) \\\n\tSRII(RDPCSTX_PHY_CNTL6, RDPCSTX, id)\n\n\n#define DCN3_1_HPO_DP_LINK_ENC_REGS \\\n\tuint32_t DP_LINK_ENC_CLOCK_CONTROL;\\\n\tuint32_t DP_DPHY_SYM32_CONTROL;\\\n\tuint32_t DP_DPHY_SYM32_STATUS;\\\n\tuint32_t DP_DPHY_SYM32_TP_CONFIG;\\\n\tuint32_t DP_DPHY_SYM32_TP_PRBS_SEED0;\\\n\tuint32_t DP_DPHY_SYM32_TP_PRBS_SEED1;\\\n\tuint32_t DP_DPHY_SYM32_TP_PRBS_SEED2;\\\n\tuint32_t DP_DPHY_SYM32_TP_PRBS_SEED3;\\\n\tuint32_t DP_DPHY_SYM32_TP_SQ_PULSE;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM0;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM1;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM2;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM3;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM4;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM5;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM6;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM7;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM8;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM9;\\\n\tuint32_t DP_DPHY_SYM32_TP_CUSTOM10;\\\n\tuint32_t DP_DPHY_SYM32_SAT_VC0;\\\n\tuint32_t DP_DPHY_SYM32_SAT_VC1;\\\n\tuint32_t DP_DPHY_SYM32_SAT_VC2;\\\n\tuint32_t DP_DPHY_SYM32_SAT_VC3;\\\n\tuint32_t DP_DPHY_SYM32_VC_RATE_CNTL0;\\\n\tuint32_t DP_DPHY_SYM32_VC_RATE_CNTL1;\\\n\tuint32_t DP_DPHY_SYM32_VC_RATE_CNTL2;\\\n\tuint32_t DP_DPHY_SYM32_VC_RATE_CNTL3;\\\n\tuint32_t DP_DPHY_SYM32_SAT_UPDATE\n\nstruct dcn31_hpo_dp_link_encoder_registers {\n\tDCN3_1_HPO_DP_LINK_ENC_REGS;\n\tuint32_t RDPCSTX_PHY_CNTL6[5];\n};\n\n#define DCN3_1_HPO_DP_LINK_ENC_MASK_SH_LIST(mask_sh)\\\n\tSE_SF(DP_LINK_ENC0_DP_LINK_ENC_CLOCK_CONTROL, DP_LINK_ENC_CLOCK_EN, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL, DPHY_RESET, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL, DPHY_ENABLE, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL, PRECODER_ENABLE, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL, MODE, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_CONTROL, NUM_LANES, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_STATUS, STATUS, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_STATUS, SAT_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_STATUS, RATE_UPDATE_PENDING, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CUSTOM0, TP_CUSTOM, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG, TP_SELECT0, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG, TP_SELECT1, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG, TP_SELECT2, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG, TP_SELECT3, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG, TP_PRBS_SEL0, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG, TP_PRBS_SEL1, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG, TP_PRBS_SEL2, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_CONFIG, TP_PRBS_SEL3, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_TP_SQ_PULSE, TP_SQ_PULSE_WIDTH, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC0, SAT_STREAM_SOURCE, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_SAT_VC0, SAT_SLOT_COUNT, mask_sh),\\\n\tSE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DPALT_DISABLE, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL0, STREAM_VC_RATE_X, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_VC_RATE_CNTL0, STREAM_VC_RATE_Y, mask_sh),\\\n\tSE_SF(DP_DPHY_SYM320_DP_DPHY_SYM32_SAT_UPDATE, SAT_UPDATE, mask_sh)\n\n#define DCN3_1_HPO_DP_LINK_ENC_REG_FIELD_LIST(type) \\\n\ttype DP_LINK_ENC_CLOCK_EN;\\\n\ttype DPHY_RESET;\\\n\ttype DPHY_ENABLE;\\\n\ttype PRECODER_ENABLE;\\\n\ttype NUM_LANES;\\\n\ttype MODE;\\\n\ttype STATUS;\\\n\ttype SAT_UPDATE_PENDING;\\\n\ttype RATE_UPDATE_PENDING;\\\n\ttype TP_CUSTOM;\\\n\ttype TP_SELECT0;\\\n\ttype TP_SELECT1;\\\n\ttype TP_SELECT2;\\\n\ttype TP_SELECT3;\\\n\ttype TP_PRBS_SEL0;\\\n\ttype TP_PRBS_SEL1;\\\n\ttype TP_PRBS_SEL2;\\\n\ttype TP_PRBS_SEL3;\\\n\ttype TP_SQ_PULSE_WIDTH;\\\n\ttype SAT_STREAM_SOURCE;\\\n\ttype SAT_SLOT_COUNT;\\\n\ttype STREAM_VC_RATE_X;\\\n\ttype STREAM_VC_RATE_Y;\\\n\ttype SAT_UPDATE;\\\n\ttype RDPCS_PHY_DPALT_DISABLE\n\n\nstruct dcn31_hpo_dp_link_encoder_shift {\n\tDCN3_1_HPO_DP_LINK_ENC_REG_FIELD_LIST(uint8_t);\n};\n\nstruct dcn31_hpo_dp_link_encoder_mask {\n\tDCN3_1_HPO_DP_LINK_ENC_REG_FIELD_LIST(uint32_t);\n};\n\nstruct dcn31_hpo_dp_link_encoder {\n\tstruct hpo_dp_link_encoder base;\n\tconst struct dcn31_hpo_dp_link_encoder_registers *regs;\n\tconst struct dcn31_hpo_dp_link_encoder_shift *hpo_le_shift;\n\tconst struct dcn31_hpo_dp_link_encoder_mask *hpo_le_mask;\n};\n\nvoid hpo_dp_link_encoder31_construct(struct dcn31_hpo_dp_link_encoder *enc31,\n\tstruct dc_context *ctx,\n\tuint32_t inst,\n\tconst struct dcn31_hpo_dp_link_encoder_registers *hpo_le_regs,\n\tconst struct dcn31_hpo_dp_link_encoder_shift *hpo_le_shift,\n\tconst struct dcn31_hpo_dp_link_encoder_mask *hpo_le_mask);\n\nvoid dcn31_hpo_dp_link_enc_enable_dp_output(\n\tstruct hpo_dp_link_encoder *enc,\n\tconst struct dc_link_settings *link_settings,\n\tenum transmitter transmitter,\n\tenum hpd_source_id hpd_source);\n\nvoid dcn31_hpo_dp_link_enc_disable_output(\n\tstruct hpo_dp_link_encoder *enc,\n\tenum signal_type signal);\n\nvoid dcn31_hpo_dp_link_enc_enable(\n\tstruct hpo_dp_link_encoder *enc,\n\tenum dc_lane_count num_lanes);\n\nvoid dcn31_hpo_dp_link_enc_disable(\n\tstruct hpo_dp_link_encoder *enc);\n\nvoid dcn31_hpo_dp_link_enc_set_link_test_pattern(\n\tstruct hpo_dp_link_encoder *enc,\n\tstruct encoder_set_dp_phy_pattern_param *tp_params);\n\nvoid dcn31_hpo_dp_link_enc_update_stream_allocation_table(\n\tstruct hpo_dp_link_encoder *enc,\n\tconst struct link_mst_stream_allocation_table *table);\n\nvoid dcn31_hpo_dp_link_enc_set_throttled_vcp_size(\n\tstruct hpo_dp_link_encoder *enc,\n\tuint32_t stream_encoder_inst,\n\tstruct fixed31_32 avg_time_slots_per_mtp);\n\nvoid dcn31_hpo_dp_link_enc_read_state(\n\tstruct hpo_dp_link_encoder *enc,\n\tstruct hpo_dp_link_enc_state *state);\n\nvoid dcn31_hpo_dp_link_enc_set_ffe(\n\tstruct hpo_dp_link_encoder *enc,\n\tconst struct dc_link_settings *link_settings,\n\tuint8_t ffe_preset);\n\n#endif   \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}