
*** Running vivado
    with args -log ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 404.211 ; gain = 193.820
INFO: [Synth 8-638] synthesizing module 'ila_0' [d:/NewLand/Learn/Verilog/clock/test/HQNUO_CK_CPTATOMICCLK/Develop/10_Misc/trunk/prj/dac.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [E:/vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (46#1) [d:/NewLand/Learn/Verilog/clock/test/HQNUO_CK_CPTATOMICCLK/Develop/10_Misc/trunk/prj/dac.srcs/sources_1/ip/ila_0/synth/ila_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 702.973 ; gain = 492.582
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:11 . Memory (MB): peak = 702.973 ; gain = 492.582
INFO: [Device 21-403] Loading part xc7k325tfbg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 827.832 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:24 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:24 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:25 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:01:26 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:31 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:42 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:43 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 827.832 ; gain = 617.441
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 827.832 ; gain = 617.441

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |CFGLUT5  |    41|
|3     |LUT1     |    43|
|4     |LUT2     |    37|
|5     |LUT3     |    88|
|6     |LUT4     |    54|
|7     |LUT5     |    91|
|8     |LUT6     |   239|
|9     |MUXF7    |     1|
|10    |RAMB36E1 |     2|
|11    |SRL16E   |    21|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |   878|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 827.832 ; gain = 617.441
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:39 . Memory (MB): peak = 827.832 ; gain = 518.879
