substrate
contacts
panels
resistivity
eigendecomposition
green
dct
eqn
coupling
contact
gmres
bem
currents
discretization
potentials
extraction
panel
mn
admittance
backplane
cos
sin
mixed
impedance
unif
disc
lateral
profiles
eigenfunctions
substrates
eigendecomp
circuit
electrostatic
resistive
profile
volt
voltage
eigenvalues
speedup
2d
usage
injected
analog
ohm
coefficients
signal
noise
fmn
spectre
cosine
circuits
chip
ic
layout
fft
ij
accuracy
resistances
surface
bump
medium
bidimensional
eigenfunction
ab
operator
discretize
eigenpairs
designs
spice
cosines
wells
fabrication
proliferation
density
truncating
residual
poisson
cm
gammab
gammaa
resistance
func
ke
coupled
volume
modes
overwhelming
integrated
krylov
dense
cmos
redesigns
resistively
stenciling
medici
extr
parasitics
ductivity
amn
receptors
resistivities
cmn
pisces
macromodels
summation
speeding
accuracies
relating
modeling
simulators
storage
dimensions
implied
boundary
refolding
gigahertz
dxdy
nonideal
doping
diference
impedances
silveira
bicmos
multilayered
tessellated
switching
matrix
layers
acceleration
kg
talk
comparable
ae
potential
industry
appealing
readily
conductance
fabricate
sparsification
3d
devised
triggered
versatility
areas
cross
aimed
unknowns
costa
couplings
decom
exemplifies
connectors
saw
isolation
integrating
conductivity
semiconductors
bq
multipole
cosh
trends
oe
anything
essence
dominates
voltages
accelerates
fem
paulo
accomplish
contributor
substrate coupling
mixed signal
current distribution
eigendecomposition method
low resistivity
high resistivity
resistivity profile
resistivity substrate
panel potentials
bem methods
substrate profiles
substrate contacts
q mn
substrate green
unif disc
eqn 5
function method
2d dct
uniform discretization
integrated circuits
signal ic
admittance model
ohm cm
substrate extraction
signal designs
average panel
noise coupling
non unif
substrate cross
2d type
func eigendecomp
chip substrate
potentials given
extraction algorithm
sin 2
function based
p type
example problem
gmres iterations
memory usage
fi l
every contact
trends aimed
common chip
gammab 2n
current density
contact j
analog digital
simple resistive
eigendecomposition based
cross talk
substrate top
discretization algorithm
lateral dimensions
cosine modes
substrate problem
resistive model
impedance matrix
substrate admittance
admittance matrix
substrate noise
ij coefficients
impedance operator
common substrate
average panels
substrate model
mixed analog
square bump
entire substrate
per contact
coupling problems
integrating higher
gammaa 2m
substrate models
b 2n
eigendecomp non
infinite lateral
solve eqn
signal integrated
uniform disc
fl mn
electrostatic case
coupling extraction
disc uniform
eigendecomposition algorithm
substrate profile
eqn 19
smaller package
switching noise
total setup
bump function
modeling substrate
cm p
operator l
memory requirements
total cost
residual algorithm
average potential
industry trends
circuits modeling
eqn 10
similar accuracies
mn z
example layout
circuit models
standard circuit
eigenfunction decomposition
one volt
computational cost
green s function
number of panels
number of contacts
low resistivity substrate
coupling in integrated
coupling in mixed
green s func
high resistivity profile
mixed signal ic
mixed signal designs
non unif disc
models for substrate
panel potentials given
low resistivity profile
analysis of substrate
accuracy and efficiency
number of gmres
terms of memory
poisson s equation
modeling and analysis
set of panels
modeling of substrate
integrated circuits modeling
signal integrated circuits
substrate in order
function based method
mixed signal integrated
theta 512 256
eigendecomp non unif
spice or spectre
techniques for substrate
cm p type
relevant parameters obtained
increasingly difficult task
substrate cross talk
coupling extraction algorithm
levels of circuit
average panel potentials
modeling substrate coupling
solve eqn 5
ohm cm p
substrate admittance model
square bump function
2d type 2
reasons of accuracy
integrating higher levels
analog digital systems
substrate coupling extraction
used to speedup
performed by means
sin 2 sin
unif disc uniform
mixed analog digital
potentials from 21
triggered a proliferation
common chip substrate
dense matrix storage
gmres iterations per
type 2 dct
density of contacts
speedup the computation
substrate is used
proliferation of mixed
extraction of circuit
industry trends aimed
number of cosine
high resistivity substrate
disc uniform disc
func eigendecomp non
techniques for accurate
cos a cos
speedup was obtained
aimed at integrating
matrix vector product
given by eqn
problem of modeling
dominates the total
