
*** Running vivado
    with args -log block_design_0_filt_0_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source block_design_0_filt_0_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source block_design_0_filt_0_0.tcl -notrace
Command: synth_design -top block_design_0_filt_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13163 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1050.117 ; gain = 158.137 ; free physical = 4202 ; free virtual = 31722
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'block_design_0_filt_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ip/block_design_0_filt_0_0/synth/block_design_0_filt_0_0.vhd:99]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filt' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:12' bound to instance 'U0' of component 'filt' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ip/block_design_0_filt_0_0/synth/block_design_0_filt_0_0.vhd:194]
INFO: [Synth 8-638] synthesizing module 'filt' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:58]
	Parameter C_S_AXI_CONTROL_BUS_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_CONTROL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filt_CONTROL_BUS_s_axi' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_CONTROL_BUS_s_axi.vhd:12' bound to instance 'filt_CONTROL_BUS_s_axi_U' of component 'filt_CONTROL_BUS_s_axi' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1187]
INFO: [Synth 8-638] synthesizing module 'filt_CONTROL_BUS_s_axi' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_CONTROL_BUS_s_axi.vhd:68]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filt_CONTROL_BUS_s_axi' (1#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_CONTROL_BUS_s_axi.vhd:68]
INFO: [Synth 8-3491] module 'filt_Block_codeRepl42_proc' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Block_codeRepl42_proc.vhd:12' bound to instance 'filt_Block_codeRepl42_proc_U0' of component 'filt_Block_codeRepl42_proc' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1218]
INFO: [Synth 8-638] synthesizing module 'filt_Block_codeRepl42_proc' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Block_codeRepl42_proc.vhd:36]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Block_codeRepl42_proc.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'filt_Block_codeRepl42_proc' (2#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Block_codeRepl42_proc.vhd:36]
INFO: [Synth 8-3491] module 'filt_AXIvideo2Mat' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_AXIvideo2Mat.vhd:12' bound to instance 'filt_AXIvideo2Mat_U0' of component 'filt_AXIvideo2Mat' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1240]
INFO: [Synth 8-638] synthesizing module 'filt_AXIvideo2Mat' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_AXIvideo2Mat.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_AXIvideo2Mat.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'filt_AXIvideo2Mat' (3#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_AXIvideo2Mat.vhd:57]
INFO: [Synth 8-3491] module 'filt_Split_240_320_6144_0_s' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Split_240_320_6144_0_s.vhd:12' bound to instance 'filt_Split_240_320_6144_0_U0' of component 'filt_Split_240_320_6144_0_s' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1283]
INFO: [Synth 8-638] synthesizing module 'filt_Split_240_320_6144_0_s' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Split_240_320_6144_0_s.vhd:54]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Split_240_320_6144_0_s.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'filt_Split_240_320_6144_0_s' (4#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Split_240_320_6144_0_s.vhd:54]
INFO: [Synth 8-3491] module 'filt_Merge_240_320_0_4096_s' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Merge_240_320_0_4096_s.vhd:12' bound to instance 'filt_Merge_240_320_0_4096_U0' of component 'filt_Merge_240_320_0_4096_s' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'filt_Merge_240_320_0_4096_s' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Merge_240_320_0_4096_s.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Merge_240_320_0_4096_s.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'filt_Merge_240_320_0_4096_s' (5#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Merge_240_320_0_4096_s.vhd:42]
INFO: [Synth 8-3491] module 'filt_AddS' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_AddS.vhd:12' bound to instance 'filt_AddS_U0' of component 'filt_AddS' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'filt_AddS' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_AddS.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_AddS.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'filt_AddS' (6#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_AddS.vhd:42]
INFO: [Synth 8-3491] module 'filt_Split_240_320_4096_0_s' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Split_240_320_4096_0_s.vhd:12' bound to instance 'filt_Split_240_320_4096_0_U0' of component 'filt_Split_240_320_4096_0_s' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1379]
INFO: [Synth 8-638] synthesizing module 'filt_Split_240_320_4096_0_s' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Split_240_320_4096_0_s.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Split_240_320_4096_0_s.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'filt_Split_240_320_4096_0_s' (7#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Split_240_320_4096_0_s.vhd:42]
INFO: [Synth 8-3491] module 'filt_Merge_240_320_0_6144_s' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Merge_240_320_0_6144_s.vhd:12' bound to instance 'filt_Merge_240_320_0_6144_U0' of component 'filt_Merge_240_320_0_6144_s' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1407]
INFO: [Synth 8-638] synthesizing module 'filt_Merge_240_320_0_6144_s' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Merge_240_320_0_6144_s.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Merge_240_320_0_6144_s.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'filt_Merge_240_320_0_6144_s' (8#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Merge_240_320_0_6144_s.vhd:48]
INFO: [Synth 8-3491] module 'filt_Resize' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize.vhd:12' bound to instance 'filt_Resize_U0' of component 'filt_Resize' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1441]
INFO: [Synth 8-638] synthesizing module 'filt_Resize' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize.vhd:70]
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:12' bound to instance 'grp_filt_Resize_opr_linear_fu_74' of component 'filt_Resize_opr_linear' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize.vhd:142]
INFO: [Synth 8-638] synthesizing module 'filt_Resize_opr_linear' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:146]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:88' bound to instance 'k_buf_val_val_0_0_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1012]
INFO: [Synth 8-638] synthesizing module 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:105]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0_ram' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:13' bound to instance 'filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0_ram' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:121]
INFO: [Synth 8-638] synthesizing module 'filt_Resize_opr_linear_k_buf_val_val_0_0_ram' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:33]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 641 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filt_Resize_opr_linear_k_buf_val_val_0_0_ram' (9#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'filt_Resize_opr_linear_k_buf_val_val_0_0' (10#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:105]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:88' bound to instance 'k_buf_val_val_0_1_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1028]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:88' bound to instance 'k_buf_val_val_0_2_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1044]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:88' bound to instance 'k_buf_val_val_0_3_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1060]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:88' bound to instance 'k_buf_val_val_1_0_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1076]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:88' bound to instance 'k_buf_val_val_1_1_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1092]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:88' bound to instance 'k_buf_val_val_1_2_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1108]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 641 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'filt_Resize_opr_linear_k_buf_val_val_0_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear_k_buf_val_val_0_0.vhd:88' bound to instance 'k_buf_val_val_1_3_U' of component 'filt_Resize_opr_linear_k_buf_val_val_0_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1124]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 45 - type: integer 
	Parameter din0_WIDTH bound to: 41 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_41s_28ns_41_45_seq' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:203' bound to instance 'filt_udiv_41s_28ns_41_45_seq_U56' of component 'filt_udiv_41s_28ns_41_45_seq' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1140]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_41s_28ns_41_45_seq' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 45 - type: integer 
	Parameter din0_WIDTH bound to: 41 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
	Parameter in0_WIDTH bound to: 41 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_41s_28ns_41_45_seq_div' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:105' bound to instance 'filt_udiv_41s_28ns_41_45_seq_div_U' of component 'filt_udiv_41s_28ns_41_45_seq_div' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:244]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_41s_28ns_41_45_seq_div' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:122]
	Parameter in0_WIDTH bound to: 41 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 41 - type: integer 
	Parameter in0_WIDTH bound to: 41 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_41s_28ns_41_45_seq_div_u' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:12' bound to instance 'filt_udiv_41s_28ns_41_45_seq_div_u_0' of component 'filt_udiv_41s_28ns_41_45_seq_div_u' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:149]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_41s_28ns_41_45_seq_div_u' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:37]
	Parameter in0_WIDTH bound to: 41 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_41s_28ns_41_45_seq_div_u' (11#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_41s_28ns_41_45_seq_div' (12#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_41s_28ns_41_45_seq' (13#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 44 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_40s_28ns_40_44_seq' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:203' bound to instance 'filt_udiv_40s_28ns_40_44_seq_U57' of component 'filt_udiv_40s_28ns_40_44_seq' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1157]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_40s_28ns_40_44_seq' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 44 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 28 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_40s_28ns_40_44_seq_div' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:105' bound to instance 'filt_udiv_40s_28ns_40_44_seq_div_U' of component 'filt_udiv_40s_28ns_40_44_seq_div' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:244]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_40s_28ns_40_44_seq_div' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:122]
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_40s_28ns_40_44_seq_div_u' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:12' bound to instance 'filt_udiv_40s_28ns_40_44_seq_div_u_0' of component 'filt_udiv_40s_28ns_40_44_seq_div_u' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:149]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_40s_28ns_40_44_seq_div_u' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:37]
	Parameter in0_WIDTH bound to: 40 - type: integer 
	Parameter in1_WIDTH bound to: 28 - type: integer 
	Parameter out_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_40s_28ns_40_44_seq_div_u' (14#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_40s_28ns_40_44_seq_div' (15#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_40s_28ns_40_44_seq' (16#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_25ns_32s_32_29' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:170' bound to instance 'filt_udiv_25ns_32s_32_29_U58' of component 'filt_udiv_25ns_32s_32_29' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1174]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_25ns_32s_32_29' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:186]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_25ns_32s_32_29_div' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:88' bound to instance 'filt_udiv_25ns_32s_32_29_div_U' of component 'filt_udiv_25ns_32s_32_29_div' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:207]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_25ns_32s_32_29_div' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:103]
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_25ns_32s_32_29_div_u' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:12' bound to instance 'filt_udiv_25ns_32s_32_29_div_u_0' of component 'filt_udiv_25ns_32s_32_29_div_u' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:126]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_25ns_32s_32_29_div_u' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:35]
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_25ns_32s_32_29_div_u' (17#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_25ns_32s_32_29_div' (18#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_25ns_32s_32_29' (19#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:186]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 30 - type: integer 
	Parameter din0_WIDTH bound to: 26 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_26ns_32s_32_30' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:170' bound to instance 'filt_udiv_26ns_32s_32_30_U59' of component 'filt_udiv_26ns_32s_32_30' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1189]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_26ns_32s_32_30' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:186]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 30 - type: integer 
	Parameter din0_WIDTH bound to: 26 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 26 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_26ns_32s_32_30_div' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:88' bound to instance 'filt_udiv_26ns_32s_32_30_div_U' of component 'filt_udiv_26ns_32s_32_30_div' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:207]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_26ns_32s_32_30_div' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:103]
	Parameter in0_WIDTH bound to: 26 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter in0_WIDTH bound to: 26 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'filt_udiv_26ns_32s_32_30_div_u' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:12' bound to instance 'filt_udiv_26ns_32s_32_30_div_u_0' of component 'filt_udiv_26ns_32s_32_30_div_u' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:126]
INFO: [Synth 8-638] synthesizing module 'filt_udiv_26ns_32s_32_30_div_u' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:35]
	Parameter in0_WIDTH bound to: 26 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_26ns_32s_32_30_div_u' (20#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_26ns_32s_32_30_div' (21#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'filt_udiv_26ns_32s_32_30' (22#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:186]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U60' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1204]
INFO: [Synth 8-638] synthesizing module 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1_DSP48_0' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:6' bound to instance 'filt_mul_mul_20s_8ns_28_1_DSP48_0_U' of component 'filt_mul_mul_20s_8ns_28_1_DSP48_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'filt_mul_mul_20s_8ns_28_1_DSP48_0' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'filt_mul_mul_20s_8ns_28_1_DSP48_0' (23#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'filt_mul_mul_20s_8ns_28_1' (24#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U61' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1216]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U62' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1228]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U63' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1240]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U64' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1252]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U65' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1264]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U66' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1276]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U67' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1288]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U68' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1300]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U69' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1312]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U70' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1324]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U71' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1336]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U72' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1348]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U73' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1360]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U74' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1372]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'filt_mul_mul_20s_8ns_28_1' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_mul_mul_20s_8ns_28_1.vhd:31' bound to instance 'filt_mul_mul_20s_8ns_28_1_U75' of component 'filt_mul_mul_20s_8ns_28_1' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1384]
INFO: [Synth 8-256] done synthesizing module 'filt_Resize_opr_linear' (25#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'filt_Resize' (26#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize.vhd:60]
INFO: [Synth 8-3491] module 'filt_Mat2AXIvideo' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Mat2AXIvideo.vhd:12' bound to instance 'filt_Mat2AXIvideo_U0' of component 'filt_Mat2AXIvideo' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1487]
INFO: [Synth 8-638] synthesizing module 'filt_Mat2AXIvideo' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Mat2AXIvideo.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Mat2AXIvideo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'filt_Mat2AXIvideo' (27#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Mat2AXIvideo.vhd:51]
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_rows_V_channel' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel.vhd:49' bound to instance 'src_mat_rows_V_channel_U' of component 'FIFO_filt_src_mat_rows_V_channel' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1524]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_rows_V_channel' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_rows_V_channel_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel.vhd:13' bound to instance 'U_FIFO_filt_src_mat_rows_V_channel_shiftReg' of component 'FIFO_filt_src_mat_rows_V_channel_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_rows_V_channel_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel.vhd:26]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_rows_V_channel_shiftReg' (28#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_rows_V_channel' (29#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_cols_V_channel' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel.vhd:49' bound to instance 'src_mat_cols_V_channel_U' of component 'FIFO_filt_src_mat_cols_V_channel' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1537]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_cols_V_channel' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_cols_V_channel_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel.vhd:13' bound to instance 'U_FIFO_filt_src_mat_cols_V_channel_shiftReg' of component 'FIFO_filt_src_mat_cols_V_channel_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_cols_V_channel_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel.vhd:26]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_cols_V_channel_shiftReg' (30#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_cols_V_channel' (31#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_dst_mat_rows_V_channel' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel.vhd:49' bound to instance 'dst_mat_rows_V_channel_U' of component 'FIFO_filt_dst_mat_rows_V_channel' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1550]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_rows_V_channel' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_dst_mat_rows_V_channel_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel.vhd:13' bound to instance 'U_FIFO_filt_dst_mat_rows_V_channel_shiftReg' of component 'FIFO_filt_dst_mat_rows_V_channel_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_rows_V_channel_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel.vhd:26]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_rows_V_channel_shiftReg' (32#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_rows_V_channel' (33#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_dst_mat_cols_V_channel' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel.vhd:49' bound to instance 'dst_mat_cols_V_channel_U' of component 'FIFO_filt_dst_mat_cols_V_channel' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1563]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_cols_V_channel' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_dst_mat_cols_V_channel_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel.vhd:13' bound to instance 'U_FIFO_filt_dst_mat_cols_V_channel_shiftReg' of component 'FIFO_filt_dst_mat_cols_V_channel_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_cols_V_channel_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel.vhd:26]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_cols_V_channel_shiftReg' (34#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_cols_V_channel' (35#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_0_V.vhd:49' bound to instance 'src_mat_data_stream_0_V_U' of component 'FIFO_filt_src_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1576]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_src_mat_data_stream_0_V_shiftReg' of component 'FIFO_filt_src_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_data_stream_0_V_shiftReg' (36#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_data_stream_0_V' (37#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_data_stream_1_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_1_V.vhd:49' bound to instance 'src_mat_data_stream_1_V_U' of component 'FIFO_filt_src_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_1_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_data_stream_1_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_1_V.vhd:13' bound to instance 'U_FIFO_filt_src_mat_data_stream_1_V_shiftReg' of component 'FIFO_filt_src_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_1_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_1_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_data_stream_1_V_shiftReg' (38#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_1_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_data_stream_1_V' (39#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_1_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_data_stream_2_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_2_V.vhd:49' bound to instance 'src_mat_data_stream_2_V_U' of component 'FIFO_filt_src_mat_data_stream_2_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1602]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_data_stream_2_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_2_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_data_stream_2_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_2_V.vhd:13' bound to instance 'U_FIFO_filt_src_mat_data_stream_2_V_shiftReg' of component 'FIFO_filt_src_mat_data_stream_2_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_2_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_data_stream_2_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_2_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_data_stream_2_V_shiftReg' (40#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_2_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_data_stream_2_V' (41#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_2_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_data_stream_3_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_3_V.vhd:49' bound to instance 'src_mat_data_stream_3_V_U' of component 'FIFO_filt_src_mat_data_stream_3_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_data_stream_3_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_3_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_data_stream_3_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_3_V.vhd:13' bound to instance 'U_FIFO_filt_src_mat_data_stream_3_V_shiftReg' of component 'FIFO_filt_src_mat_data_stream_3_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_3_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_data_stream_3_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_3_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_data_stream_3_V_shiftReg' (42#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_3_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_data_stream_3_V' (43#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_data_stream_3_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_rows_V_channel61' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel61.vhd:49' bound to instance 'src_mat_rows_V_channel61_U' of component 'FIFO_filt_src_mat_rows_V_channel61' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1628]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_rows_V_channel61' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel61.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_rows_V_channel61_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel61.vhd:13' bound to instance 'U_FIFO_filt_src_mat_rows_V_channel61_shiftReg' of component 'FIFO_filt_src_mat_rows_V_channel61_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel61.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_rows_V_channel61_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel61.vhd:26]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_rows_V_channel61_shiftReg' (44#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel61.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_rows_V_channel61' (45#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_rows_V_channel61.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_cols_V_channel62' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel62.vhd:49' bound to instance 'src_mat_cols_V_channel62_U' of component 'FIFO_filt_src_mat_cols_V_channel62' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1641]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_cols_V_channel62' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel62.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_mat_cols_V_channel62_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel62.vhd:13' bound to instance 'U_FIFO_filt_src_mat_cols_V_channel62_shiftReg' of component 'FIFO_filt_src_mat_cols_V_channel62_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel62.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_mat_cols_V_channel62_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel62.vhd:26]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_cols_V_channel62_shiftReg' (46#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel62.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_mat_cols_V_channel62' (47#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_mat_cols_V_channel62.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_chs_0_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_0_data_stream_0_V.vhd:49' bound to instance 'src_chs_0_data_stream_0_V_U' of component 'FIFO_filt_src_chs_0_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1654]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_chs_0_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_0_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_chs_0_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_0_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_src_chs_0_data_stream_0_V_shiftReg' of component 'FIFO_filt_src_chs_0_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_0_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_chs_0_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_0_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_chs_0_data_stream_0_V_shiftReg' (48#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_0_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_chs_0_data_stream_0_V' (49#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_0_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_chs_1_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_1_data_stream_0_V.vhd:49' bound to instance 'src_chs_1_data_stream_0_V_U' of component 'FIFO_filt_src_chs_1_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1667]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_chs_1_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_1_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_chs_1_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_1_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_src_chs_1_data_stream_0_V_shiftReg' of component 'FIFO_filt_src_chs_1_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_1_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_chs_1_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_1_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_chs_1_data_stream_0_V_shiftReg' (50#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_1_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_chs_1_data_stream_0_V' (51#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_1_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_chs_2_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_2_data_stream_0_V.vhd:49' bound to instance 'src_chs_2_data_stream_0_V_U' of component 'FIFO_filt_src_chs_2_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1680]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_chs_2_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_2_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_chs_2_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_2_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_src_chs_2_data_stream_0_V_shiftReg' of component 'FIFO_filt_src_chs_2_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_2_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_chs_2_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_2_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_chs_2_data_stream_0_V_shiftReg' (52#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_2_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_chs_2_data_stream_0_V' (53#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_2_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_src_chs_3_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_3_data_stream_0_V.vhd:49' bound to instance 'src_chs_3_data_stream_0_V_U' of component 'FIFO_filt_src_chs_3_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1693]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_chs_3_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_3_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_src_chs_3_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_3_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_src_chs_3_data_stream_0_V_shiftReg' of component 'FIFO_filt_src_chs_3_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_3_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_src_chs_3_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_3_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_chs_3_data_stream_0_V_shiftReg' (54#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_3_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_src_chs_3_data_stream_0_V' (55#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_src_chs_3_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_src_mat_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_0_V.vhd:49' bound to instance 'wrk_src_mat_data_stream_0_V_U' of component 'FIFO_filt_wrk_src_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1706]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_src_mat_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_wrk_src_mat_data_stream_0_V_shiftReg' of component 'FIFO_filt_wrk_src_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_0_V_shiftReg' (56#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_0_V' (57#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_src_mat_data_stream_1_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_1_V.vhd:49' bound to instance 'wrk_src_mat_data_stream_1_V_U' of component 'FIFO_filt_wrk_src_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1719]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_1_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_src_mat_data_stream_1_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_1_V.vhd:13' bound to instance 'U_FIFO_filt_wrk_src_mat_data_stream_1_V_shiftReg' of component 'FIFO_filt_wrk_src_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_1_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_1_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_1_V_shiftReg' (58#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_1_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_1_V' (59#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_1_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_src_mat_data_stream_2_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_2_V.vhd:49' bound to instance 'wrk_src_mat_data_stream_2_V_U' of component 'FIFO_filt_wrk_src_mat_data_stream_2_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1732]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_2_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_2_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_src_mat_data_stream_2_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_2_V.vhd:13' bound to instance 'U_FIFO_filt_wrk_src_mat_data_stream_2_V_shiftReg' of component 'FIFO_filt_wrk_src_mat_data_stream_2_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_2_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_2_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_2_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_2_V_shiftReg' (60#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_2_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_src_mat_data_stream_2_V' (61#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_src_mat_data_stream_2_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_dst_mat_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_0_V.vhd:49' bound to instance 'wrk_dst_mat_data_stream_0_V_U' of component 'FIFO_filt_wrk_dst_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1745]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_dst_mat_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_wrk_dst_mat_data_stream_0_V_shiftReg' of component 'FIFO_filt_wrk_dst_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_0_V_shiftReg' (62#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_0_V' (63#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_dst_mat_data_stream_1_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_1_V.vhd:49' bound to instance 'wrk_dst_mat_data_stream_1_V_U' of component 'FIFO_filt_wrk_dst_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1758]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_1_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_dst_mat_data_stream_1_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_1_V.vhd:13' bound to instance 'U_FIFO_filt_wrk_dst_mat_data_stream_1_V_shiftReg' of component 'FIFO_filt_wrk_dst_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_1_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_1_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_1_V_shiftReg' (64#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_1_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_1_V' (65#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_1_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_dst_mat_data_stream_2_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_2_V.vhd:49' bound to instance 'wrk_dst_mat_data_stream_2_V_U' of component 'FIFO_filt_wrk_dst_mat_data_stream_2_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1771]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_2_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_2_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_wrk_dst_mat_data_stream_2_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_2_V.vhd:13' bound to instance 'U_FIFO_filt_wrk_dst_mat_data_stream_2_V_shiftReg' of component 'FIFO_filt_wrk_dst_mat_data_stream_2_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_2_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_2_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_2_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_2_V_shiftReg' (66#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_2_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_wrk_dst_mat_data_stream_2_V' (67#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_wrk_dst_mat_data_stream_2_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_dst_chs_0_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_0_data_stream_0_V.vhd:49' bound to instance 'dst_chs_0_data_stream_0_V_U' of component 'FIFO_filt_dst_chs_0_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1784]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_chs_0_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_0_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_dst_chs_0_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_0_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_dst_chs_0_data_stream_0_V_shiftReg' of component 'FIFO_filt_dst_chs_0_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_0_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_chs_0_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_0_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_chs_0_data_stream_0_V_shiftReg' (68#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_0_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_chs_0_data_stream_0_V' (69#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_0_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_dst_chs_1_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_1_data_stream_0_V.vhd:49' bound to instance 'dst_chs_1_data_stream_0_V_U' of component 'FIFO_filt_dst_chs_1_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1797]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_chs_1_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_1_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_dst_chs_1_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_1_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_dst_chs_1_data_stream_0_V_shiftReg' of component 'FIFO_filt_dst_chs_1_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_1_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_chs_1_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_1_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_chs_1_data_stream_0_V_shiftReg' (70#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_1_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_chs_1_data_stream_0_V' (71#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_1_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_dst_chs_2_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_2_data_stream_0_V.vhd:49' bound to instance 'dst_chs_2_data_stream_0_V_U' of component 'FIFO_filt_dst_chs_2_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_chs_2_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_2_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_dst_chs_2_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_2_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_dst_chs_2_data_stream_0_V_shiftReg' of component 'FIFO_filt_dst_chs_2_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_2_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_chs_2_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_2_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_chs_2_data_stream_0_V_shiftReg' (72#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_2_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_chs_2_data_stream_0_V' (73#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_chs_2_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_fin_mat_data_stream_0_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_0_V.vhd:49' bound to instance 'fin_mat_data_stream_0_V_U' of component 'FIFO_filt_fin_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1823]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_fin_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_fin_mat_data_stream_0_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_0_V.vhd:13' bound to instance 'U_FIFO_filt_fin_mat_data_stream_0_V_shiftReg' of component 'FIFO_filt_fin_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_0_V.vhd:126]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_fin_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_fin_mat_data_stream_0_V_shiftReg' (74#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_fin_mat_data_stream_0_V' (75#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_0_V.vhd:68]
INFO: [Synth 8-3491] module 'FIFO_filt_fin_mat_data_stream_1_V' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_1_V.vhd:49' bound to instance 'fin_mat_data_stream_1_V_U' of component 'FIFO_filt_fin_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1836]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_fin_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_1_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_filt_fin_mat_data_stream_1_V_shiftReg' declared at '/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_1_V.vhd:13' bound to instance 'U_FIFO_filt_fin_mat_data_stream_1_V_shiftReg' of component 'FIFO_filt_fin_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_1_V.vhd:126]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_fin_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_1_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_fin_mat_data_stream_1_V_shiftReg' (76#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_1_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_fin_mat_data_stream_1_V' (77#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_1_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_fin_mat_data_stream_2_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_2_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_fin_mat_data_stream_2_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_2_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_fin_mat_data_stream_2_V_shiftReg' (78#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_2_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_fin_mat_data_stream_2_V' (79#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_2_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_fin_mat_data_stream_3_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_3_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_fin_mat_data_stream_3_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_3_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_fin_mat_data_stream_3_V_shiftReg' (80#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_3_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_fin_mat_data_stream_3_V' (81#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_fin_mat_data_stream_3_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_data_stream_0_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_0_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_data_stream_0_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_0_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_data_stream_0_V_shiftReg' (82#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_0_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_data_stream_0_V' (83#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_0_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_data_stream_1_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_1_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_data_stream_1_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_1_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_data_stream_1_V_shiftReg' (84#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_1_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_data_stream_1_V' (85#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_1_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_data_stream_2_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_2_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_data_stream_2_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_2_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_data_stream_2_V_shiftReg' (86#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_2_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_data_stream_2_V' (87#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_2_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_data_stream_3_V' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_3_V.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_data_stream_3_V_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_3_V.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_data_stream_3_V_shiftReg' (88#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_3_V.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_data_stream_3_V' (89#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_data_stream_3_V.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_rows_V_channel63' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel63.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_rows_V_channel63_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel63.vhd:26]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_rows_V_channel63_shiftReg' (90#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel63.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_rows_V_channel63' (91#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel63.vhd:68]
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_cols_V_channel64' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel64.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_filt_dst_mat_cols_V_channel64_shiftReg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel64.vhd:26]
	Parameter DATA_WIDTH bound to: 11 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_cols_V_channel64_shiftReg' (92#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel64.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filt_dst_mat_cols_V_channel64' (93#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel64.vhd:68]
INFO: [Synth 8-4471] merging register 'filt_Mat2AXIvideo_U0_ap_start_reg' into 'filt_AddS_U0_ap_start_reg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1491]
INFO: [Synth 8-4471] merging register 'filt_Merge_240_320_0_4096_U0_ap_start_reg' into 'filt_AddS_U0_ap_start_reg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1327]
INFO: [Synth 8-4471] merging register 'filt_Merge_240_320_0_6144_U0_ap_start_reg' into 'filt_AddS_U0_ap_start_reg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1411]
INFO: [Synth 8-4471] merging register 'filt_Resize_U0_ap_start_reg' into 'filt_AddS_U0_ap_start_reg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1445]
INFO: [Synth 8-4471] merging register 'filt_Split_240_320_4096_0_U0_ap_start_reg' into 'filt_AddS_U0_ap_start_reg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1383]
INFO: [Synth 8-4471] merging register 'filt_Split_240_320_6144_0_U0_ap_start_reg' into 'filt_AddS_U0_ap_start_reg' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:1287]
INFO: [Synth 8-256] done synthesizing module 'filt' (94#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'block_design_0_filt_0_0' (95#1) [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ip/block_design_0_filt_0_0/synth/block_design_0_filt_0_0.vhd:99]
WARNING: [Synth 8-3331] design filt_udiv_26ns_32s_32_30_div_u has unconnected port reset
WARNING: [Synth 8-3331] design filt_udiv_25ns_32s_32_29_div_u has unconnected port reset
WARNING: [Synth 8-3331] design filt_Resize_opr_linear_k_buf_val_val_0_0 has unconnected port reset
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TKEEP[3]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TKEEP[2]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TKEEP[1]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TKEEP[0]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TSTRB[3]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TSTRB[2]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TSTRB[1]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TSTRB[0]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TID[0]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TDEST[0]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1133.555 ; gain = 241.574 ; free physical = 3762 ; free virtual = 31285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1133.555 ; gain = 241.574 ; free physical = 3708 ; free virtual = 31230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ip/block_design_0_filt_0_0/constraints/filt_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ip/block_design_0_filt_0_0/constraints/filt_ooc.xdc] for cell 'U0'
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.runs/block_design_0_filt_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.runs/block_design_0_filt_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1467.906 ; gain = 4.000 ; free physical = 3122 ; free virtual = 30652
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 3115 ; free virtual = 30639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 3115 ; free virtual = 30639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 3116 ; free virtual = 30639
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_i_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond4_fu_132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_162_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '25' to '24' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[24].remd_tmp_reg[25]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[23].remd_tmp_reg[24]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[22].remd_tmp_reg[23]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[21].remd_tmp_reg[22]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[20].remd_tmp_reg[21]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[19].remd_tmp_reg[20]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[18].remd_tmp_reg[19]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[17].remd_tmp_reg[18]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[16].remd_tmp_reg[17]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[15].remd_tmp_reg[16]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[14].remd_tmp_reg[15]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[13].remd_tmp_reg[14]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[12].remd_tmp_reg[13]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[11].remd_tmp_reg[12]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '26' to '25' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:63]
INFO: [Synth 8-4471] merging register 'k_buf_val_val_0_1_addr_reg_3403_reg[9:0]' into 'k_buf_val_val_0_0_addr_reg_3397_reg[9:0]' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1039]
INFO: [Synth 8-4471] merging register 'k_buf_val_val_0_2_addr_reg_3409_reg[9:0]' into 'k_buf_val_val_0_0_addr_reg_3397_reg[9:0]' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1055]
INFO: [Synth 8-4471] merging register 'k_buf_val_val_0_3_addr_reg_3415_reg[9:0]' into 'k_buf_val_val_0_0_addr_reg_3397_reg[9:0]' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:1071]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_3349_reg' and it is trimmed from '64' to '10' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:2563]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "col_wr_1_fu_1142_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row_wr_2_fu_1082_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_41_cast_reg_3233_reg[9:0]' into 'tmp_14_reg_3228_reg[9:0]' [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_Resize_opr_linear.vhd:2527]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_rows_V_channel.vhd:104]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/FIFO_filt_dst_mat_cols_V_channel.vhd:104]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 2961 ; free virtual = 30486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 4     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 53    
	   2 Input     32 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 31    
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               47 Bit    Registers := 17    
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 7     
	               40 Bit    Registers := 6     
	               32 Bit    Registers := 70    
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 30    
	               25 Bit    Registers := 54    
	               24 Bit    Registers := 24    
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 36    
	               10 Bit    Registers := 45    
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 94    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 263   
+---Multipliers : 
	                10x32  Multipliers := 1     
	                11x32  Multipliers := 1     
+---RAMs : 
	               5K Bit         RAMs := 8     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 3     
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 26    
	   2 Input     24 Bit        Muxes := 24    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 49    
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 173   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module filt_CONTROL_BUS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module filt_Block_codeRepl42_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module filt_AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module filt_Split_240_320_6144_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module filt_Merge_240_320_0_4096_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module filt_AddS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module filt_Split_240_320_4096_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module filt_Merge_240_320_0_6144_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module filt_Resize_opr_linear_k_buf_val_val_0_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module filt_udiv_41s_28ns_41_45_seq_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     42 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               41 Bit    Registers := 3     
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
Module filt_udiv_41s_28ns_41_45_seq_div 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module filt_udiv_40s_28ns_40_44_seq_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     41 Bit       Adders := 1     
+---Registers : 
	               41 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               28 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
Module filt_udiv_40s_28ns_40_44_seq_div 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module filt_udiv_25ns_32s_32_29_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 25    
+---Registers : 
	               32 Bit    Registers := 25    
	               25 Bit    Registers := 28    
	               24 Bit    Registers := 24    
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 24    
Module filt_udiv_25ns_32s_32_29_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
Module filt_udiv_26ns_32s_32_30_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 26    
+---Registers : 
	               32 Bit    Registers := 26    
	               26 Bit    Registers := 29    
	               25 Bit    Registers := 25    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 25    
Module filt_udiv_26ns_32s_32_30_div 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
Module filt_Resize_opr_linear 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 4     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     26 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               47 Bit    Registers := 17    
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 34    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 20    
	                1 Bit    Registers := 143   
+---Multipliers : 
	                10x32  Multipliers := 1     
	                11x32  Multipliers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 3     
	  48 Input     47 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 29    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
Module filt_Resize 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module filt_Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_filt_src_mat_rows_V_channel_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FIFO_filt_src_mat_rows_V_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_mat_cols_V_channel_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FIFO_filt_src_mat_cols_V_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_mat_rows_V_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_mat_cols_V_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_mat_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_src_mat_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_mat_data_stream_1_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_src_mat_data_stream_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_mat_data_stream_2_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_src_mat_data_stream_2_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_mat_data_stream_3_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_src_mat_data_stream_3_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_mat_rows_V_channel61_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module FIFO_filt_src_mat_rows_V_channel61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_mat_cols_V_channel62_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FIFO_filt_src_mat_cols_V_channel62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_chs_0_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_src_chs_0_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_chs_1_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_src_chs_1_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_chs_2_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_src_chs_2_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_src_chs_3_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_src_chs_3_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_wrk_src_mat_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_wrk_src_mat_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_wrk_src_mat_data_stream_1_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_wrk_src_mat_data_stream_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_wrk_src_mat_data_stream_2_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_wrk_src_mat_data_stream_2_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_wrk_dst_mat_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_wrk_dst_mat_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_wrk_dst_mat_data_stream_1_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_wrk_dst_mat_data_stream_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_wrk_dst_mat_data_stream_2_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_wrk_dst_mat_data_stream_2_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_chs_0_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_dst_chs_0_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_chs_1_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_dst_chs_1_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_chs_2_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_dst_chs_2_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_fin_mat_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_fin_mat_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_fin_mat_data_stream_1_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_fin_mat_data_stream_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_fin_mat_data_stream_2_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_fin_mat_data_stream_2_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_fin_mat_data_stream_3_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_fin_mat_data_stream_3_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_mat_data_stream_0_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_dst_mat_data_stream_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_mat_data_stream_1_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_dst_mat_data_stream_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_mat_data_stream_2_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_dst_mat_data_stream_2_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_mat_data_stream_3_V_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FIFO_filt_dst_mat_data_stream_3_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_mat_rows_V_channel63_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module FIFO_filt_dst_mat_rows_V_channel63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_filt_dst_mat_cols_V_channel64_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module FIFO_filt_dst_mat_cols_V_channel64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module filt 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 2959 ; free virtual = 30486
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_i_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_162_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/remd_tmp_reg' and it is trimmed from '41' to '40' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_41s_28ns_41_45_seq.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/remd_tmp_reg' and it is trimmed from '40' to '39' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_40s_28ns_40_44_seq.vhd:91]
WARNING: [Synth 8-3936] Found unconnected internal register 'filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg' and it is trimmed from '32' to '10' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_25ns_32s_32_29.vhd:157]
WARNING: [Synth 8-3936] Found unconnected internal register 'filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg' and it is trimmed from '32' to '11' bits. [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ipshared/xilinx.com/filt_v1_0/hdl/vhdl/filt_udiv_26ns_32s_32_30.vhd:157]
INFO: [Synth 8-5546] ROM "col_wr_1_fu_1142_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row_wr_2_fu_1082_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_Val2_s_fu_1166_p2, operation Mode is: A2*B2.
DSP Report: register ap_reg_phiprechg_dy_reg_584pp0_it29_reg is absorbed into DSP p_Val2_s_fu_1166_p2.
DSP Report: register A is absorbed into DSP p_Val2_s_fu_1166_p2.
DSP Report: operator p_Val2_s_fu_1166_p2 is absorbed into DSP p_Val2_s_fu_1166_p2.
DSP Report: operator p_Val2_s_fu_1166_p2 is absorbed into DSP p_Val2_s_fu_1166_p2.
DSP Report: Generating DSP p_Val2_s_reg_3301_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register ap_reg_phiprechg_dy_reg_584pp0_it29_reg is absorbed into DSP p_Val2_s_reg_3301_reg.
DSP Report: register p_Val2_s_reg_3301_reg is absorbed into DSP p_Val2_s_reg_3301_reg.
DSP Report: operator p_Val2_s_fu_1166_p2 is absorbed into DSP p_Val2_s_reg_3301_reg.
DSP Report: operator p_Val2_s_fu_1166_p2 is absorbed into DSP p_Val2_s_reg_3301_reg.
DSP Report: Generating DSP p_Val2_1_fu_1175_p2, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP p_Val2_1_fu_1175_p2.
DSP Report: operator p_Val2_1_fu_1175_p2 is absorbed into DSP p_Val2_1_fu_1175_p2.
DSP Report: operator p_Val2_1_fu_1175_p2 is absorbed into DSP p_Val2_1_fu_1175_p2.
DSP Report: Generating DSP p_Val2_1_reg_3306_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register p_Val2_1_reg_3306_reg is absorbed into DSP p_Val2_1_reg_3306_reg.
DSP Report: operator p_Val2_1_fu_1175_p2 is absorbed into DSP p_Val2_1_reg_3306_reg.
DSP Report: operator p_Val2_1_fu_1175_p2 is absorbed into DSP p_Val2_1_reg_3306_reg.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U73/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U73/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U73/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U73/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U73/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_5_fu_1895_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_5_fu_1895_p2 is absorbed into DSP p_Val2_5_fu_1895_p2.
DSP Report: operator p_Val2_5_fu_1895_p2 is absorbed into DSP p_Val2_5_fu_1895_p2.
DSP Report: Generating DSP p_Val2_5_fu_1895_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_5_fu_1895_p2 is absorbed into DSP p_Val2_5_fu_1895_p2.
DSP Report: operator p_Val2_5_fu_1895_p2 is absorbed into DSP p_Val2_5_fu_1895_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U72/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U72/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U72/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U72/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_24_fu_1911_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_24_fu_1911_p2 is absorbed into DSP p_Val2_24_fu_1911_p2.
DSP Report: operator p_Val2_24_fu_1911_p2 is absorbed into DSP p_Val2_24_fu_1911_p2.
DSP Report: Generating DSP p_Val2_24_fu_1911_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_24_fu_1911_p2 is absorbed into DSP p_Val2_24_fu_1911_p2.
DSP Report: operator p_Val2_24_fu_1911_p2 is absorbed into DSP p_Val2_24_fu_1911_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U74/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U74/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U74/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U74/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_4_fu_1879_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_4_fu_1879_p2 is absorbed into DSP p_Val2_4_fu_1879_p2.
DSP Report: operator p_Val2_4_fu_1879_p2 is absorbed into DSP p_Val2_4_fu_1879_p2.
DSP Report: Generating DSP p_Val2_4_fu_1879_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_4_fu_1879_p2 is absorbed into DSP p_Val2_4_fu_1879_p2.
DSP Report: operator p_Val2_4_fu_1879_p2 is absorbed into DSP p_Val2_4_fu_1879_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U75/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U75/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U75/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U75/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U75/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_19_fu_1863_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_19_fu_1863_p2 is absorbed into DSP p_Val2_19_fu_1863_p2.
DSP Report: operator p_Val2_19_fu_1863_p2 is absorbed into DSP p_Val2_19_fu_1863_p2.
DSP Report: Generating DSP p_Val2_19_fu_1863_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_19_fu_1863_p2 is absorbed into DSP p_Val2_19_fu_1863_p2.
DSP Report: operator p_Val2_19_fu_1863_p2 is absorbed into DSP p_Val2_19_fu_1863_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U69/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U69/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U69/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U69/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U69/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_5_1_fu_1950_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_5_1_fu_1950_p2 is absorbed into DSP p_Val2_5_1_fu_1950_p2.
DSP Report: operator p_Val2_5_1_fu_1950_p2 is absorbed into DSP p_Val2_5_1_fu_1950_p2.
DSP Report: Generating DSP p_Val2_5_1_fu_1950_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_5_1_fu_1950_p2 is absorbed into DSP p_Val2_5_1_fu_1950_p2.
DSP Report: operator p_Val2_5_1_fu_1950_p2 is absorbed into DSP p_Val2_5_1_fu_1950_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U68/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U68/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U68/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U68/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_6_1_fu_1963_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_6_1_fu_1963_p2 is absorbed into DSP p_Val2_6_1_fu_1963_p2.
DSP Report: operator p_Val2_6_1_fu_1963_p2 is absorbed into DSP p_Val2_6_1_fu_1963_p2.
DSP Report: Generating DSP p_Val2_6_1_fu_1963_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_6_1_fu_1963_p2 is absorbed into DSP p_Val2_6_1_fu_1963_p2.
DSP Report: operator p_Val2_6_1_fu_1963_p2 is absorbed into DSP p_Val2_6_1_fu_1963_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U70/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U70/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U70/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U70/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_4_1_fu_1937_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_4_1_fu_1937_p2 is absorbed into DSP p_Val2_4_1_fu_1937_p2.
DSP Report: operator p_Val2_4_1_fu_1937_p2 is absorbed into DSP p_Val2_4_1_fu_1937_p2.
DSP Report: Generating DSP p_Val2_4_1_fu_1937_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_4_1_fu_1937_p2 is absorbed into DSP p_Val2_4_1_fu_1937_p2.
DSP Report: operator p_Val2_4_1_fu_1937_p2 is absorbed into DSP p_Val2_4_1_fu_1937_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U71/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U71/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U71/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U71/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U71/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_45_1_fu_1924_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_45_1_fu_1924_p2 is absorbed into DSP p_Val2_45_1_fu_1924_p2.
DSP Report: operator p_Val2_45_1_fu_1924_p2 is absorbed into DSP p_Val2_45_1_fu_1924_p2.
DSP Report: Generating DSP p_Val2_45_1_fu_1924_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_45_1_fu_1924_p2 is absorbed into DSP p_Val2_45_1_fu_1924_p2.
DSP Report: operator p_Val2_45_1_fu_1924_p2 is absorbed into DSP p_Val2_45_1_fu_1924_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U66/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U66/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U66/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U66/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U66/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_5_2_fu_2002_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_5_2_fu_2002_p2 is absorbed into DSP p_Val2_5_2_fu_2002_p2.
DSP Report: operator p_Val2_5_2_fu_2002_p2 is absorbed into DSP p_Val2_5_2_fu_2002_p2.
DSP Report: Generating DSP p_Val2_5_2_fu_2002_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_5_2_fu_2002_p2 is absorbed into DSP p_Val2_5_2_fu_2002_p2.
DSP Report: operator p_Val2_5_2_fu_2002_p2 is absorbed into DSP p_Val2_5_2_fu_2002_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U64/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U64/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U64/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U64/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_6_2_fu_2015_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_6_2_fu_2015_p2 is absorbed into DSP p_Val2_6_2_fu_2015_p2.
DSP Report: operator p_Val2_6_2_fu_2015_p2 is absorbed into DSP p_Val2_6_2_fu_2015_p2.
DSP Report: Generating DSP p_Val2_6_2_fu_2015_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_6_2_fu_2015_p2 is absorbed into DSP p_Val2_6_2_fu_2015_p2.
DSP Report: operator p_Val2_6_2_fu_2015_p2 is absorbed into DSP p_Val2_6_2_fu_2015_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U67/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U67/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U67/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U67/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_4_2_fu_1989_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_4_2_fu_1989_p2 is absorbed into DSP p_Val2_4_2_fu_1989_p2.
DSP Report: operator p_Val2_4_2_fu_1989_p2 is absorbed into DSP p_Val2_4_2_fu_1989_p2.
DSP Report: Generating DSP p_Val2_4_2_fu_1989_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_4_2_fu_1989_p2 is absorbed into DSP p_Val2_4_2_fu_1989_p2.
DSP Report: operator p_Val2_4_2_fu_1989_p2 is absorbed into DSP p_Val2_4_2_fu_1989_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U65/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U65/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U65/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U65/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U65/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_45_2_fu_1976_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_45_2_fu_1976_p2 is absorbed into DSP p_Val2_45_2_fu_1976_p2.
DSP Report: operator p_Val2_45_2_fu_1976_p2 is absorbed into DSP p_Val2_45_2_fu_1976_p2.
DSP Report: Generating DSP p_Val2_45_2_fu_1976_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_45_2_fu_1976_p2 is absorbed into DSP p_Val2_45_2_fu_1976_p2.
DSP Report: operator p_Val2_45_2_fu_1976_p2 is absorbed into DSP p_Val2_45_2_fu_1976_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U61/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U61/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U61/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U61/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U61/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_5_3_fu_2054_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_5_3_fu_2054_p2 is absorbed into DSP p_Val2_5_3_fu_2054_p2.
DSP Report: operator p_Val2_5_3_fu_2054_p2 is absorbed into DSP p_Val2_5_3_fu_2054_p2.
DSP Report: Generating DSP p_Val2_5_3_fu_2054_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_5_3_fu_2054_p2 is absorbed into DSP p_Val2_5_3_fu_2054_p2.
DSP Report: operator p_Val2_5_3_fu_2054_p2 is absorbed into DSP p_Val2_5_3_fu_2054_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U60/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U60/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U60/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U60/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_6_3_fu_2067_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_6_3_fu_2067_p2 is absorbed into DSP p_Val2_6_3_fu_2067_p2.
DSP Report: operator p_Val2_6_3_fu_2067_p2 is absorbed into DSP p_Val2_6_3_fu_2067_p2.
DSP Report: Generating DSP p_Val2_6_3_fu_2067_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_6_3_fu_2067_p2 is absorbed into DSP p_Val2_6_3_fu_2067_p2.
DSP Report: operator p_Val2_6_3_fu_2067_p2 is absorbed into DSP p_Val2_6_3_fu_2067_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U62/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U62/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U62/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U62/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_4_3_fu_2041_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_4_3_fu_2041_p2 is absorbed into DSP p_Val2_4_3_fu_2041_p2.
DSP Report: operator p_Val2_4_3_fu_2041_p2 is absorbed into DSP p_Val2_4_3_fu_2041_p2.
DSP Report: Generating DSP p_Val2_4_3_fu_2041_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_4_3_fu_2041_p2 is absorbed into DSP p_Val2_4_3_fu_2041_p2.
DSP Report: operator p_Val2_4_3_fu_2041_p2 is absorbed into DSP p_Val2_4_3_fu_2041_p2.
DSP Report: Generating DSP filt_mul_mul_20s_8ns_28_1_U63/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U63/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: register B is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U63/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: operator filt_mul_mul_20s_8ns_28_1_U63/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt is absorbed into DSP filt_mul_mul_20s_8ns_28_1_U63/filt_mul_mul_20s_8ns_28_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP p_Val2_45_3_fu_2028_p2, operation Mode is: A*B.
DSP Report: operator p_Val2_45_3_fu_2028_p2 is absorbed into DSP p_Val2_45_3_fu_2028_p2.
DSP Report: operator p_Val2_45_3_fu_2028_p2 is absorbed into DSP p_Val2_45_3_fu_2028_p2.
DSP Report: Generating DSP p_Val2_45_3_fu_2028_p2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_Val2_45_3_fu_2028_p2 is absorbed into DSP p_Val2_45_3_fu_2028_p2.
DSP Report: operator p_Val2_45_3_fu_2028_p2 is absorbed into DSP p_Val2_45_3_fu_2028_p2.
WARNING: [Synth 8-3331] design filt_udiv_26ns_32s_32_30_div_u has unconnected port reset
WARNING: [Synth 8-3331] design filt_udiv_25ns_32s_32_29_div_u has unconnected port reset
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TKEEP[3]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TKEEP[2]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TKEEP[1]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TKEEP[0]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TSTRB[3]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TSTRB[2]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TSTRB[1]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TSTRB[0]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TID[0]
WARNING: [Synth 8-3331] design filt_AXIvideo2Mat has unconnected port src_axi_TDEST[0]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design filt_CONTROL_BUS_s_axi has unconnected port WSTRB[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 4427 ; free virtual = 31954
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 4427 ; free virtual = 31954

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|filt_Resize_opr_linear_k_buf_val_val_0_0_ram | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|filt_Resize_opr_linear_k_buf_val_val_0_0_ram | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|filt_Resize_opr_linear_k_buf_val_val_0_0_ram | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|filt_Resize_opr_linear_k_buf_val_val_0_0_ram | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|filt_Resize_opr_linear_k_buf_val_val_0_0_ram | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|filt_Resize_opr_linear_k_buf_val_val_0_0_ram | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|filt_Resize_opr_linear_k_buf_val_val_0_0_ram | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|filt_Resize_opr_linear_k_buf_val_val_0_0_ram | ram_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+---------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|filt_Resize_opr_linear | A2*B2           | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B2 | 15     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|filt_Resize_opr_linear | A2*B            | 18     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 15     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|filt_Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B2            | 20     | 9      | -      | -      | 29     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B''           | 20     | 9      | -      | -      | 29     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | A*B             | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filt_Resize_opr_linear | (PCIN>>17)+A*B  | 20     | 11     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[0]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[0]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[1]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[2]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[3]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[4]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[5]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[6]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[7]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[8]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[9]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[10]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[11]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[12]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[13]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[14]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[15]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[16]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[17]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[18]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[19]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[20]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[21]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[22]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[23]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[24]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/dividend0_reg[25]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/i_op_assign_cast_reg_3254_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[1]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[2]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[3]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[4]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[5]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[6]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[7]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[8]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[9]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[10]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[11]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[12]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[13]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[14]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[31]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[31]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[32]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[31]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[32]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[31]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[33]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[32]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[33]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[32]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[34]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[33]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[34]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[33]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[35]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[34]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[35]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[34]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[36]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[35]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[36]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[35]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[37]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[36]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[37]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[36]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[38]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[37]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[38]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[37]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[38]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[0]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /filt_udiv_40s_28ns_40_44_seq_U57/\filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[39] )
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[38]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/divisor0_reg[0]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /filt_udiv_41s_28ns_41_45_seq_U56/\filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[40] )
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[39]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/divisor0_reg[0]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[1]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[2]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[3]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[4]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[5]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[6]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[7]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[8]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[9]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[10]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[11]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[12]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[13]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[14]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[15]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[25]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[26]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/divisor0_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[0]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[1]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[2]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[3]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[4]' (FDE) to 'U0/filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /filt_udiv_40s_28ns_40_44_seq_U57/\filt_udiv_40s_28ns_40_44_seq_div_U/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /filt_udiv_41s_28ns_41_45_seq_U56/\filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Block_codeRepl42_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Split_240_320_6144_0_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Merge_240_320_0_4096_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_AddS_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Split_240_320_4096_0_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Merge_240_320_0_6144_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\src_mat_rows_V_channel_U/U_FIFO_filt_src_mat_rows_V_channel_shiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\src_mat_rows_V_channel_U/U_FIFO_filt_src_mat_rows_V_channel_shiftReg/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\src_mat_cols_V_channel_U/U_FIFO_filt_src_mat_cols_V_channel_shiftReg/SRL_SIG_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\src_mat_cols_V_channel_U/U_FIFO_filt_src_mat_cols_V_channel_shiftReg/SRL_SIG_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\filt_Block_codeRepl42_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_CONTROL_BUS_s_axi_U/rdata_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_CONTROL_BUS_s_axi_U/wstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0 /\dividend_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74 /\filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0 /\dividend_tmp_reg[0][13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/wstate_reg[2]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rstate_reg[1]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[31]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[30]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[29]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[28]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[27]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[26]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[25]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[24]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[23]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[22]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[21]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[20]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[19]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[18]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[17]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[16]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[15]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[14]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[13]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[12]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[11]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[10]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[9]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[8]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[6]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[5]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_CONTROL_BUS_s_axi_U/rdata_data_reg[4]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/ap_done_reg_reg) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[7]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[6]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[5]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[4]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[3]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[2]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[1]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[0]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[6]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[5]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[4]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[3]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[2]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[1]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[0]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[8]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[7]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_cols_V_read_reg_429_reg[9]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AXIvideo2Mat_U0/img_rows_V_read_reg_424_reg[8]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/ap_done_reg_reg) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[7]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[6]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[5]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[4]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[3]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[2]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[1]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[0]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[6]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[5]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[4]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[3]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[2]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[1]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[0]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[7]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[8]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_rows_V_read_reg_198_reg[8]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_6144_0_U0/src_cols_V_read_reg_203_reg[9]) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Merge_240_320_0_4096_U0/ap_done_reg_reg) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_AddS_U0/ap_done_reg_reg) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Split_240_320_4096_0_U0/ap_done_reg_reg) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_Merge_240_320_0_6144_U0/ap_done_reg_reg) is unused and will be removed from module filt.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[40]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[39]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[38]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[37]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[36]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[35]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[34]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[33]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[32]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/dividend0_reg[31]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[40]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[39]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[38]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[37]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[36]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[35]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[34]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[33]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[32]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/dividend0_reg[31]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/divisor0_reg[26]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/divisor0_reg[26]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/done_reg) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/quot_reg[40]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/quot_reg[39]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/quot_reg[38]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
WARNING: [Synth 8-3332] Sequential element (filt_udiv_41s_28ns_41_45_seq_div_U/quot_reg[37]) is unused and will be removed from module filt_udiv_41s_28ns_41_45_seq.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 3257 ; free virtual = 30785
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1467.906 ; gain = 575.926 ; free physical = 3257 ; free virtual = 30785

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1506.891 ; gain = 614.910 ; free physical = 2947 ; free virtual = 30485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1533.891 ; gain = 641.910 ; free physical = 3290 ; free virtual = 30844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/k_buf_val_val_0_0_U/filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/k_buf_val_val_0_1_U/filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/k_buf_val_val_0_2_U/filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/k_buf_val_val_0_3_U/filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/k_buf_val_val_1_0_U/filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/k_buf_val_val_1_1_U/filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/k_buf_val_val_1_2_U/filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/k_buf_val_val_1_3_U/filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 3049 ; free virtual = 30603
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 3049 ; free virtual = 30603

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 3049 ; free virtual = 30603
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop filt_Mat2AXIvideo_U0/img_rows_V_read_reg_266_reg[9] is being inverted and renamed to filt_Mat2AXIvideo_U0/img_rows_V_read_reg_266_reg[9]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 3037 ; free virtual = 30591
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 3035 ; free virtual = 30589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 2962 ; free virtual = 30521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 2957 ; free virtual = 30516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 2951 ; free virtual = 30506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 2944 ; free virtual = 30499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0/run_proc[0].dividend_tmp_reg[1][24] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0/run_proc[1].dividend_tmp_reg[2][24] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0/run_proc[2].dividend_tmp_reg[3][24] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0/run_proc[3].dividend_tmp_reg[4][24] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0/run_proc[4].dividend_tmp_reg[5][24] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0/run_proc[5].dividend_tmp_reg[6][24] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0/run_proc[6].dividend_tmp_reg[7][24] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/filt_udiv_25ns_32s_32_29_div_u_0/run_proc[7].dividend_tmp_reg[8][24] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0/run_proc[2].dividend_tmp_reg[3][25] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0/run_proc[3].dividend_tmp_reg[4][25] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0/run_proc[4].dividend_tmp_reg[5][25] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0/run_proc[5].dividend_tmp_reg[6][25] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0/run_proc[6].dividend_tmp_reg[7][25] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0/run_proc[7].dividend_tmp_reg[8][25] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/filt_udiv_26ns_32s_32_30_div_u_0/run_proc[8].dividend_tmp_reg[9][25] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/ap_reg_ppstg_i_op_assign_cast_reg_3254_pp0_iter27_reg[9]                                                                         | 26     | 10    | NO           | NO                 | YES               | 0      | 10      | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/ap_reg_ppstg_exitcond_reg_3260_pp0_iter27_reg[0]                                                                                 | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/ap_reg_ppstg_tmp_38_reg_3274_pp0_iter29_reg[0]                                                                                   | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[9]                                                          | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[8]                                                          | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[7]                                                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[6]                                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[5]                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[4]                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[3]                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[2]                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_25ns_32s_32_29_U58/filt_udiv_25ns_32s_32_29_div_U/quot_reg[1]                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/ap_reg_ppstg_col_wr_1_reg_3286_pp0_iter29_reg[0]                                                                                 | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[10]                                                         | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[9]                                                          | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[8]                                                          | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[7]                                                          | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[6]                                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[5]                                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[4]                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[3]                                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[2]                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_26ns_32s_32_30_U59/filt_udiv_26ns_32s_32_30_div_U/quot_reg[1]                                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_41s_28ns_41_45_seq_U56/filt_udiv_41s_28ns_41_45_seq_div_U/filt_udiv_41s_28ns_41_45_seq_div_u_0/r_stage_reg[41]         | 41     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|filt        | filt_Resize_U0/grp_filt_Resize_opr_linear_fu_74/filt_udiv_40s_28ns_40_44_seq_U57/filt_udiv_40s_28ns_40_44_seq_div_U/filt_udiv_40s_28ns_40_44_seq_div_u_0/r_stage_reg[40]         | 40     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[7] | 8      | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[7] | 8      | 11         | 11     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   608|
|2     |DSP48E1   |     9|
|3     |DSP48E1_2 |    17|
|4     |DSP48E1_7 |     8|
|5     |DSP48E1_8 |    17|
|6     |DSP48E1_9 |     1|
|7     |LUT1      |   621|
|8     |LUT2      |  1942|
|9     |LUT3      |  1570|
|10    |LUT4      |   505|
|11    |LUT5      |   388|
|12    |LUT6      |   567|
|13    |RAMB18E1  |     8|
|14    |SRL16E    |    55|
|15    |SRLC32E   |    17|
|16    |FDRE      |  5248|
|17    |FDSE      |   100|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                 |Module                                          |Cells |
+------+---------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                      |                                                | 11681|
|2     |  U0                                                     |filt                                            | 11681|
|3     |    dst_chs_0_data_stream_0_V_U                          |FIFO_filt_dst_chs_0_data_stream_0_V             |    32|
|4     |      U_FIFO_filt_dst_chs_0_data_stream_0_V_shiftReg     |FIFO_filt_dst_chs_0_data_stream_0_V_shiftReg    |    24|
|5     |    dst_chs_1_data_stream_0_V_U                          |FIFO_filt_dst_chs_1_data_stream_0_V             |    32|
|6     |      U_FIFO_filt_dst_chs_1_data_stream_0_V_shiftReg     |FIFO_filt_dst_chs_1_data_stream_0_V_shiftReg    |    24|
|7     |    dst_chs_2_data_stream_0_V_U                          |FIFO_filt_dst_chs_2_data_stream_0_V             |    33|
|8     |      U_FIFO_filt_dst_chs_2_data_stream_0_V_shiftReg     |FIFO_filt_dst_chs_2_data_stream_0_V_shiftReg    |    24|
|9     |    dst_mat_cols_V_channel64_U                           |FIFO_filt_dst_mat_cols_V_channel64              |    71|
|10    |      U_FIFO_filt_dst_mat_cols_V_channel64_shiftReg      |FIFO_filt_dst_mat_cols_V_channel64_shiftReg     |    60|
|11    |    dst_mat_cols_V_channel_U                             |FIFO_filt_dst_mat_cols_V_channel                |    29|
|12    |      U_FIFO_filt_dst_mat_cols_V_channel_shiftReg        |FIFO_filt_dst_mat_cols_V_channel_shiftReg       |    15|
|13    |    dst_mat_data_stream_0_V_U                            |FIFO_filt_dst_mat_data_stream_0_V               |    49|
|14    |      U_FIFO_filt_dst_mat_data_stream_0_V_shiftReg       |FIFO_filt_dst_mat_data_stream_0_V_shiftReg      |    42|
|15    |    dst_mat_data_stream_1_V_U                            |FIFO_filt_dst_mat_data_stream_1_V               |    49|
|16    |      U_FIFO_filt_dst_mat_data_stream_1_V_shiftReg       |FIFO_filt_dst_mat_data_stream_1_V_shiftReg      |    42|
|17    |    dst_mat_data_stream_2_V_U                            |FIFO_filt_dst_mat_data_stream_2_V               |    50|
|18    |      U_FIFO_filt_dst_mat_data_stream_2_V_shiftReg       |FIFO_filt_dst_mat_data_stream_2_V_shiftReg      |    42|
|19    |    dst_mat_data_stream_3_V_U                            |FIFO_filt_dst_mat_data_stream_3_V               |    49|
|20    |      U_FIFO_filt_dst_mat_data_stream_3_V_shiftReg       |FIFO_filt_dst_mat_data_stream_3_V_shiftReg      |    42|
|21    |    dst_mat_rows_V_channel63_U                           |FIFO_filt_dst_mat_rows_V_channel63              |    50|
|22    |      U_FIFO_filt_dst_mat_rows_V_channel63_shiftReg      |FIFO_filt_dst_mat_rows_V_channel63_shiftReg     |    42|
|23    |    dst_mat_rows_V_channel_U                             |FIFO_filt_dst_mat_rows_V_channel                |    26|
|24    |      U_FIFO_filt_dst_mat_rows_V_channel_shiftReg        |FIFO_filt_dst_mat_rows_V_channel_shiftReg       |    13|
|25    |    filt_AXIvideo2Mat_U0                                 |filt_AXIvideo2Mat                               |   458|
|26    |    filt_AddS_U0                                         |filt_AddS                                       |    70|
|27    |    filt_CONTROL_BUS_s_axi_U                             |filt_CONTROL_BUS_s_axi                          |    53|
|28    |    filt_Mat2AXIvideo_U0                                 |filt_Mat2AXIvideo                               |   125|
|29    |    filt_Merge_240_320_0_4096_U0                         |filt_Merge_240_320_0_4096_s                     |    70|
|30    |    filt_Merge_240_320_0_6144_U0                         |filt_Merge_240_320_0_6144_s                     |    72|
|31    |    filt_Resize_U0                                       |filt_Resize                                     |  9519|
|32    |      grp_filt_Resize_opr_linear_fu_74                   |filt_Resize_opr_linear                          |  9508|
|33    |        filt_mul_mul_20s_8ns_28_1_U60                    |filt_mul_mul_20s_8ns_28_1                       |    26|
|34    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_43            |    26|
|35    |        filt_mul_mul_20s_8ns_28_1_U61                    |filt_mul_mul_20s_8ns_28_1_0                     |     1|
|36    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_42            |     1|
|37    |        filt_mul_mul_20s_8ns_28_1_U62                    |filt_mul_mul_20s_8ns_28_1_1                     |    26|
|38    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_41            |    26|
|39    |        filt_mul_mul_20s_8ns_28_1_U63                    |filt_mul_mul_20s_8ns_28_1_2                     |    28|
|40    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_40            |    28|
|41    |        filt_mul_mul_20s_8ns_28_1_U64                    |filt_mul_mul_20s_8ns_28_1_3                     |     2|
|42    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_39            |     2|
|43    |        filt_mul_mul_20s_8ns_28_1_U65                    |filt_mul_mul_20s_8ns_28_1_4                     |     1|
|44    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_38            |     1|
|45    |        filt_mul_mul_20s_8ns_28_1_U66                    |filt_mul_mul_20s_8ns_28_1_5                     |     1|
|46    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_37            |     1|
|47    |        filt_mul_mul_20s_8ns_28_1_U67                    |filt_mul_mul_20s_8ns_28_1_6                     |     1|
|48    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_36            |     1|
|49    |        filt_mul_mul_20s_8ns_28_1_U68                    |filt_mul_mul_20s_8ns_28_1_7                     |     2|
|50    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_35            |     2|
|51    |        filt_mul_mul_20s_8ns_28_1_U69                    |filt_mul_mul_20s_8ns_28_1_8                     |     1|
|52    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_34            |     1|
|53    |        filt_mul_mul_20s_8ns_28_1_U70                    |filt_mul_mul_20s_8ns_28_1_9                     |     1|
|54    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_33            |     1|
|55    |        filt_mul_mul_20s_8ns_28_1_U71                    |filt_mul_mul_20s_8ns_28_1_10                    |     1|
|56    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_32            |     1|
|57    |        filt_mul_mul_20s_8ns_28_1_U72                    |filt_mul_mul_20s_8ns_28_1_11                    |     2|
|58    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_31            |     2|
|59    |        filt_mul_mul_20s_8ns_28_1_U73                    |filt_mul_mul_20s_8ns_28_1_12                    |     1|
|60    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_30            |     1|
|61    |        filt_mul_mul_20s_8ns_28_1_U74                    |filt_mul_mul_20s_8ns_28_1_13                    |     1|
|62    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0_29            |     1|
|63    |        filt_mul_mul_20s_8ns_28_1_U75                    |filt_mul_mul_20s_8ns_28_1_14                    |     2|
|64    |          filt_mul_mul_20s_8ns_28_1_DSP48_0_U            |filt_mul_mul_20s_8ns_28_1_DSP48_0               |     2|
|65    |        filt_udiv_25ns_32s_32_29_U58                     |filt_udiv_25ns_32s_32_29                        |  3032|
|66    |          filt_udiv_25ns_32s_32_29_div_U                 |filt_udiv_25ns_32s_32_29_div                    |  3032|
|67    |            filt_udiv_25ns_32s_32_29_div_u_0             |filt_udiv_25ns_32s_32_29_div_u                  |  2979|
|68    |        filt_udiv_26ns_32s_32_30_U59                     |filt_udiv_26ns_32s_32_30                        |  3205|
|69    |          filt_udiv_26ns_32s_32_30_div_U                 |filt_udiv_26ns_32s_32_30_div                    |  3205|
|70    |            filt_udiv_26ns_32s_32_30_div_u_0             |filt_udiv_26ns_32s_32_30_div_u                  |  3151|
|71    |        filt_udiv_40s_28ns_40_44_seq_U57                 |filt_udiv_40s_28ns_40_44_seq                    |   409|
|72    |          filt_udiv_40s_28ns_40_44_seq_div_U             |filt_udiv_40s_28ns_40_44_seq_div                |   409|
|73    |            filt_udiv_40s_28ns_40_44_seq_div_u_0         |filt_udiv_40s_28ns_40_44_seq_div_u              |   235|
|74    |        filt_udiv_41s_28ns_41_45_seq_U56                 |filt_udiv_41s_28ns_41_45_seq                    |   459|
|75    |          filt_udiv_41s_28ns_41_45_seq_div_U             |filt_udiv_41s_28ns_41_45_seq_div                |   459|
|76    |            filt_udiv_41s_28ns_41_45_seq_div_u_0         |filt_udiv_41s_28ns_41_45_seq_div_u              |   283|
|77    |        k_buf_val_val_0_0_U                              |filt_Resize_opr_linear_k_buf_val_val_0_0        |     9|
|78    |          filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U |filt_Resize_opr_linear_k_buf_val_val_0_0_ram_28 |     9|
|79    |        k_buf_val_val_0_1_U                              |filt_Resize_opr_linear_k_buf_val_val_0_0_15     |     9|
|80    |          filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U |filt_Resize_opr_linear_k_buf_val_val_0_0_ram_27 |     9|
|81    |        k_buf_val_val_0_2_U                              |filt_Resize_opr_linear_k_buf_val_val_0_0_16     |     9|
|82    |          filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U |filt_Resize_opr_linear_k_buf_val_val_0_0_ram_26 |     9|
|83    |        k_buf_val_val_0_3_U                              |filt_Resize_opr_linear_k_buf_val_val_0_0_17     |    75|
|84    |          filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U |filt_Resize_opr_linear_k_buf_val_val_0_0_ram_25 |    75|
|85    |        k_buf_val_val_1_0_U                              |filt_Resize_opr_linear_k_buf_val_val_0_0_18     |     1|
|86    |          filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U |filt_Resize_opr_linear_k_buf_val_val_0_0_ram_24 |     1|
|87    |        k_buf_val_val_1_1_U                              |filt_Resize_opr_linear_k_buf_val_val_0_0_19     |     1|
|88    |          filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U |filt_Resize_opr_linear_k_buf_val_val_0_0_ram_23 |     1|
|89    |        k_buf_val_val_1_2_U                              |filt_Resize_opr_linear_k_buf_val_val_0_0_20     |     1|
|90    |          filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U |filt_Resize_opr_linear_k_buf_val_val_0_0_ram_22 |     1|
|91    |        k_buf_val_val_1_3_U                              |filt_Resize_opr_linear_k_buf_val_val_0_0_21     |    14|
|92    |          filt_Resize_opr_linear_k_buf_val_val_0_0_ram_U |filt_Resize_opr_linear_k_buf_val_val_0_0_ram    |    14|
|93    |    filt_Split_240_320_4096_0_U0                         |filt_Split_240_320_4096_0_s                     |    69|
|94    |    filt_Split_240_320_6144_0_U0                         |filt_Split_240_320_6144_0_s                     |    74|
|95    |    fin_mat_data_stream_0_V_U                            |FIFO_filt_fin_mat_data_stream_0_V               |    48|
|96    |      U_FIFO_filt_fin_mat_data_stream_0_V_shiftReg       |FIFO_filt_fin_mat_data_stream_0_V_shiftReg      |    40|
|97    |    fin_mat_data_stream_1_V_U                            |FIFO_filt_fin_mat_data_stream_1_V               |    48|
|98    |      U_FIFO_filt_fin_mat_data_stream_1_V_shiftReg       |FIFO_filt_fin_mat_data_stream_1_V_shiftReg      |    40|
|99    |    fin_mat_data_stream_2_V_U                            |FIFO_filt_fin_mat_data_stream_2_V               |    48|
|100   |      U_FIFO_filt_fin_mat_data_stream_2_V_shiftReg       |FIFO_filt_fin_mat_data_stream_2_V_shiftReg      |    40|
|101   |    fin_mat_data_stream_3_V_U                            |FIFO_filt_fin_mat_data_stream_3_V               |    48|
|102   |      U_FIFO_filt_fin_mat_data_stream_3_V_shiftReg       |FIFO_filt_fin_mat_data_stream_3_V_shiftReg      |    40|
|103   |    src_chs_0_data_stream_0_V_U                          |FIFO_filt_src_chs_0_data_stream_0_V             |    32|
|104   |      U_FIFO_filt_src_chs_0_data_stream_0_V_shiftReg     |FIFO_filt_src_chs_0_data_stream_0_V_shiftReg    |    24|
|105   |    src_chs_1_data_stream_0_V_U                          |FIFO_filt_src_chs_1_data_stream_0_V             |    33|
|106   |      U_FIFO_filt_src_chs_1_data_stream_0_V_shiftReg     |FIFO_filt_src_chs_1_data_stream_0_V_shiftReg    |    24|
|107   |    src_chs_2_data_stream_0_V_U                          |FIFO_filt_src_chs_2_data_stream_0_V             |    32|
|108   |      U_FIFO_filt_src_chs_2_data_stream_0_V_shiftReg     |FIFO_filt_src_chs_2_data_stream_0_V_shiftReg    |    24|
|109   |    src_chs_3_data_stream_0_V_U                          |FIFO_filt_src_chs_3_data_stream_0_V             |    31|
|110   |      U_FIFO_filt_src_chs_3_data_stream_0_V_shiftReg     |FIFO_filt_src_chs_3_data_stream_0_V_shiftReg    |    24|
|111   |    src_mat_cols_V_channel62_U                           |FIFO_filt_src_mat_cols_V_channel62              |     8|
|112   |    src_mat_cols_V_channel_U                             |FIFO_filt_src_mat_cols_V_channel                |     8|
|113   |    src_mat_data_stream_0_V_U                            |FIFO_filt_src_mat_data_stream_0_V               |    32|
|114   |      U_FIFO_filt_src_mat_data_stream_0_V_shiftReg       |FIFO_filt_src_mat_data_stream_0_V_shiftReg      |    24|
|115   |    src_mat_data_stream_1_V_U                            |FIFO_filt_src_mat_data_stream_1_V               |    32|
|116   |      U_FIFO_filt_src_mat_data_stream_1_V_shiftReg       |FIFO_filt_src_mat_data_stream_1_V_shiftReg      |    24|
|117   |    src_mat_data_stream_2_V_U                            |FIFO_filt_src_mat_data_stream_2_V               |    33|
|118   |      U_FIFO_filt_src_mat_data_stream_2_V_shiftReg       |FIFO_filt_src_mat_data_stream_2_V_shiftReg      |    24|
|119   |    src_mat_data_stream_3_V_U                            |FIFO_filt_src_mat_data_stream_3_V               |    32|
|120   |      U_FIFO_filt_src_mat_data_stream_3_V_shiftReg       |FIFO_filt_src_mat_data_stream_3_V_shiftReg      |    24|
|121   |    src_mat_rows_V_channel61_U                           |FIFO_filt_src_mat_rows_V_channel61              |     9|
|122   |    src_mat_rows_V_channel_U                             |FIFO_filt_src_mat_rows_V_channel                |     8|
|123   |    wrk_dst_mat_data_stream_0_V_U                        |FIFO_filt_wrk_dst_mat_data_stream_0_V           |    32|
|124   |      U_FIFO_filt_wrk_dst_mat_data_stream_0_V_shiftReg   |FIFO_filt_wrk_dst_mat_data_stream_0_V_shiftReg  |    24|
|125   |    wrk_dst_mat_data_stream_1_V_U                        |FIFO_filt_wrk_dst_mat_data_stream_1_V           |    33|
|126   |      U_FIFO_filt_wrk_dst_mat_data_stream_1_V_shiftReg   |FIFO_filt_wrk_dst_mat_data_stream_1_V_shiftReg  |    24|
|127   |    wrk_dst_mat_data_stream_2_V_U                        |FIFO_filt_wrk_dst_mat_data_stream_2_V           |    32|
|128   |      U_FIFO_filt_wrk_dst_mat_data_stream_2_V_shiftReg   |FIFO_filt_wrk_dst_mat_data_stream_2_V_shiftReg  |    24|
|129   |    wrk_src_mat_data_stream_0_V_U                        |FIFO_filt_wrk_src_mat_data_stream_0_V           |    32|
|130   |      U_FIFO_filt_wrk_src_mat_data_stream_0_V_shiftReg   |FIFO_filt_wrk_src_mat_data_stream_0_V_shiftReg  |    24|
|131   |    wrk_src_mat_data_stream_1_V_U                        |FIFO_filt_wrk_src_mat_data_stream_1_V           |    33|
|132   |      U_FIFO_filt_wrk_src_mat_data_stream_1_V_shiftReg   |FIFO_filt_wrk_src_mat_data_stream_1_V_shiftReg  |    24|
|133   |    wrk_src_mat_data_stream_2_V_U                        |FIFO_filt_wrk_src_mat_data_stream_2_V           |    32|
|134   |      U_FIFO_filt_wrk_src_mat_data_stream_2_V_shiftReg   |FIFO_filt_wrk_src_mat_data_stream_2_V_shiftReg  |    24|
+------+---------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1580.734 ; gain = 688.754 ; free physical = 2942 ; free virtual = 30496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1888 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 1580.734 ; gain = 264.262 ; free physical = 2930 ; free virtual = 30484
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:52 . Memory (MB): peak = 1580.742 ; gain = 688.762 ; free physical = 2930 ; free virtual = 30484
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 668 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ip/block_design_0_filt_0_0/constraints/filt_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ip/block_design_0_filt_0_0/constraints/filt_ooc.xdc:6]
Finished Parsing XDC File [/opt/Xilinx/Projects/zybo_petalinux_video_hls/zybo_petalinux_video_hls.srcs/sources_1/bd/block_design_0/ip/block_design_0_filt_0_0/constraints/filt_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  SRLC32E => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
569 Infos, 243 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 1612.750 ; gain = 643.215 ; free physical = 3313 ; free virtual = 30873
INFO: [Coretcl 2-1174] Renamed 133 cell refs.
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1644.766 ; gain = 0.000 ; free physical = 3897 ; free virtual = 31454
INFO: [Common 17-206] Exiting Vivado at Fri Aug 26 09:25:30 2016...
