{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79962,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00037792,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000284794,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.30625e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000284794,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 33.7824,
	"finish__design__instance__count__class:clock_buffer": 5,
	"finish__design__instance__area__class:clock_buffer": 68.816,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 138.883,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 41.2896,
	"finish__design__instance__count__class:clock_inverter": 3,
	"finish__design__instance__area__class:clock_inverter": 46.2944,
	"finish__design__instance__count__class:sequential_cell": 37,
	"finish__design__instance__area__class:sequential_cell": 928.39,
	"finish__design__instance__count__class:multi_input_combinational_cell": 111,
	"finish__design__instance__area__class:multi_input_combinational_cell": 920.883,
	"finish__design__instance__count": 198,
	"finish__design__instance__area": 2178.34,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.2551,
	"finish__clock__skew__setup": 0.00883052,
	"finish__clock__skew__hold": 0.00883052,
	"finish__timing__drv__max_slew_limit": 0.735767,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.797016,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000762351,
	"finish__power__switching__total": 0.000430588,
	"finish__power__leakage__total": 1.08212e-09,
	"finish__power__total": 0.00119294,
	"finish__design__io": 25,
	"finish__design__die__area": 5002.03,
	"finish__design__core__area": 4444.26,
	"finish__design__instance__count": 250,
	"finish__design__instance__area": 2243.4,
	"finish__design__instance__count__stdcell": 250,
	"finish__design__instance__area__stdcell": 2243.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.504786,
	"finish__design__instance__utilization__stdcell": 0.504786,
	"finish__design__rows": 24,
	"finish__design__rows:unithd": 24,
	"finish__design__sites": 3552,
	"finish__design__sites:unithd": 3552,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}