#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Aug 16 14:59:05 2021
# Process ID: 14676
# Current directory: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2812 C:\Users\DarkWave\Desktop\WTFHE\wtfhe-fpga\v1_8_arm_version\wtfhe.xpr
# Log file: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/vivado.log
# Journal file: C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_simulation
launch_simulation
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
close_sim
close_project
open_project C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.xpr
update_compile_order -fileset sources_1
launch_simulation
source TB_ARM.tcl
run 150 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ARM_WRAPPER [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source TB_ARM.tcl
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
relaunch_sim
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
close_sim
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
relaunch_sim
relaunch_sim
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source TB_ARM.tcl
relaunch_sim
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd]
update_compile_order -fileset sources_1
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
source TB_ARM.tcl
run 150 us
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source TB_ARM.tcl
run 150 us
relaunch_sim
run 150 us
relaunch_sim
run 150 us
close_sim
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
launch_simulation
source TB_ARM.tcl
run 150 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BOOTSTRAPPING_ARM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_bd_design "wtfhe_arm"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
close_bd_design [get_bd_designs wtfhe_arm]
open_bd_design {C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd}
close_bd_design [get_bd_designs wtfhe_arm]
ipx::package_project -root_dir c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version -vendor xilinx.com -library user -taxonomy /UserIP
ipx::package_project -root_dir c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version [current_project]
update_ip_catalog
open_bd_design {C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BOOTSTRAPPING_ARM:1.0 BOOTSTRAPPING_ARM_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {1 132 -153} [get_bd_cells BOOTSTRAPPING_ARM_0]
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
set_property location {1 146 -23} [get_bd_cells BOOTSTRAPPING_ARM_0]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/WEB] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/ADDRB] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/DINB] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/DOUTB] [get_bd_pins blk_mem_gen_0/doutb]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/ENB] [get_bd_pins blk_mem_gen_0/enb]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BOOTSTRAPPING_ARM_0/CLK]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/DONE] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
delete_bd_objs [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {1}] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets BOOTSTRAPPING_ARM_0_DONE]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_0/DONE] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
save_bd_design
update_ip_catalog -delete_ip xilinx.com:user:BOOTSTRAPPING_ARM:1.0 -repo_path c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/BOOTSTRAPPING_ARM.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_REG.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd
update_compile_order -fileset sources_1
set_property IS_GLOBAL_INCLUDE 1 [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd]
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/CONST.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_EXP.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_EXP.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_ROUNDING.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_ROUNDING.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTENDED_COUNTER.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/SAMPLE_EXTRACT.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MPX.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MPX.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ADDR_REG.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ADDR_REG.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_ACC.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_ACC.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_REG.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_REG.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_ADD.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_ADD.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTERNAL_PRODUCT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTERNAL_PRODUCT.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_SPLIT.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_MULT.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MULT.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MULT_CONTROLLER.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MULT_CONTROLLER.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LATCH.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LATCH.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ACCUMULATOR.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ACCUMULATOR.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/ACCUMULATOR.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/ADDR_REG.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/COUNTER.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/EXTERNAL_PRODUCT.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LATCH.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/LSM.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/MATRIX_ACC.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/MULT_CONTROLLER.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/WTFHE/NEGACYCLICMEM.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_ADD.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_EXP.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_MPX.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/POLY_REG.vhd C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/imports/new/TLWE_ROUNDING.vhd}
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LSM.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LSM.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/NEGACYCLIC_MEM.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/NEGACYCLIC_MEM.vhd
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/COUNTER.vhd w ]
add_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/COUNTER.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/ram.coe] -no_script -reset -force -quiet
remove_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/ram.coe
create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name xbip_dsp48_macro_1 -dir c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip
set_property -dict [list CONFIG.instruction1 {A*B+P} CONFIG.pipeline_options {Expert} CONFIG.areg_3 {false} CONFIG.areg_4 {false} CONFIG.breg_3 {false} CONFIG.breg_4 {false} CONFIG.mreg_5 {false} CONFIG.a_width {23} CONFIG.b_width {4} CONFIG.has_sclr {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0}] [get_ips xbip_dsp48_macro_1]
generate_target {instantiation_template} [get_files c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
catch { config_ip_cache -export [get_ips -all xbip_dsp48_macro_1] }
export_ip_user_files -of_objects [get_files c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci]
launch_runs xbip_dsp48_macro_1_synth_1 -jobs 12
wait_on_run xbip_dsp48_macro_1_synth_1
export_simulation -of_objects [get_files c:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_1/xbip_dsp48_macro_1.xci] -directory C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.ip_user_files -ipstatic_source_dir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.cache/compile_simlib/modelsim} {questa=C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.cache/compile_simlib/questa} {riviera=C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.cache/compile_simlib/riviera} {activehdl=C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::unload_core c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/component.xml
export_ip_user_files -of_objects  [get_files c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/component.xml] -no_script -reset -force -quiet
remove_files  c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/component.xml
file mkdir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd w ]
add_files -fileset sim_1 C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sim_1/new/TB_ARM.vhd
update_compile_order -fileset sim_1
launch_simulation
source TB_ARM.tcl
run 150 us
close_sim
close_bd_design [get_bd_designs wtfhe_arm]
ipx::package_project -root_dir c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs -vendor xilinx.com -library user -taxonomy /UserIP
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/CONST.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ACCUMULATOR.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/ADDR_REG.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/EXTERNAL_PRODUCT.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MATRIX_ACC.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_ADD.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/COUNTER.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LSM.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/LATCH.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/MULT_CONTROLLER.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/NEGACYCLIC_MEM.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_REG.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_EXP.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/POLY_MPX.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/new/TLWE_ROUNDING.vhd]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci
file mkdir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/imports/new
file mkdir C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/new
close [ open C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/new/main.xdc w ]
add_files -fileset constrs_1 C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/new/main.xdc
export_ip_user_files -of_objects  [get_files C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/imports/new/main.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/constrs_1/imports/new/main.xdc
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/darkwave/desktop/wtfhe/wtfhe-fpga/v1_8_arm_version
open_bd_design {C:/Users/DarkWave/Desktop/WTFHE/wtfhe-fpga/v1_8_arm_version/wtfhe.srcs/sources_1/bd/wtfhe_arm/wtfhe_arm.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BOOTSTRAPPING_ARM:1.0 BOOTSTRAPPING_ARM_1
endgroup
delete_bd_objs [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets BOOTSTRAPPING_ARM_0_ENB] [get_bd_nets BOOTSTRAPPING_ARM_0_WEB] [get_bd_nets BOOTSTRAPPING_ARM_0_ADDRB] [get_bd_nets BOOTSTRAPPING_ARM_0_DINB] [get_bd_nets BOOTSTRAPPING_ARM_0_DONE] [get_bd_cells BOOTSTRAPPING_ARM_0]
set_property location {2 509 49} [get_bd_cells BOOTSTRAPPING_ARM_1]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/DONE] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {3 1046 7} [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {2} CONFIG.DIN_WIDTH {3} CONFIG.DOUT_WIDTH {2}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {2}] [get_bd_cells xlslice_0]
set_property location {3 1060 348} [get_bd_cells processing_system7_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {3 753 501} [get_bd_cells xlslice_1]
set_property location {3 926 366} [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins BOOTSTRAPPING_ARM_1/CONTROL]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/ENB] [get_bd_pins blk_mem_gen_0/enb]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/WEB] [get_bd_pins blk_mem_gen_0/web]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/ADDRB] [get_bd_pins blk_mem_gen_0/addrb]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/DINB] [get_bd_pins blk_mem_gen_0/dinb]
connect_bd_net [get_bd_pins BOOTSTRAPPING_ARM_1/DOUTB] [get_bd_pins blk_mem_gen_0/doutb]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BOOTSTRAPPING_ARM_1/CLK]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
endgroup
create_bd_port -dir I HW_RST
connect_bd_net [get_bd_ports HW_RST] [get_bd_pins BOOTSTRAPPING_ARM_1/HW_RST]
create_bd_port -dir O -from 7 -to 0 LED
startgroup
connect_bd_net [get_bd_ports LED] [get_bd_pins BOOTSTRAPPING_ARM_1/LED]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_GPIO_EMIO_GPIO_IO {2}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O] [get_bd_nets xlslice_0_Dout] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins processing_system7_0/GPIO_O] [get_bd_pins BOOTSTRAPPING_ARM_1/CONTROL]
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
