#Build: Synplify Pro E-2010.09A-1, Build 006R, Oct  6 2010
#install: C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1
#OS:  6.1
#Hostname: MACROSOFT

#Implementation: synthesis

#Thu Dec 13 03:46:41 2012

$ Start of Compile
#Thu Dec 13 03:46:41 2012

Synopsys Verilog Compiler, version comp520rcp1, Build 028R, built Sep 23 2010
@N|Running in 32-bit mode
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@I::"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v"
@I::"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\vlog\hypermods.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\tach_if.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\mss_tshell.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\final_mss.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\final_top.v"
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module final_top
@W: CG775 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:5|Synthesizing module CAPB3O

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	RANGESIZE=21'b000000000000100000000
	IADDR_ENABLE=1'b0
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	CAPB3O1I=32'b00000000000000000000000000001000
	CAPB3I1I=32'b00000000000000000000000000001000
	CAPB3l1I=8'b00001100
	CAPB3OOl=8'b00001000
	CAPB3IOl=8'b00000100
	CAPB3lOl=8'b00000000
	CAPB3OIl=8'b00000100
	CAPB3IIl=8'b00000000
	CAPB3lIl=8'b00000000
	CAPB3Oll=16'b0000000000000001
	CAPB3Ill=16'b0000000000000010
	CAPB3lll=16'b0000000000000100
	CAPB3O0l=16'b0000000000000000
	CAPB3I0l=16'b0000000000000000
	CAPB3l0l=16'b0000000000000000
	CAPB3O1l=16'b0000000000000000
	CAPB3I1l=16'b0000000000000000
	CAPB3l1l=16'b0000000000000000
	CAPB3OO0=16'b0000000000000000
	CAPB3IO0=16'b0000000000000000
	CAPB3lO0=16'b0000000000000000
	CAPB3OI0=16'b0000000000000000
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
   Generated name = CoreAPB3_Z1

@N: CG364 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v":1814:7:1814:9|Synthesizing module VCC

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":26:0:26:6|Synthesizing module corepwm

	FAMILY=32'b00000000000000000000000000001111
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000100000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000000
	SHADOW_REG_EN2=32'b00000000000000000000000000000000
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z2

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":26:0:26:5|Synthesizing module reg_if

	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000100000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000000
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_POSEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = reg_if_Z3

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":1320:0:1320:5|Pruning Register pwm_enable_reg[16:1] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[2].pwm_posedge_reg[64:33] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[2].pwm_negedge_reg[64:33] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[1].pwm_posedge_reg[32:1] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[1].pwm_negedge_reg[32:1] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[2].CPWMOlOI[64:33] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[1].CPWMOlOI[32:1] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning Register CPWMlIOI[16:9] 

@W: CL265 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 8 of CPWMIIOI[8:1] - not in use ...

@W: CL265 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 7 of CPWMIIOI[8:1] - not in use ...

@W: CL265 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 6 of CPWMIIOI[8:1] - not in use ...

@W: CL265 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 5 of CPWMIIOI[8:1] - not in use ...

@W: CL265 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 4 of CPWMIIOI[8:1] - not in use ...

@W: CL265 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 3 of CPWMIIOI[8:1] - not in use ...

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":26:0:26:7|Synthesizing module timebase

	APB_DWIDTH=32'b00000000000000000000000000100000
   Generated name = timebase_32s

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":26:0:26:6|Synthesizing module pwm_gen

	PWM_NUM=32'b00000000000000000000000000000010
	APB_DWIDTH=32'b00000000000000000000000000100000
	DAC_MODE=16'b0000000000000000
   Generated name = pwm_gen_2s_32s_0

@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":114:0:114:6|No assignment to CPWMOl1
@W: CG360 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|No assignment to wire TACHINT

@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":830:0:830:4|No assignment to CPWMI
@W: CG360 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":840:0:840:4|No assignment to wire CPWMl

@W: CG360 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":850:0:850:8|No assignment to wire TACH_EDGE

@W: CG360 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":853:0:853:5|No assignment to wire CPWMOI

@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":861:0:861:5|No assignment to CPWMII
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":871:0:871:10|No assignment to PWM_STRETCH
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":881:0:881:5|No assignment to CPWMlI
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":891:0:891:7|No assignment to TACHMODE
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":909:0:909:5|No assignment to CPWMOl
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":917:0:917:5|No assignment to CPWMIl
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":925:0:925:5|No assignment to CPWMll
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":928:0:928:11|No assignment to tach_cnt_clk
@W: CG360 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":953:0:953:12|No assignment to wire update_status

@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":8473:0:8473:6|No assignment to CPWMII1
@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":2119:0:2119:5|Pruning Register genblk37.CPWMO1[0].TACHSTATUS[0] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":2119:0:2119:5|Pruning Register genblk37.CPWMO1[0].status_clear[0] 

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":26:0:26:6|Synthesizing module corepwm

	FAMILY=32'b00000000000000000000000000001111
	CONFIG_MODE=32'b00000000000000000000000000000000
	PWM_NUM=32'b00000000000000000000000000000111
	APB_DWIDTH=32'b00000000000000000000000000100000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000001
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE1=32'b00000000000000000000000000000000
	DAC_MODE2=32'b00000000000000000000000000000000
	DAC_MODE3=32'b00000000000000000000000000000000
	DAC_MODE4=32'b00000000000000000000000000000000
	DAC_MODE5=32'b00000000000000000000000000000000
	DAC_MODE6=32'b00000000000000000000000000000000
	DAC_MODE7=32'b00000000000000000000000000000000
	DAC_MODE8=32'b00000000000000000000000000000000
	DAC_MODE9=32'b00000000000000000000000000000000
	DAC_MODE10=32'b00000000000000000000000000000000
	DAC_MODE11=32'b00000000000000000000000000000000
	DAC_MODE12=32'b00000000000000000000000000000000
	DAC_MODE13=32'b00000000000000000000000000000000
	DAC_MODE14=32'b00000000000000000000000000000000
	DAC_MODE15=32'b00000000000000000000000000000000
	DAC_MODE16=32'b00000000000000000000000000000000
	SHADOW_REG_EN1=32'b00000000000000000000000000000000
	SHADOW_REG_EN2=32'b00000000000000000000000000000000
	SHADOW_REG_EN3=32'b00000000000000000000000000000000
	SHADOW_REG_EN4=32'b00000000000000000000000000000000
	SHADOW_REG_EN5=32'b00000000000000000000000000000000
	SHADOW_REG_EN6=32'b00000000000000000000000000000000
	SHADOW_REG_EN7=32'b00000000000000000000000000000000
	SHADOW_REG_EN8=32'b00000000000000000000000000000000
	SHADOW_REG_EN9=32'b00000000000000000000000000000000
	SHADOW_REG_EN10=32'b00000000000000000000000000000000
	SHADOW_REG_EN11=32'b00000000000000000000000000000000
	SHADOW_REG_EN12=32'b00000000000000000000000000000000
	SHADOW_REG_EN13=32'b00000000000000000000000000000000
	SHADOW_REG_EN14=32'b00000000000000000000000000000000
	SHADOW_REG_EN15=32'b00000000000000000000000000000000
	SHADOW_REG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_POS_EN1=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN2=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN3=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN4=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN5=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN6=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN7=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN8=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN9=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN10=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN11=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN12=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN13=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN14=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN15=32'b00000000000000000000000000000001
	FIXED_PWM_POS_EN16=32'b00000000000000000000000000000001
	FIXED_PWM_POSEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_POSEDGE16=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN1=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN2=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN3=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN4=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN5=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN6=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN7=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN8=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN9=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN10=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN11=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN12=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN13=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN14=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN15=32'b00000000000000000000000000000000
	FIXED_PWM_NEG_EN16=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE1=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE2=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE3=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE4=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE5=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE6=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE7=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE8=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE9=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE10=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE11=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE12=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE13=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE14=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE15=32'b00000000000000000000000000000000
	FIXED_PWM_NEGEDGE16=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE1=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE2=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE3=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE4=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE5=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE6=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE7=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE8=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE9=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE10=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE11=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE12=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE13=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE14=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE15=32'b00000000000000000000000000000000
	PWM_STRETCH_VALUE16=32'b00000000000000000000000000000000
	TACH_NUM=32'b00000000000000000000000000000001
	TACH_EDGE1=32'b00000000000000000000000000000000
	TACH_EDGE2=32'b00000000000000000000000000000000
	TACH_EDGE3=32'b00000000000000000000000000000000
	TACH_EDGE4=32'b00000000000000000000000000000000
	TACH_EDGE5=32'b00000000000000000000000000000000
	TACH_EDGE6=32'b00000000000000000000000000000000
	TACH_EDGE7=32'b00000000000000000000000000000000
	TACH_EDGE8=32'b00000000000000000000000000000000
	TACH_EDGE9=32'b00000000000000000000000000000000
	TACH_EDGE10=32'b00000000000000000000000000000000
	TACH_EDGE11=32'b00000000000000000000000000000000
	TACH_EDGE12=32'b00000000000000000000000000000000
	TACH_EDGE13=32'b00000000000000000000000000000000
	TACH_EDGE14=32'b00000000000000000000000000000000
	TACH_EDGE15=32'b00000000000000000000000000000000
	TACH_EDGE16=32'b00000000000000000000000000000000
	TACHINT_ACT_LEVEL=32'b00000000000000000000000000000000
	all_ones=16'b1111111111111111
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_POSEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEGEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = corepwm_Z4

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":26:0:26:5|Synthesizing module reg_if

	PWM_NUM=32'b00000000000000000000000000000111
	APB_DWIDTH=32'b00000000000000000000000000100000
	FIXED_PRESCALE_EN=32'b00000000000000000000000000000001
	FIXED_PRESCALE=32'b00000000000000000000000000000000
	FIXED_PERIOD_EN=32'b00000000000000000000000000000000
	FIXED_PERIOD=32'b00000000000000000000000000000001
	DAC_MODE=16'b0000000000000000
	SHADOW_REG_EN=16'b0000000000000000
	FIXED_PWM_POS_EN=16'b1111111111111111
	FIXED_PWM_POSEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	FIXED_PWM_NEG_EN=16'b0000000000000000
	FIXED_PWM_NEGEDGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = reg_if_Z5

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":1320:0:1320:5|Pruning Register prescale_reg[31:0] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":1320:0:1320:5|Pruning Register pwm_enable_reg[16:1] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[7].pwm_posedge_reg[224:193] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[7].pwm_negedge_reg[224:193] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[6].pwm_posedge_reg[192:161] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[6].pwm_negedge_reg[192:161] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[5].pwm_posedge_reg[160:129] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[5].pwm_negedge_reg[160:129] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[4].pwm_posedge_reg[128:97] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[4].pwm_negedge_reg[128:97] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[3].pwm_posedge_reg[96:65] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[3].pwm_negedge_reg[96:65] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[2].pwm_posedge_reg[64:33] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[2].pwm_negedge_reg[64:33] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[1].pwm_posedge_reg[32:1] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":760:0:760:5|Pruning Register genblk1.CPWMO1OI[1].pwm_negedge_reg[32:1] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[7].CPWMOlOI[224:193] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[6].CPWMOlOI[192:161] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[5].CPWMOlOI[160:129] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[4].CPWMOlOI[128:97] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[3].CPWMOlOI[96:65] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[2].CPWMOlOI[64:33] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":514:0:514:5|Pruning Register genblk0.CPWMI0OI[1].CPWMOlOI[32:1] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning Register CPWMlOOI[31:0] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning Register CPWMlIOI[16:9] 

@W: CL265 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":377:0:377:5|Pruning bit 8 of CPWMIIOI[8:1] - not in use ...

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":26:0:26:6|Synthesizing module pwm_gen

	PWM_NUM=32'b00000000000000000000000000000111
	APB_DWIDTH=32'b00000000000000000000000000100000
	DAC_MODE=16'b0000000000000000
   Generated name = pwm_gen_7s_32s_0

@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\pwm_gen.v":114:0:114:6|No assignment to CPWMOl1
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":830:0:830:4|No assignment to CPWMI
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":861:0:861:5|No assignment to CPWMII
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":871:0:871:10|No assignment to PWM_STRETCH
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":881:0:881:5|No assignment to CPWMlI
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":891:0:891:7|No assignment to TACHMODE
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":909:0:909:5|No assignment to CPWMOl
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":917:0:917:5|No assignment to CPWMIl
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":925:0:925:5|No assignment to CPWMll
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":928:0:928:11|No assignment to tach_cnt_clk
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":8473:0:8473:6|No assignment to CPWMII1
@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":2119:0:2119:5|Pruning Register genblk37.CPWMO1[0].TACHSTATUS[0] 

@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":2119:0:2119:5|Pruning Register genblk37.CPWMO1[0].status_clear[0] 

@N: CG364 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v":1133:7:1133:9|Synthesizing module GND

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v":2609:7:2609:13|Synthesizing module INBUF_A

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\mss_tshell.v":1:7:1:13|Synthesizing module MSS_APB

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Actel\Libero_v9.1\Synopsys\synplify_E201009A-1\lib\proasic\smartfusion.v":2566:7:2566:11|Synthesizing module RCOSC

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:37|Synthesizing module final_mss_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\final_mss.v":5:7:5:15|Synthesizing module final_mss

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v":30:0:30:32|Synthesizing module final_top_CoreUARTapb_0_Clock_gen

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = final_top_CoreUARTapb_0_Clock_gen_0s

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":14:0:14:31|Synthesizing module final_top_CoreUARTapb_0_Tx_async

	TX_FIFO=32'b00000000000000000000000000000001
	CUARTlIll=32'b00000000000000000000000000000000
	CUARTOlll=32'b00000000000000000000000000000001
	CUARTIlll=32'b00000000000000000000000000000010
	CUARTllll=32'b00000000000000000000000000000011
	CUARTO0ll=32'b00000000000000000000000000000100
	CUARTI0ll=32'b00000000000000000000000000000101
	CUARTl0ll=32'b00000000000000000000000000000110
   Generated name = final_top_CoreUARTapb_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s

@N: CG179 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":794:0:794:8|Removing redundant assignment
@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":14:0:14:31|Synthesizing module final_top_CoreUARTapb_0_Rx_async

	RX_FIFO=32'b00000000000000000000000000000001
	CUARTllIl=32'b00000000000000000000000000000000
	CUARTO0Il=32'b00000000000000000000000000000001
	CUARTI0Il=32'b00000000000000000000000000000010
   Generated name = final_top_CoreUARTapb_0_Rx_async_1s_0s_1s_2s

@N: CG179 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":654:0:654:7|Removing redundant assignment
@N: CL177 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":1414:0:1414:5|Sharing sequential element CUARTl0l.
@W: CL190 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":1414:0:1414:5|Optimizing register bit CUARTIOIl to a constant 0
@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":1414:0:1414:5|Pruning Register CUARTIOIl 

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":14:0:14:31|Synthesizing module final_top_CoreUARTapb_0_COREUART

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001111
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = final_top_CoreUARTapb_0_COREUART_1s_1s_0s_15s_0s

@N: CG179 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1209:0:1209:7|Removing redundant assignment
@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":634:0:634:30|Synthesizing module final_top_CoreUARTapb_0_ram16x8

@N: CL134 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":768:0:768:5|Found RAM CUARTll0I, depth=16, width=8
@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":151:0:151:36|Synthesizing module final_top_CoreUARTapb_0_fifo_ctrl_256

@N: CG179 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":588:0:588:8|Removing redundant assignment
@A:"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":541:0:541:5|Feedback mux created for signal CUARTIOII[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":14:0:14:33|Synthesizing module final_top_CoreUARTapb_0_fifo_256x8

@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":320:0:320:7|No assignment to CUARTOI0
@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":1062:0:1062:5|Pruning Register CUARTlI0 

@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":14:0:14:34|Synthesizing module final_top_CoreUARTapb_0_CoreUARTapb

	FAMILY=32'b00000000000000000000000000010010
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000001001011000000
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000001
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
   Generated name = final_top_CoreUARTapb_0_CoreUARTapb_18s_1s_1s_4800s_0s_1s_0s_0s_0s_0s

@N: CG179 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":700:0:700:8|Removing redundant assignment
@N: CG179 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":776:0:776:8|Removing redundant assignment
@W: CG133 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":270:0:270:8|No assignment to CUARTl0OI
@N: CG364 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\final_top.v":5:7:5:15|Synthesizing module final_top

@W: CL246 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":113:0:113:4|Input port bits 1 to 0 of PADDR[4:0] are unused

@A: CL153 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":270:0:270:8|*Unassigned bits of CUARTl0OI[2:0] have been referenced and are being tied to 0 - simulation mismatch possible
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":44:0:44:7|Input CUARTl11 is unused
@N: CL201 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\CoreUART.v":895:0:895:5|Trying to extract state machine for register CUARTOl0
Extracted state machine for register CUARTOl0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL190 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":723:0:723:5|Optimizing register bit CUARTOIIl to a constant 0
@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":723:0:723:5|Pruning Register CUARTOIIl 

@W: CL190 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":503:0:503:5|Optimizing register bit CUARTI01 to a constant 0
@W: CL169 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":503:0:503:5|Pruning Register CUARTI01 

@N: CL201 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":723:0:723:5|Trying to extract state machine for register CUARTOl0
Extracted state machine for register CUARTOl0
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Rx_async.v":81:0:81:7|Input CUARTI1I is unused
@N: CL201 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":253:0:253:5|Trying to extract state machine for register CUARTO1ll
Extracted state machine for register CUARTO1ll
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":60:0:60:7|Input CUARTO0I is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Tx_async.v":68:0:68:7|Input CUARTI0I is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_top\CoreUARTapb_0\rtl\vlog\core_obfuscated\Clock_gen.v":70:0:70:16|Input BAUD_VAL_FRACTION is unused
@W: CL157 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits - a simulation mismatch is possible 
@W: CL157 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits - a simulation mismatch is possible 
@W: CL157 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits - a simulation mismatch is possible 
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":44:7:44:10|Input CLKC is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":48:7:48:13|Input MAINXIN is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\work\final_mss\MSS_CCC_0\final_mss_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@W: CL246 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":736:0:736:4|Input port bits 1 to 0 of PADDR[7:0] are unused

@A: CL153 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":871:0:871:10|*Unassigned bits of PWM_STRETCH[6:0] have been referenced and are being tied to 0 - simulation mismatch possible
@W: CL157 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|*Output TACHINT has undriven bits - a simulation mismatch is possible 
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":767:0:767:5|Input TACHIN is unused
@W: CL246 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":736:0:736:4|Input port bits 1 to 0 of PADDR[7:0] are unused

@A: CL153 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":871:0:871:10|*Unassigned bits of PWM_STRETCH[1:0] have been referenced and are being tied to 0 - simulation mismatch possible
@W: CL157 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|*Output TACHINT has undriven bits - a simulation mismatch is possible 
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":767:0:767:5|Input TACHIN is unused
@W: CL246 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":217:0:217:4|Input port bits 23 to 12 of PADDR[23:0] are unused

@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":208:0:208:6|Input PRESETN is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":210:0:210:3|Input PCLK is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":370:0:370:7|Input PRDATAS3 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":377:0:377:7|Input PRDATAS4 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":384:0:384:7|Input PRDATAS5 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":391:0:391:7|Input PRDATAS6 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":398:0:398:7|Input PRDATAS7 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":405:0:405:7|Input PRDATAS8 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":412:0:412:7|Input PRDATAS9 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":419:0:419:8|Input PRDATAS10 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":426:0:426:8|Input PRDATAS11 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":433:0:433:8|Input PRDATAS12 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":440:0:440:8|Input PRDATAS13 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":447:0:447:8|Input PRDATAS14 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":454:0:454:8|Input PRDATAS15 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":462:0:462:7|Input PREADYS3 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":464:0:464:7|Input PREADYS4 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":466:0:466:7|Input PREADYS5 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":468:0:468:7|Input PREADYS6 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":470:0:470:7|Input PREADYS7 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":472:0:472:7|Input PREADYS8 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":474:0:474:7|Input PREADYS9 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":476:0:476:8|Input PREADYS10 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":478:0:478:8|Input PREADYS11 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":480:0:480:8|Input PREADYS12 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":482:0:482:8|Input PREADYS13 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":484:0:484:8|Input PREADYS14 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":486:0:486:8|Input PREADYS15 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":494:0:494:8|Input PSLVERRS3 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":496:0:496:8|Input PSLVERRS4 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":498:0:498:8|Input PSLVERRS5 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":500:0:500:8|Input PSLVERRS6 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":502:0:502:8|Input PSLVERRS7 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":504:0:504:8|Input PSLVERRS8 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":506:0:506:8|Input PSLVERRS9 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":508:0:508:9|Input PSLVERRS10 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":510:0:510:9|Input PSLVERRS11 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":512:0:512:9|Input PSLVERRS12 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":514:0:514:9|Input PSLVERRS13 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":516:0:516:9|Input PSLVERRS14 is unused
@W: CL159 :"C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":518:0:518:9|Input PSLVERRS15 is unused
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 13 03:46:41 2012

###########################################################]
Synopsys Actel Technology Mapper, Version mapact, Build 023R, Built Sep 29 2010 09:29:00
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version E-2010.09A-1
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 

@W: MO111 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|tristate driver TACHINT on net TACHINT has its enable tied to GND (module corepwm_Z2) 
@W: MO111 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\corepwm.v":769:0:769:6|tristate driver TACHINT on net TACHINT has its enable tied to GND (module corepwm_Z4) 
@W: MO111 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module final_mss_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module final_mss_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module final_mss_tmp_MSS_CCC_0_MSS_CCC) 

Available hyper_sources - for debug and ip models
	None Found

@W:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":81:40:81:47|Net final_mss_0.MSS_ADLIB_INST_FCLK appears to be a clock source which was not identfied. Assuming default frequency. 
@W:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_mss\mss_ccc_0\final_mss_tmp_mss_ccc_0_mss_ccc.v":81:40:81:47|Net CoreUARTapb_0/PCLK appears to be a clock source which was not identfied. Assuming default frequency. 
Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

@N: MF179 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":1354:0:1357:0|Found 32 bit by 32 bit '<' comparator, 'genblk1\.CPWMO1OI\[1\]\.un1_period_cnt'
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":127:0:127:5|Found counter in view:work.timebase_32s(verilog) inst period_cnt[31:0]
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":81:0:81:5|Found counter in view:work.timebase_32s(verilog) inst CPWMlIlI[31:0]
@N: MF179 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":153:0:156:0|Found 32 bit by 32 bit '<' comparator, 'un1_period_cnt'
@N: MF179 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":191:0:194:0|Found 32 bit by 32 bit '<' comparator, 'un1_sync_pulse'
@N: MF179 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\reg_if.v":1354:0:1357:0|Found 32 bit by 32 bit '<' comparator, 'genblk1\.CPWMO1OI\[1\]\.un1_period_cnt'
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":127:0:127:5|Found counter in view:work.timebase_32s_genblk100\.genblk102\.genblk103\.timebase(verilog) inst period_cnt[31:0]
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":81:0:81:5|Found counter in view:work.timebase_32s_genblk100\.genblk102\.genblk103\.timebase(verilog) inst CPWMlIlI[31:0]
@N: MF179 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\actel\directcore\corepwm\4.1.106\rtl\vlog\core_obfuscated\timebase.v":153:0:156:0|Found 32 bit by 32 bit '<' comparator, 'un1_period_cnt'
Encoding state machine work.final_top_CoreUARTapb_0_COREUART_1s_1s_0s_15s_0s(verilog)-CUARTOl0[3:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\clock_gen.v":962:0:962:5|Found counter in view:work.final_top_CoreUARTapb_0_Clock_gen_0s(verilog) inst genblk106\.genblk108\.genblk109\.CUARTO0[12:0]
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\clock_gen.v":1039:0:1039:5|Found counter in view:work.final_top_CoreUARTapb_0_Clock_gen_0s(verilog) inst CUARTO1[3:0]
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\tx_async.v":550:0:550:5|Found counter in view:work.final_top_CoreUARTapb_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog) inst CUARTOO0l[3:0]
Encoding state machine work.final_top_CoreUARTapb_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s(verilog)-CUARTO1ll[6:0]
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":967:0:967:5|Found counter in view:work.final_top_CoreUARTapb_0_Rx_async_1s_0s_1s_2s(verilog) inst CUARTOOIl[3:0]
@N:"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\rx_async.v":422:0:422:5|Found counter in view:work.final_top_CoreUARTapb_0_Rx_async_1s_0s_1s_2s(verilog) inst CUARTl0Ol[3:0]
Encoding state machine work.final_top_CoreUARTapb_0_Rx_async_1s_0s_1s_2s(verilog)-CUARTOl0[2:0]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN116 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":541:0:541:5|Removing sequential instance CUARTIOII[0] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: MF135 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":768:0:768:5|Found RAM, 'CUARTlO0I.CUARTll0I[7:0]', 16 words by 8 bits 
@N: BN116 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":768:0:768:5|Removing sequential instance CUARTlO0I.CUARTll0I[7:0] of view:PrimLib.ram1(prim) because there are no references to its outputs 
@N: MF176 |Default generator successful 
@N: BN116 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":541:0:541:5|Removing sequential instance CUARTIOII[0] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: MF135 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":768:0:768:5|Found RAM, 'CUARTlO0I.CUARTll0I[7:0]', 16 words by 8 bits 
@N: BN116 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\fifo_256x8.v":768:0:768:5|Removing sequential instance CUARTlO0I.CUARTll0I[7:0] of view:PrimLib.ram1(prim) because there are no references to its outputs 
@N: MF176 |Default generator successful 
Finished factoring (Time elapsed 0h:00m:01s; Memory used current: 77MB peak: 77MB)

@W: BN132 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v":851:0:851:5|Removing sequential instance CoreUARTapb_0.CUARTOOlI.CUARTOO0,  because it is equivalent to instance CoreUARTapb_0.CUARTOOlI.CUARTO1l
@W: BN132 :"c:\users\bschlenk\documents\github\eecs373final\turret\final\component\work\final_top\coreuartapb_0\rtl\vlog\core_obfuscated\coreuart.v":851:0:851:5|Removing sequential instance CoreUARTapb_0.CUARTOOlI.CUARTIO0,  because it is equivalent to instance CoreUARTapb_0.CUARTOOlI.CUARTI1l
Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 76MB peak: 78MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:02s; Memory used current: 91MB peak: 92MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:02s; Memory used current: 92MB peak: 92MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:02s; Memory used current: 92MB peak: 92MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:02s; Memory used current: 91MB peak: 93MB)

Finished preparing to map (Time elapsed 0h:00m:03s; Memory used current: 92MB peak: 93MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                            Fanout, notes                   
----------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST / M2FRESETn                                                751 : 749 asynchronous set/reset
CoreUARTapb_0.CUARTOOlI.CUARTI10.genblk106.genblk108.genblk109.CUARTI0 / Q            25                              
CoreUARTapb_0.CUARTOOlI.genblk115.genblk116.CUARTlOOI.CUARTlOlI.CUARTOO0I[0] / Q      66                              
CoreUARTapb_0.CUARTOOlI.genblk115.genblk116.CUARTlOOI.CUARTlOlI.CUARTOO0I[1] / Q      34                              
CoreUARTapb_0.CUARTOOlI.genblk113.genblk114.CUARTO11.CUARTlOlI.CUARTOO0I[0] / Q       66                              
CoreUARTapb_0.CUARTOOlI.genblk113.genblk114.CUARTO11.CUARTlOlI.CUARTOO0I[1] / Q       34                              
corepwm_0.genblk100.genblk102.genblk103.timebase.un1_period_cnt_0.I_248 / Y           32                              
corepwm_0.genblk96.genblk97.reg_if.genblk1.CPWMO1OI[1].un1_period_cnt_0.I_248 / Y     32                              
corepwm_1.genblk100.genblk102.genblk103.timebase.un1_sync_pulse_0.I_248 / Y           37                              
corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI26_3 / Y                                   41                              
corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1173 / Y                     33                              
corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1181 / Y                     33                              
corepwm_1.genblk100.genblk102.genblk103.timebase.period_cntlde_0 / Y                  32                              
corepwm_1.genblk100.genblk102.genblk103.timebase.period_cnt8_0_a2 / Y                 33                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_5 / Y                            32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_3 / Y                            32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_2 / Y                            32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_1 / Y                            32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI26 / Y                                     66                              
corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1171 / Y                     66                              
corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1169 / Y                     66                              
corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1175 / Y                     33                              
corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1177 / Y                     33                              
corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1179 / Y                     33                              
CoreAPB3_0.CAPB3O11[0] / Y                                                            33                              
CoreAPB3_0.CAPB3O11[1] / Y                                                            33                              
corepwm_1.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa / Y                              32                              
corepwm_1.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_1 / Y                            32                              
corepwm_1.genblk96.genblk97.reg_if.CPWMOIOI_1_sqmuxa / Y                              32                              
corepwm_1.genblk96.genblk97.reg_if.CPWMlOOI_0_sqmuxa / Y                              32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMOIOI_1_sqmuxa / Y                              32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_6 / Y                            32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_4 / Y                            32                              
corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa / Y                              32                              
corepwm_1.genblk96.genblk97.reg_if.prescale_reg5 / Y                                  64                              
corepwm_1.genblk96.genblk97.reg_if.CPWMlOOI6_1 / Y                                    33                              
======================================================================================================================

@N: FP130 |Promoting Net CoreUARTapb_0.CUARTOOlI.genblk115\.genblk116\.CUARTlOOI.CUARTlOlI.CUARTOO0I[0] on CLKINT  I_325 
@N: FP130 |Promoting Net CoreUARTapb_0.CUARTOOlI.genblk113\.genblk114\.CUARTO11.CUARTlOlI.CUARTOO0I[0] on CLKINT  I_326 
@N: FP130 |Promoting Net corepwm_1.genblk96\.genblk97\.reg_if.CPWMlOOI7 on CLKINT  I_327 
Replicating Combinational Instance corepwm_1.genblk96.genblk97.reg_if.CPWMlOOI6_1, fanout 33 segments 2
Replicating Combinational Instance corepwm_1.genblk96.genblk97.reg_if.prescale_reg5, fanout 64 segments 3
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_4, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_6, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMOIOI_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance corepwm_1.genblk96.genblk97.reg_if.CPWMlOOI_0_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance corepwm_1.genblk96.genblk97.reg_if.CPWMOIOI_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance corepwm_1.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_1, fanout 32 segments 2
Replicating Combinational Instance corepwm_1.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance CoreAPB3_0.CAPB3O11[1], fanout 33 segments 2
Replicating Combinational Instance CoreAPB3_0.CAPB3O11[0], fanout 33 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1179, fanout 33 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1177, fanout 33 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1175, fanout 33 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1169, fanout 68 segments 3
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1171, fanout 67 segments 3
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_1, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_2, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_3, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMIlOI_1_sqmuxa_5, fanout 32 segments 2
Replicating Combinational Instance corepwm_1.genblk100.genblk102.genblk103.timebase.period_cnt8_0_a2, fanout 33 segments 2
Replicating Combinational Instance corepwm_1.genblk100.genblk102.genblk103.timebase.period_cntlde_0, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1181, fanout 34 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk18.CPWMIl0.CPWMl1173, fanout 34 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.CPWMlOOI26_3, fanout 45 segments 2
Replicating Combinational Instance corepwm_1.genblk100.genblk102.genblk103.timebase.un1_sync_pulse_0.I_248, fanout 40 segments 2
Replicating Combinational Instance corepwm_0.genblk96.genblk97.reg_if.genblk1.CPWMO1OI[1].un1_period_cnt_0.I_248, fanout 32 segments 2
Replicating Combinational Instance corepwm_0.genblk100.genblk102.genblk103.timebase.un1_period_cnt_0.I_248, fanout 32 segments 2
Replicating Sequential Instance CoreUARTapb_0.CUARTOOlI.genblk113.genblk114.CUARTO11.CUARTlOlI.CUARTOO0I[1], fanout 34 segments 2
Replicating Sequential Instance CoreUARTapb_0.CUARTOOlI.genblk115.genblk116.CUARTlOOI.CUARTlOlI.CUARTOO0I[1], fanout 34 segments 2
Replicating Sequential Instance CoreUARTapb_0.CUARTOOlI.CUARTI10.genblk106.genblk108.genblk109.CUARTI0, fanout 25 segments 2
Finished technology mapping (Time elapsed 0h:00m:03s; Memory used current: 88MB peak: 94MB)

@N: MF322 |Retiming summary: 0 registers retimed to 6 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 6

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		CoreUARTapb_0.CUARTOOlI.genblk113.genblk114.CUARTO11.CUARTlOlI.CUARTIOII_ret
		CoreUARTapb_0.CUARTOOlI.genblk113.genblk114.CUARTO11.CUARTlOlI.CUARTIOII_ret_1
		CoreUARTapb_0.CUARTOOlI.genblk113.genblk114.CUARTO11.CUARTlOlI.CUARTIOII_ret_2
		CoreUARTapb_0.CUARTOOlI.genblk115.genblk116.CUARTlOOI.CUARTlOlI.CUARTIOII_ret
		CoreUARTapb_0.CUARTOOlI.genblk115.genblk116.CUARTlOOI.CUARTlOlI.CUARTIOII_ret_1
		CoreUARTapb_0.CUARTOOlI.genblk115.genblk116.CUARTlOOI.CUARTlOlI.CUARTIOII_ret_2


		#####   END RETIMING REPORT  #####

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:03s; Memory used current: 88MB peak: 94MB)


Added 0 Buffers
Added 35 Cells via replication
	Added 3 Sequential Cells via replication
	Added 32 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:03s; Memory used current: 89MB peak: 94MB)

Writing Analyst data base C:\Users\bschlenk\Documents\GitHub\eecs373final\turret\final\synthesis\final_top.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:04s; Memory used current: 87MB peak: 94MB)

Writing EDIF Netlist and constraint files
E-2010.09A-1
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:04s; Memory used current: 89MB peak: 94MB)

@W: MT420 |Found inferred clock final_mss|MSS_ADLIB_INST_EMCCLK_inferred_clock with period 1000.00ns. A user-defined clock should be declared on object "n:final_mss_0.MSS_ADLIB_INST_EMCCLK"

@W: MT420 |Found inferred clock final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock with period 1000.00ns. A user-defined clock should be declared on object "n:final_mss_0_FAB_CLK"

@W: MT420 |Found inferred clock final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock with period 1000.00ns. A user-defined clock should be declared on object "n:final_mss_0.MSS_ADLIB_INST_FCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Dec 13 03:46:47 2012
#


Top view:               final_top
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    1.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: 967.977

                                                                       Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                                         Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     1.0 MHz       62.4 MHz      1000.000      16.038        983.962     inferred     Inferred_clkgroup_1
final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     1.0 MHz       31.2 MHz      1000.000      32.023        967.977     inferred     Inferred_clkgroup_2
===========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                  |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                              |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock  final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock  |  1000.000    983.962  |  No paths    -      |  No paths    -      |  No paths    -    
final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock  final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock  final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock  final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock  |  1000.000    967.977  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                                                                                        Arrival            
Instance                       Reference                                                              Type        Pin              Net                                         Time        Slack  
                               Clock                                                                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[6]      final_mss_0_MSS_MASTER_APB_PADDR_\[6\]      2.679       983.962
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[7]      final_mss_0_MSS_MASTER_APB_PADDR_\[7\]      2.679       984.113
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[3]      final_mss_0_MSS_MASTER_APB_PADDR_\[3\]      2.679       984.433
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[2]      final_mss_0_MSS_MASTER_APB_PADDR_\[2\]      2.679       984.476
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[4]      final_mss_0_MSS_MASTER_APB_PADDR_\[4\]      2.679       984.542
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[5]      final_mss_0_MSS_MASTER_APB_PADDR_\[5\]      2.679       985.135
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[10]     final_mss_0_MSS_MASTER_APB_PADDR_\[10\]     2.679       990.409
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[11]     final_mss_0_MSS_MASTER_APB_PADDR_\[11\]     2.679       990.548
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[9]      final_mss_0_MSS_MASTER_APB_PADDR_\[9\]      2.679       990.776
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPADDR[8]      final_mss_0_MSS_MASTER_APB_PADDR_\[8\]      2.679       990.825
==================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                                                                                 Required            
Instance                       Reference                                                              Type        Pin               Net                 Time         Slack  
                               Clock                                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[0]      PRDATA_0_iv[0]      1000.000     983.962
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[14]     PRDATA_0_iv[14]     1000.000     983.970
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[18]     PRDATA_0_iv[18]     1000.000     983.970
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[30]     PRDATA_0_iv[30]     1000.000     984.014
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[25]     PRDATA_0_iv[25]     1000.000     984.080
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[3]      PRDATA_0_iv[3]      1000.000     984.116
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[5]      PRDATA_0_iv[5]      1000.000     984.116
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[6]      PRDATA_0_iv[6]      1000.000     984.116
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[7]      PRDATA_0_iv[7]      1000.000     984.189
final_mss_0.MSS_ADLIB_INST     final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock     MSS_APB     MSSPRDATA[2]      PRDATA_0_iv[2]      1000.000     984.421
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1000.000

    - Propagation time:                      16.038
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 983.962

    Number of logic level(s):                9
    Starting point:                          final_mss_0.MSS_ADLIB_INST / MSSPADDR[6]
    Ending point:                            final_mss_0.MSS_ADLIB_INST / MSSPRDATA[0]
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|MSS_ADLIB_INST_FCLK_inferred_clock [rising] on pin FCLK

Instance / Net                                                                                      Pin              Pin               Arrival     No. of    
Name                                                                                    Type        Name             Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
final_mss_0.MSS_ADLIB_INST                                                              MSS_APB     MSSPADDR[6]      Out     2.679     2.679       -         
final_mss_0_MSS_MASTER_APB_PADDR_\[6\]                                                  Net         -                -       1.184     -           4         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI26_3_0                                     NOR2        B                In      -         3.862       -         
corepwm_0.genblk96\.genblk97\.reg_if.CPWMlOOI26_3_0                                     NOR2        Y                Out     0.514     4.377       -         
CPWMlOOI8_3_0                                                                           Net         -                -       2.437     -           23        
corepwm_0.genblk96\.genblk97\.reg_if.genblk18\.CPWMIl0\.CPWMl1179_1                     NOR3C       C                In      -         6.814       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk18\.CPWMIl0\.CPWMl1179_1                     NOR3C       Y                Out     0.641     7.455       -         
CPWMl1179_1                                                                             Net         -                -       0.386     -           2         
corepwm_0.genblk96\.genblk97\.reg_if.genblk18\.CPWMIl0\.CPWMl1179_0                     NOR2B       A                In      -         7.841       -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk18\.CPWMIl0\.CPWMl1179_0                     NOR2B       Y                Out     0.514     8.355       -         
CPWMl1179_0                                                                             Net         -                -       2.218     -           17        
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[6\]\.CPWMIlOI_RNIQTD5[161]      OR2B        B                In      -         10.573      -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[6\]\.CPWMIlOI_RNIQTD5[161]      OR2B        Y                Out     0.627     11.200      -         
CPWMIlOI_m_i[161]                                                                       Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[4\]\.CPWMIlOI_RNI66JF[97]       AOI1B       C                In      -         11.522      -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[4\]\.CPWMIlOI_RNI66JF[97]       AOI1B       Y                Out     0.398     11.920      -         
CPWMO0_iv_4[0]                                                                          Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[5\]\.CPWMIlOI_RNIPTUB1[129]     NOR3C       C                In      -         12.241      -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[5\]\.CPWMIlOI_RNIPTUB1[129]     NOR3C       Y                Out     0.666     12.907      -         
CPWMO0_iv_6[0]                                                                          Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[2\]\.CPWMIlOI_RNIFSQG2[33]      OR3C        C                In      -         13.228      -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[2\]\.CPWMIlOI_RNIFSQG2[33]      OR3C        Y                Out     0.666     13.894      -         
un1_corepwm_0[0]                                                                        Net         -                -       0.322     -           1         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[2\]\.CPWMIlOI_RNIPIDK2[33]      OR2B        A                In      -         14.215      -         
corepwm_0.genblk96\.genblk97\.reg_if.genblk0\.CPWMI0OI\[2\]\.CPWMIlOI_RNIPIDK2[33]      OR2B        Y                Out     0.514     14.730      -         
un1_corepwm_0_m[0]                                                                      Net         -                -       0.322     -           1         
CoreAPB3_0.CAPB3llOI.PRDATA_0_iv[0]                                                     OR3C        C                In      -         15.051      -         
CoreAPB3_0.CAPB3llOI.PRDATA_0_iv[0]                                                     OR3C        Y                Out     0.666     15.717      -         
PRDATA_0_iv[0]                                                                          Net         -                -       0.322     -           1         
final_mss_0.MSS_ADLIB_INST                                                              MSS_APB     MSSPRDATA[0]     In      -         16.038      -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 16.038 is 7.886(49.2%) logic and 8.153(50.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                                                                                      Arrival            
Instance                                                              Reference                                                              Type         Pin     Net               Time        Slack  
                                                                      Clock                                                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[0]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[0]       0.580       967.977
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[1]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[1]       0.580       968.005
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[0]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       period_cnt[0]     0.737       968.574
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[1]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       period_cnt[1]     0.737       968.642
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[2]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[2]       0.580       968.988
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[2]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       period_cnt[2]     0.737       969.300
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.period_cnt[0]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     Q       period_cnt[0]     0.737       969.834
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.period_cnt[1]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     Q       period_cnt[1]     0.737       969.917
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[3]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[3]       0.580       970.010
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[4]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       Q       CPWMlIlI[4]       0.580       970.196
=======================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                                                       Required            
Instance                                                               Reference                                                              Type         Pin     Net                Time         Slack  
                                                                       Clock                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[31]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       D       CPWMlIlI_n31       999.461      967.977
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[31]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       D       period_cnt_n31     999.461      968.574
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[30]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       D       CPWMlIlI_n30       999.461      968.945
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[30]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       D       period_cnt_n30     999.461      969.410
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.period_cnt[31]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     D       period_cnt_n31     999.496      969.834
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[29]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       D       CPWMlIlI_n29       999.461      969.977
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[29]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       D       period_cnt_n29     999.461      970.310
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.period_cnt[30]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1E1C0     D       period_cnt_n30     999.496      970.670
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[28]       final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       D       CPWMlIlI_n28       999.461      971.009
corepwm_0.genblk100\.genblk102\.genblk103\.timebase.period_cnt[28]     final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock     DFN1C0       D       period_cnt_n28     999.461      971.210
==========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.461

    - Propagation time:                      31.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     967.977

    Number of logic level(s):                30
    Starting point:                          corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[0] / Q
    Ending point:                            corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[31] / D
    The start point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            final_mss_tmp_MSS_CCC_0_MSS_CCC|final_mss_0_FAB_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                           Pin      Pin               Arrival     No. of    
Name                                                                          Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[0]               DFN1C0     Q        Out     0.580     0.580       -         
CPWMlIlI[0]                                                                   Net        -        -       1.279     -           5         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIJ475[0]       OR2B       B        In      -         1.860       -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIJ475[0]       OR2B       Y        Out     0.516     2.376       -         
N_42                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIUSQ7[2]       OR2A       B        In      -         2.761       -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIUSQ7[2]       OR2A       Y        Out     0.646     3.408       -         
N_43                                                                          Net        -        -       0.806     -           3         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNINP2D[4]       NOR3B      C        In      -         4.214       -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNINP2D[4]       NOR3B      Y        Out     0.488     4.703       -         
N_45                                                                          Net        -        -       0.806     -           3         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI5UMF[5]       NOR2B      A        In      -         5.509       -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI5UMF[5]       NOR2B      Y        Out     0.488     5.997       -         
N_46                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIK6BI[6]       NOR2B      A        In      -         6.383       -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIK6BI[6]       NOR2B      Y        Out     0.488     6.872       -         
N_47                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4JVK[7]       NOR2B      A        In      -         7.257       -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI4JVK[7]       NOR2B      Y        Out     0.488     7.746       -         
N_297                                                                         Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIL3KN[8]       OR2B       A        In      -         8.131       -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIL3KN[8]       OR2B       Y        Out     0.488     8.620       -         
N_298                                                                         Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI7O8Q[9]       OR2A       B        In      -         9.005       -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI7O8Q[9]       OR2A       Y        Out     0.646     9.652       -         
N_299                                                                         Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI928U[10]      OR2A       B        In      -         10.038      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI928U[10]      OR2A       Y        Out     0.646     10.684      -         
N_300                                                                         Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNICC721[11]     OR2A       B        In      -         11.070      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNICC721[11]     OR2A       Y        Out     0.646     11.717      -         
N_301                                                                         Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIGM661[12]     OR2A       B        In      -         12.102      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIGM661[12]     OR2A       Y        Out     0.646     12.749      -         
N_302                                                                         Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIL06A1[13]     OR2A       B        In      -         13.135      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIL06A1[13]     OR2A       Y        Out     0.646     13.781      -         
N_303                                                                         Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIRA5E1[14]     OR2A       B        In      -         14.167      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIRA5E1[14]     OR2A       Y        Out     0.646     14.813      -         
CPWMlIlI_c14                                                                  Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI2L4I1[15]     OR2A       B        In      -         15.199      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI2L4I1[15]     OR2A       Y        Out     0.646     15.846      -         
N_48                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIAV3M1[16]     OR2A       B        In      -         16.232      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIAV3M1[16]     OR2A       Y        Out     0.646     16.878      -         
N_49                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIJ93Q1[17]     NOR2A      B        In      -         17.264      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIJ93Q1[17]     NOR2A      Y        Out     0.407     17.671      -         
N_50                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNITJ2U1[18]     NOR2B      A        In      -         18.056      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNITJ2U1[18]     NOR2B      Y        Out     0.488     18.545      -         
N_51                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI8U122[19]     NOR2B      A        In      -         18.930      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI8U122[19]     NOR2B      Y        Out     0.488     19.419      -         
N_52                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIDC162[20]     NOR2B      A        In      -         19.805      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIDC162[20]     NOR2B      Y        Out     0.488     20.293      -         
N_53                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIJQ0A2[21]     NOR2B      A        In      -         20.679      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIJQ0A2[21]     NOR2B      Y        Out     0.488     21.167      -         
N_54                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIQ80E2[22]     OR2B       A        In      -         21.553      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIQ80E2[22]     OR2B       Y        Out     0.488     22.041      -         
N_55                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI2NVH2[23]     OR2A       B        In      -         22.427      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI2NVH2[23]     OR2A       Y        Out     0.646     23.073      -         
N_56                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIB5VL2[24]     OR2A       B        In      -         23.459      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIB5VL2[24]     OR2A       Y        Out     0.646     24.106      -         
N_57                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNILJUP2[25]     NOR2A      B        In      -         24.491      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNILJUP2[25]     NOR2A      Y        Out     0.407     24.898      -         
N_58                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI02UT2[26]     OR2B       A        In      -         25.284      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI02UT2[26]     OR2B       Y        Out     0.488     25.772      -         
N_59                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNICGT13[27]     OR2A       B        In      -         26.158      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNICGT13[27]     OR2A       Y        Out     0.646     26.804      -         
N_60                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIPUS53[28]     OR2A       B        In      -         27.190      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNIPUS53[28]     OR2A       Y        Out     0.646     27.837      -         
N_61                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI7DS93[29]     OR2A       B        In      -         28.223      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNI7DS93[29]     OR2A       Y        Out     0.646     28.869      -         
N_62                                                                          Net        -        -       0.386     -           2         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNO_0[31]        OR2A       B        In      -         29.255      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNO_0[31]        OR2A       Y        Out     0.646     29.901      -         
N_63                                                                          Net        -        -       0.322     -           1         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNO[31]          XA1A       B        In      -         30.223      -         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI_RNO[31]          XA1A       Y        Out     0.940     31.163      -         
CPWMlIlI_n31                                                                  Net        -        -       0.322     -           1         
corepwm_1.genblk100\.genblk102\.genblk103\.timebase.CPWMlIlI[31]              DFN1C0     D        In      -         31.485      -         
==========================================================================================================================================
Total path delay (propagation time + setup) of 32.023 is 18.457(57.6%) logic and 13.566(42.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA256_Std
Report for cell final_top.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    57      1.0       57.0
             AND2A    15      1.0       15.0
              AND3    65      1.0       65.0
               AO1    39      1.0       39.0
              AO16     1      1.0        1.0
              AO1B    63      1.0       63.0
              AO1C    80      1.0       80.0
              AO1D     2      1.0        2.0
              AOI1     3      1.0        3.0
             AOI1A    25      1.0       25.0
             AOI1B    66      1.0       66.0
              AX1A     1      1.0        1.0
              AX1B     2      1.0        2.0
              AX1C     1      1.0        1.0
              AX1D     3      1.0        3.0
              AX1E     6      1.0        6.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
            CLKINT     3      0.0        0.0
               GND    24      0.0        0.0
               INV     6      1.0        6.0
              MAJ3     1      1.0        1.0
           MSS_CCC     1      0.0        0.0
               MX2   254      1.0      254.0
              MX2C     8      1.0        8.0
             NAND2    18      1.0       18.0
              NOR2   133      1.0      133.0
             NOR2A   112      1.0      112.0
             NOR2B    94      1.0       94.0
              NOR3    13      1.0       13.0
             NOR3A    87      1.0       87.0
             NOR3B    26      1.0       26.0
             NOR3C   253      1.0      253.0
               OA1    30      1.0       30.0
              OA1A    54      1.0       54.0
              OA1B     6      1.0        6.0
              OA1C     7      1.0        7.0
              OAI1     6      1.0        6.0
               OR2    21      1.0       21.0
              OR2A   173      1.0      173.0
              OR2B   358      1.0      358.0
               OR3     8      1.0        8.0
              OR3A     8      1.0        8.0
              OR3B     5      1.0        5.0
              OR3C    92      1.0       92.0
             RCOSC     1      0.0        0.0
               VCC    24      0.0        0.0
               XA1    28      1.0       28.0
              XA1A   125      1.0      125.0
              XA1B    19      1.0       19.0
              XA1C    17      1.0       17.0
              XAI1     2      1.0        2.0
             XNOR2   436      1.0      436.0
               XO1     1      1.0        1.0
              XOR2    22      1.0       22.0
              XOR3     7      1.0        7.0


              DFN1     4      1.0        4.0
            DFN1C0   128      1.0      128.0
            DFN1E0     8      1.0        8.0
          DFN1E0C0    55      1.0       55.0
          DFN1E0P0     4      1.0        4.0
            DFN1E1   280      1.0      280.0
          DFN1E1C0   555      1.0      555.0
          DFN1E1P0     5      1.0        5.0
            DFN1P0     5      1.0        5.0
           MSS_APB     1      0.0        0.0
                   -----          ----------
             TOTAL  3959              3905.0


  IO Cell usage:
              cell count
             INBUF     1
           INBUF_A     2
         INBUF_MSS     3
            OUTBUF    10
        OUTBUF_MSS     3
                   -----
             TOTAL    19


Core Cells         : 3905 of 4608 (85%)
IO Cells           : 19

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

Mapper successful!
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Thu Dec 13 03:46:47 2012

###########################################################]
