	component nios_hps_system is
		port (
			clk_clk                            : in    std_logic                     := 'X';             -- clk
			hps_0_ddr_mem_a                    : out   std_logic_vector(14 downto 0);                    -- mem_a
			hps_0_ddr_mem_ba                   : out   std_logic_vector(2 downto 0);                     -- mem_ba
			hps_0_ddr_mem_ck                   : out   std_logic;                                        -- mem_ck
			hps_0_ddr_mem_ck_n                 : out   std_logic;                                        -- mem_ck_n
			hps_0_ddr_mem_cke                  : out   std_logic;                                        -- mem_cke
			hps_0_ddr_mem_cs_n                 : out   std_logic;                                        -- mem_cs_n
			hps_0_ddr_mem_ras_n                : out   std_logic;                                        -- mem_ras_n
			hps_0_ddr_mem_cas_n                : out   std_logic;                                        -- mem_cas_n
			hps_0_ddr_mem_we_n                 : out   std_logic;                                        -- mem_we_n
			hps_0_ddr_mem_reset_n              : out   std_logic;                                        -- mem_reset_n
			hps_0_ddr_mem_dq                   : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			hps_0_ddr_mem_dqs                  : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			hps_0_ddr_mem_dqs_n                : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			hps_0_ddr_mem_odt                  : out   std_logic;                                        -- mem_odt
			hps_0_ddr_mem_dm                   : out   std_logic_vector(3 downto 0);                     -- mem_dm
			hps_0_ddr_oct_rzqin                : in    std_logic                     := 'X';             -- oct_rzqin
			hps_0_h2f_loan_io_in               : out   std_logic_vector(66 downto 0);                    -- in
			hps_0_h2f_loan_io_out              : in    std_logic_vector(66 downto 0) := (others => 'X'); -- out
			hps_0_h2f_loan_io_oe               : in    std_logic_vector(66 downto 0) := (others => 'X'); -- oe
			hps_0_io_hps_io_sdio_inst_CMD      : inout std_logic                     := 'X';             -- hps_io_sdio_inst_CMD
			hps_0_io_hps_io_sdio_inst_D0       : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D0
			hps_0_io_hps_io_sdio_inst_D1       : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D1
			hps_0_io_hps_io_sdio_inst_CLK      : out   std_logic;                                        -- hps_io_sdio_inst_CLK
			hps_0_io_hps_io_sdio_inst_D2       : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D2
			hps_0_io_hps_io_sdio_inst_D3       : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D3
			hps_0_io_hps_io_gpio_inst_LOANIO49 : inout std_logic                     := 'X';             -- hps_io_gpio_inst_LOANIO49
			hps_0_io_hps_io_gpio_inst_LOANIO50 : inout std_logic                     := 'X';             -- hps_io_gpio_inst_LOANIO50
			hps_0_io_hps_io_gpio_inst_LOANIO55 : inout std_logic                     := 'X';             -- hps_io_gpio_inst_LOANIO55
			hps_0_io_hps_io_gpio_inst_LOANIO56 : inout std_logic                     := 'X';             -- hps_io_gpio_inst_LOANIO56
			i2c_peripheral_sda_in              : in    std_logic                     := 'X';             -- sda_in
			i2c_peripheral_scl_in              : in    std_logic                     := 'X';             -- scl_in
			i2c_peripheral_sda_oe              : out   std_logic;                                        -- sda_oe
			i2c_peripheral_scl_oe              : out   std_logic;                                        -- scl_oe
			nios_7seg_export                   : out   std_logic_vector(23 downto 0);                    -- export
			nios_buttons_export                : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			nios_header_conn_in_port           : in    std_logic_vector(31 downto 0) := (others => 'X'); -- in_port
			nios_header_conn_out_port          : out   std_logic_vector(31 downto 0);                    -- out_port
			nios_i2cclk_export                 : out   std_logic;                                        -- export
			nios_i2cdat_in_port                : in    std_logic                     := 'X';             -- in_port
			nios_i2cdat_out_port               : out   std_logic;                                        -- out_port
			nios_i2crw_export                  : out   std_logic;                                        -- export
			nios_leds_export                   : out   std_logic_vector(9 downto 0);                     -- export
			nios_oscdivisor_export             : out   std_logic_vector(15 downto 0);                    -- export
			nios_switches_export               : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			nios_uartrx_export                 : in    std_logic                     := 'X';             -- export
			nios_uarttx_export                 : out   std_logic;                                        -- export
			pll_0_sdram_clk                    : out   std_logic;                                        -- clk
			pll_1_108_clk                      : out   std_logic;                                        -- clk
			pll_1_144_clk                      : out   std_logic;                                        -- clk
			pll_1_162_clk                      : out   std_logic;                                        -- clk
			pll_1_65_clk                       : out   std_logic;                                        -- clk
			pll_1_86_clk                       : out   std_logic;                                        -- clk
			reset_reset_n                      : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_0_wire_addr       : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_controller_0_wire_ba         : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_0_wire_cas_n      : out   std_logic;                                        -- cas_n
			sdram_controller_0_wire_cke        : out   std_logic;                                        -- cke
			sdram_controller_0_wire_cs_n       : out   std_logic;                                        -- cs_n
			sdram_controller_0_wire_dq         : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_0_wire_dqm        : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_0_wire_ras_n      : out   std_logic;                                        -- ras_n
			sdram_controller_0_wire_we_n       : out   std_logic;                                        -- we_n
			spi_peripheral_MISO                : in    std_logic                     := 'X';             -- MISO
			spi_peripheral_MOSI                : out   std_logic;                                        -- MOSI
			spi_peripheral_SCLK                : out   std_logic;                                        -- SCLK
			spi_peripheral_SS_n                : out   std_logic;                                        -- SS_n
			uart_peripheral_rxd                : in    std_logic                     := 'X';             -- rxd
			uart_peripheral_txd                : out   std_logic                                         -- txd
		);
	end component nios_hps_system;

