Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Jan  1 14:07:07 2026
| Host         : adrianna-linux running 64-bit Linux Mint 22
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (650)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (650)
--------------------------------
 There are 650 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.106        0.000                      0                 1446        0.041        0.000                      0                 1446        3.000        0.000                       0                   658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0    {0.000 80.000}       160.000         6.250           
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                      {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_1  {0.000 80.000}       160.000         6.250           
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          5.106        0.000                      0                  255        0.122        0.000                      0                  255        4.020        0.000                       0                   116  
  clk_out2_design_1_clk_wiz_0        147.933        0.000                      0                 1191        0.180        0.000                      0                 1191       53.360        0.000                       0                   538  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        5.107        0.000                      0                  255        0.122        0.000                      0                  255        4.020        0.000                       0                   116  
  clk_out2_design_1_clk_wiz_0_1      147.938        0.000                      0                 1191        0.180        0.000                      0                 1191       53.360        0.000                       0                   538  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0          5.106        0.000                      0                  255        0.041        0.000                      0                  255  
clk_out2_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0        147.933        0.000                      0                 1191        0.050        0.000                      0                 1191  
clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0_1        5.106        0.000                      0                  255        0.041        0.000                      0                  255  
clk_out2_design_1_clk_wiz_0    clk_out2_design_1_clk_wiz_0_1      147.933        0.000                      0                 1191        0.050        0.000                      0                 1191  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0                                   
(none)                         clk_out1_design_1_clk_wiz_0_1                                 
(none)                         clk_out2_design_1_clk_wiz_0                                   
(none)                         clk_out2_design_1_clk_wiz_0_1                                 
(none)                         clkfbout_design_1_clk_wiz_0                                   
(none)                         clkfbout_design_1_clk_wiz_0_1                                 
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  
(none)                                                        clk_out2_design_1_clk_wiz_0    
(none)                                                        clk_out2_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.945ns (43.742%)  route 2.502ns (56.258%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.603    -0.909    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  <hidden>
                         net (fo=7, routed)           0.853     0.363    <hidden>
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.299     0.662 r  <hidden>
                         net (fo=1, routed)           0.000     0.662    <hidden>
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.483 r  <hidden>
                         net (fo=1, routed)           0.814     2.297    <hidden>
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.406     2.703 r  <hidden>
                         net (fo=2, routed)           0.835     3.538    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494     8.498    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.060    
                         clock uncertainty           -0.081     8.980    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.336     8.644    <hidden>
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.945ns (49.087%)  route 2.017ns (50.913%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.603    -0.909    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  <hidden>
                         net (fo=7, routed)           0.853     0.363    <hidden>
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.299     0.662 r  <hidden>
                         net (fo=1, routed)           0.000     0.662    <hidden>
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.483 r  <hidden>
                         net (fo=1, routed)           0.814     2.297    <hidden>
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.406     2.703 r  <hidden>
                         net (fo=2, routed)           0.350     3.053    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494     8.498    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.060    
                         clock uncertainty           -0.081     8.980    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.312     8.668    <hidden>
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.202ns (32.771%)  route 2.466ns (67.229%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.399     2.773    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499     8.503    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.576     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.524     8.475    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.836ns (46.042%)  route 2.152ns (53.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=3, routed)           1.017     0.629    <hidden>
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.753 r  <hidden>
                         net (fo=1, routed)           0.000     0.753    <hidden>
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.303 r  <hidden>
                         net (fo=1, routed)           0.000     1.303    <hidden>
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.574 f  <hidden>
                         net (fo=1, routed)           0.613     2.187    <hidden>
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.373     2.560 r  <hidden>
                         net (fo=2, routed)           0.521     3.082    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.497     8.501    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
                         clock pessimism              0.576     9.077    
                         clock uncertainty           -0.081     8.997    
    SLICE_X2Y78          FDSE (Setup_fdse_C_D)       -0.028     8.969    <hidden>
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.836ns (48.336%)  route 1.962ns (51.664%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=3, routed)           1.017     0.629    <hidden>
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.753 r  <hidden>
                         net (fo=1, routed)           0.000     0.753    <hidden>
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.303 r  <hidden>
                         net (fo=1, routed)           0.000     1.303    <hidden>
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.574 f  <hidden>
                         net (fo=1, routed)           0.613     2.187    <hidden>
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.373     2.560 r  <hidden>
                         net (fo=2, routed)           0.332     2.892    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.497     8.501    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
                         clock pessimism              0.576     9.077    
                         clock uncertainty           -0.081     8.997    
    SLICE_X2Y78          FDSE (Setup_fdse_C_D)       -0.045     8.952    <hidden>
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.202ns (36.360%)  route 2.104ns (63.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     1.900    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     2.024 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     2.411    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429     8.569    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.202ns (36.360%)  route 2.104ns (63.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     1.900    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     2.024 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     2.411    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429     8.569    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075    -0.527    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.398    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X5Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.353 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.254    -0.589    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092    -0.497    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060    -0.542    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.060    -0.376    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X7Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.840    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.092    -0.495    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.062    -0.376    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.254    -0.589    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.091    -0.498    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=2, routed)           0.122    -0.335    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.848    -0.841    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.587    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.072    -0.515    <hidden>
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134    -0.328    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.070    -0.519    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=3, routed)           0.127    -0.330    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.598    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.076    -0.522    <hidden>
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.750%)  route 0.137ns (49.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=5, routed)           0.137    -0.320    <hidden>
    SLICE_X0Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.848    -0.841    <hidden>
    SLICE_X0Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.587    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.070    -0.517    <hidden>
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128    -0.311    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.075    -0.514    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y80      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y80      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y80      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      147.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             147.933ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 2.614ns (21.913%)  route 9.315ns (78.087%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 158.508 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.882     7.281    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.303     7.584 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25/O
                         net (fo=2, routed)           1.036     8.620    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7/O
                         net (fo=1, routed)           0.942     9.686    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3/O
                         net (fo=2, routed)           1.101    10.911    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.035 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1/O
                         net (fo=1, routed)           0.000    11.035    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504   158.508    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                         clock pessimism              0.562   159.070    
                         clock uncertainty           -0.130   158.940    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.029   158.969    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]
  -------------------------------------------------------------------
                         required time                        158.969    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                147.933    

Slack (MET) :             148.223ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 3.376ns (28.999%)  route 8.266ns (71.001%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 158.508 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.752 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.563     7.315    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X54Y59         LUT5 (Prop_lut5_I3_O)        0.302     7.617 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_83/O
                         net (fo=1, routed)           0.000     7.617    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_83_n_0
    SLICE_X54Y59         MUXF7 (Prop_muxf7_I0_O)      0.241     7.858 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_39/O
                         net (fo=1, routed)           0.000     7.858    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_39_n_0
    SLICE_X54Y59         MUXF8 (Prop_muxf8_I0_O)      0.098     7.956 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_14/O
                         net (fo=1, routed)           1.159     9.115    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_14_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.319     9.434 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_4/O
                         net (fo=3, routed)           1.190    10.624    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.748 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.748    design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504   158.508    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                         clock pessimism              0.562   159.070    
                         clock uncertainty           -0.130   158.940    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.031   158.971    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]
  -------------------------------------------------------------------
                         required time                        158.971    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                148.223    

Slack (MET) :             148.382ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 2.614ns (22.644%)  route 8.930ns (77.356%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.648     7.047    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.303     7.350 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_42/O
                         net (fo=2, routed)           1.262     8.612    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_42_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.736 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_14/O
                         net (fo=1, routed)           0.778     9.515    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_14_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.639 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_4/O
                         net (fo=1, routed)           0.887    10.526    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_4_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)        0.124    10.650 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.650    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.079   159.032    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]
  -------------------------------------------------------------------
                         required time                        159.032    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                148.382    

Slack (MET) :             148.630ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.293ns  (logic 2.614ns (23.147%)  route 8.679ns (76.853%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.882     7.281    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.303     7.584 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25/O
                         net (fo=2, routed)           1.036     8.620    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7/O
                         net (fo=1, routed)           0.942     9.686    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3/O
                         net (fo=2, routed)           0.465    10.275    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2/O
                         net (fo=1, routed)           0.000    10.399    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.077   159.030    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]
  -------------------------------------------------------------------
                         required time                        159.030    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                148.630    

Slack (MET) :             148.753ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 2.614ns (23.393%)  route 8.560ns (76.607%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.648     7.047    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.303     7.350 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_24/O
                         net (fo=2, routed)           1.445     8.795    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_24_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_3/O
                         net (fo=1, routed)           0.452     9.371    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_3_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.495 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_2/O
                         net (fo=1, routed)           0.662    10.157    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.281 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.281    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.081   159.034    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]
  -------------------------------------------------------------------
                         required time                        159.034    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                148.753    

Slack (MET) :             148.768ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 3.345ns (29.978%)  route 7.813ns (70.022%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.752 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.356     7.108    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.302     7.410 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_85/O
                         net (fo=1, routed)           0.000     7.410    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_85_n_0
    SLICE_X55Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.627 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_39/O
                         net (fo=1, routed)           0.000     7.627    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_39_n_0
    SLICE_X55Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.721 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_13/O
                         net (fo=1, routed)           0.674     8.395    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.711 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_3/O
                         net (fo=3, routed)           1.429    10.140    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.264 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.264    design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.079   159.032    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]
  -------------------------------------------------------------------
                         required time                        159.032    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                148.768    

Slack (MET) :             151.225ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.102ns (13.429%)  route 7.104ns (86.571%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     7.307    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/C
                         clock pessimism              0.562   159.069    
                         clock uncertainty           -0.130   158.939    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407   158.532    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]
  -------------------------------------------------------------------
                         required time                        158.532    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                151.225    

Slack (MET) :             151.225ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.102ns (13.429%)  route 7.104ns (86.571%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     7.307    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/C
                         clock pessimism              0.562   159.069    
                         clock uncertainty           -0.130   158.939    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407   158.532    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]
  -------------------------------------------------------------------
                         required time                        158.532    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                151.225    

Slack (MET) :             151.236ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 1.102ns (13.444%)  route 7.095ns (86.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 158.509 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.002     7.298    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.505   158.509    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/C
                         clock pessimism              0.562   159.071    
                         clock uncertainty           -0.130   158.941    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.407   158.534    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]
  -------------------------------------------------------------------
                         required time                        158.534    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                151.236    

Slack (MET) :             151.329ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.102ns (13.598%)  route 7.002ns (86.402%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 158.510 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.910     7.205    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506   158.510    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/C
                         clock pessimism              0.562   159.072    
                         clock uncertainty           -0.130   158.942    
    SLICE_X61Y60         FDRE (Setup_fdre_C_CE)      -0.407   158.535    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]
  -------------------------------------------------------------------
                         required time                        158.535    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                151.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/Q
                         net (fo=1, routed)           0.101    -0.326    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[2]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.070    -0.506    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/Q
                         net (fo=1, routed)           0.107    -0.320    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[0]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.070    -0.506    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=3, routed)           0.085    -0.384    design_1_i/HUB75_driver_0/U0/r_row_count
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.099    -0.285 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[0]_i_1_n_0
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y69         FDSE (Hold_fdse_C_D)         0.091    -0.505    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.998%)  route 0.146ns (44.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/Q
                         net (fo=5, routed)           0.146    -0.306    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[6]
    SLICE_X61Y64         LUT3 (Prop_lut3_I1_O)        0.045    -0.261 r  design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3_n_0
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/C
                         clock pessimism              0.255    -0.578    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092    -0.486    design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/Q
                         net (fo=11, routed)          0.138    -0.291    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[2]
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  design_1_i/HUB75_driver_0/U0/r_col_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/HUB75_driver_0/U0/r_col_count[2]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.855    -0.834    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                         clock pessimism              0.241    -0.593    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121    -0.472    design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.404%)  route 0.132ns (44.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/HUB75_driver_0/U0/r_latch_reg/Q
                         net (fo=4, routed)           0.132    -0.300    design_1_i/HUB75_driver_0/U0/r_latch_reg_n_0
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.852    -0.837    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.052    -0.531    design_1_i/HUB75_driver_0/U0/o_latch_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.237%)  route 0.156ns (48.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/Q
                         net (fo=1, routed)           0.156    -0.271    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[3]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.072    -0.504    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/Q
                         net (fo=10, routed)          0.099    -0.366    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[4]
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.099    -0.267 r  design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1_n_0
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092    -0.501    design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.691%)  route 0.147ns (41.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  design_1_i/HUB75_driver_0/U0/r_latch_reg/Q
                         net (fo=4, routed)           0.147    -0.285    design_1_i/HUB75_driver_0/U0/r_latch_reg_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/HUB75_driver_0/U0/r_out_enable_n_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121    -0.475    design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.626%)  route 0.198ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/Q
                         net (fo=4, routed)           0.198    -0.258    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg_n_0_[0]
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.070    -0.493    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB18_X1Y22     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB18_X1Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y11     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y71     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y71     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y71     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y71     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.945ns (43.742%)  route 2.502ns (56.258%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.603    -0.909    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  <hidden>
                         net (fo=7, routed)           0.853     0.363    <hidden>
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.299     0.662 r  <hidden>
                         net (fo=1, routed)           0.000     0.662    <hidden>
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.483 r  <hidden>
                         net (fo=1, routed)           0.814     2.297    <hidden>
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.406     2.703 r  <hidden>
                         net (fo=2, routed)           0.835     3.538    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494     8.498    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.060    
                         clock uncertainty           -0.080     8.981    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.336     8.645    <hidden>
  -------------------------------------------------------------------
                         required time                          8.645    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.945ns (49.087%)  route 2.017ns (50.913%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.603    -0.909    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  <hidden>
                         net (fo=7, routed)           0.853     0.363    <hidden>
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.299     0.662 r  <hidden>
                         net (fo=1, routed)           0.000     0.662    <hidden>
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.483 r  <hidden>
                         net (fo=1, routed)           0.814     2.297    <hidden>
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.406     2.703 r  <hidden>
                         net (fo=2, routed)           0.350     3.053    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494     8.498    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.060    
                         clock uncertainty           -0.080     8.981    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.312     8.669    <hidden>
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.202ns (32.771%)  route 2.466ns (67.229%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.399     2.773    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499     8.503    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.576     9.079    
                         clock uncertainty           -0.080     9.000    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.524     8.476    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.080     9.026    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.597    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.080     9.026    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.597    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.080     9.026    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.597    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.597    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.836ns (46.042%)  route 2.152ns (53.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=3, routed)           1.017     0.629    <hidden>
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.753 r  <hidden>
                         net (fo=1, routed)           0.000     0.753    <hidden>
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.303 r  <hidden>
                         net (fo=1, routed)           0.000     1.303    <hidden>
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.574 f  <hidden>
                         net (fo=1, routed)           0.613     2.187    <hidden>
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.373     2.560 r  <hidden>
                         net (fo=2, routed)           0.521     3.082    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.497     8.501    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
                         clock pessimism              0.576     9.077    
                         clock uncertainty           -0.080     8.998    
    SLICE_X2Y78          FDSE (Setup_fdse_C_D)       -0.028     8.970    <hidden>
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.836ns (48.336%)  route 1.962ns (51.664%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=3, routed)           1.017     0.629    <hidden>
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.753 r  <hidden>
                         net (fo=1, routed)           0.000     0.753    <hidden>
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.303 r  <hidden>
                         net (fo=1, routed)           0.000     1.303    <hidden>
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.574 f  <hidden>
                         net (fo=1, routed)           0.613     2.187    <hidden>
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.373     2.560 r  <hidden>
                         net (fo=2, routed)           0.332     2.892    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.497     8.501    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
                         clock pessimism              0.576     9.077    
                         clock uncertainty           -0.080     8.998    
    SLICE_X2Y78          FDSE (Setup_fdse_C_D)       -0.045     8.953    <hidden>
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.202ns (36.360%)  route 2.104ns (63.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     1.900    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     2.024 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     2.411    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.080     8.999    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429     8.570    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.202ns (36.360%)  route 2.104ns (63.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     1.900    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     2.024 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     2.411    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.080     8.999    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429     8.570    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  6.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075    -0.527    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.398    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X5Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.353 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.254    -0.589    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092    -0.497    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060    -0.542    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.060    -0.376    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X7Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.840    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.092    -0.495    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.062    -0.376    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.254    -0.589    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.091    -0.498    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=2, routed)           0.122    -0.335    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.848    -0.841    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.587    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.072    -0.515    <hidden>
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134    -0.328    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.070    -0.519    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=3, routed)           0.127    -0.330    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.598    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.076    -0.522    <hidden>
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.750%)  route 0.137ns (49.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=5, routed)           0.137    -0.320    <hidden>
    SLICE_X0Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.848    -0.841    <hidden>
    SLICE_X0Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.587    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.070    -0.517    <hidden>
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128    -0.311    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.589    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.075    -0.514    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y80      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y80      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y80      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y77      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y81      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      147.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             147.938ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 2.614ns (21.913%)  route 9.315ns (78.087%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 158.508 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.882     7.281    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.303     7.584 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25/O
                         net (fo=2, routed)           1.036     8.620    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7/O
                         net (fo=1, routed)           0.942     9.686    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3/O
                         net (fo=2, routed)           1.101    10.911    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.035 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1/O
                         net (fo=1, routed)           0.000    11.035    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504   158.508    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                         clock pessimism              0.562   159.070    
                         clock uncertainty           -0.126   158.944    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.029   158.973    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]
  -------------------------------------------------------------------
                         required time                        158.973    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                147.938    

Slack (MET) :             148.227ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 3.376ns (28.999%)  route 8.266ns (71.001%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 158.508 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.752 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.563     7.315    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X54Y59         LUT5 (Prop_lut5_I3_O)        0.302     7.617 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_83/O
                         net (fo=1, routed)           0.000     7.617    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_83_n_0
    SLICE_X54Y59         MUXF7 (Prop_muxf7_I0_O)      0.241     7.858 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_39/O
                         net (fo=1, routed)           0.000     7.858    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_39_n_0
    SLICE_X54Y59         MUXF8 (Prop_muxf8_I0_O)      0.098     7.956 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_14/O
                         net (fo=1, routed)           1.159     9.115    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_14_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.319     9.434 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_4/O
                         net (fo=3, routed)           1.190    10.624    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.748 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.748    design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504   158.508    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                         clock pessimism              0.562   159.070    
                         clock uncertainty           -0.126   158.944    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.031   158.975    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]
  -------------------------------------------------------------------
                         required time                        158.975    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                148.227    

Slack (MET) :             148.386ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 2.614ns (22.644%)  route 8.930ns (77.356%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.648     7.047    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.303     7.350 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_42/O
                         net (fo=2, routed)           1.262     8.612    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_42_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.736 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_14/O
                         net (fo=1, routed)           0.778     9.515    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_14_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.639 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_4/O
                         net (fo=1, routed)           0.887    10.526    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_4_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)        0.124    10.650 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.650    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.126   158.957    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.079   159.036    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]
  -------------------------------------------------------------------
                         required time                        159.036    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                148.386    

Slack (MET) :             148.635ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.293ns  (logic 2.614ns (23.147%)  route 8.679ns (76.853%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.882     7.281    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.303     7.584 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25/O
                         net (fo=2, routed)           1.036     8.620    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7/O
                         net (fo=1, routed)           0.942     9.686    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3/O
                         net (fo=2, routed)           0.465    10.275    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2/O
                         net (fo=1, routed)           0.000    10.399    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.126   158.957    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.077   159.034    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]
  -------------------------------------------------------------------
                         required time                        159.034    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                148.635    

Slack (MET) :             148.757ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 2.614ns (23.393%)  route 8.560ns (76.607%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.648     7.047    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.303     7.350 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_24/O
                         net (fo=2, routed)           1.445     8.795    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_24_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_3/O
                         net (fo=1, routed)           0.452     9.371    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_3_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.495 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_2/O
                         net (fo=1, routed)           0.662    10.157    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.281 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.281    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.126   158.957    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.081   159.038    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]
  -------------------------------------------------------------------
                         required time                        159.038    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                148.757    

Slack (MET) :             148.772ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 3.345ns (29.978%)  route 7.813ns (70.022%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.752 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.356     7.108    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.302     7.410 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_85/O
                         net (fo=1, routed)           0.000     7.410    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_85_n_0
    SLICE_X55Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.627 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_39/O
                         net (fo=1, routed)           0.000     7.627    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_39_n_0
    SLICE_X55Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.721 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_13/O
                         net (fo=1, routed)           0.674     8.395    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.711 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_3/O
                         net (fo=3, routed)           1.429    10.140    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.264 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.264    design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.126   158.957    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.079   159.036    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]
  -------------------------------------------------------------------
                         required time                        159.036    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                148.772    

Slack (MET) :             151.229ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.102ns (13.429%)  route 7.104ns (86.571%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     7.307    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/C
                         clock pessimism              0.562   159.069    
                         clock uncertainty           -0.126   158.943    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407   158.536    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]
  -------------------------------------------------------------------
                         required time                        158.536    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                151.229    

Slack (MET) :             151.229ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.102ns (13.429%)  route 7.104ns (86.571%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     7.307    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/C
                         clock pessimism              0.562   159.069    
                         clock uncertainty           -0.126   158.943    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407   158.536    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]
  -------------------------------------------------------------------
                         required time                        158.536    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                151.229    

Slack (MET) :             151.240ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 1.102ns (13.444%)  route 7.095ns (86.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 158.509 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.002     7.298    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.505   158.509    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/C
                         clock pessimism              0.562   159.071    
                         clock uncertainty           -0.126   158.945    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.407   158.538    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]
  -------------------------------------------------------------------
                         required time                        158.538    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                151.240    

Slack (MET) :             151.333ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.102ns (13.598%)  route 7.002ns (86.402%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 158.510 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.910     7.205    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506   158.510    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/C
                         clock pessimism              0.562   159.072    
                         clock uncertainty           -0.126   158.946    
    SLICE_X61Y60         FDRE (Setup_fdre_C_CE)      -0.407   158.539    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]
  -------------------------------------------------------------------
                         required time                        158.539    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                151.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/Q
                         net (fo=1, routed)           0.101    -0.326    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[2]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.070    -0.506    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/Q
                         net (fo=1, routed)           0.107    -0.320    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[0]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.070    -0.506    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=3, routed)           0.085    -0.384    design_1_i/HUB75_driver_0/U0/r_row_count
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.099    -0.285 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[0]_i_1_n_0
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X63Y69         FDSE (Hold_fdse_C_D)         0.091    -0.505    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.998%)  route 0.146ns (44.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/Q
                         net (fo=5, routed)           0.146    -0.306    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[6]
    SLICE_X61Y64         LUT3 (Prop_lut3_I1_O)        0.045    -0.261 r  design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3_n_0
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/C
                         clock pessimism              0.255    -0.578    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092    -0.486    design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/Q
                         net (fo=11, routed)          0.138    -0.291    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[2]
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  design_1_i/HUB75_driver_0/U0/r_col_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/HUB75_driver_0/U0/r_col_count[2]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.855    -0.834    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                         clock pessimism              0.241    -0.593    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121    -0.472    design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.404%)  route 0.132ns (44.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/HUB75_driver_0/U0/r_latch_reg/Q
                         net (fo=4, routed)           0.132    -0.300    design_1_i/HUB75_driver_0/U0/r_latch_reg_n_0
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.852    -0.837    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                         clock pessimism              0.254    -0.583    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.052    -0.531    design_1_i/HUB75_driver_0/U0/o_latch_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.237%)  route 0.156ns (48.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/Q
                         net (fo=1, routed)           0.156    -0.271    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[3]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                         clock pessimism              0.254    -0.576    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.072    -0.504    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/Q
                         net (fo=10, routed)          0.099    -0.366    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[4]
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.099    -0.267 r  design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1_n_0
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092    -0.501    design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.691%)  route 0.147ns (41.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  design_1_i/HUB75_driver_0/U0/r_latch_reg/Q
                         net (fo=4, routed)           0.147    -0.285    design_1_i/HUB75_driver_0/U0/r_latch_reg_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/HUB75_driver_0/U0/r_out_enable_n_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121    -0.475    design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.626%)  route 0.198ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/Q
                         net (fo=4, routed)           0.198    -0.258    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg_n_0_[0]
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.070    -0.493    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB18_X1Y22     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB18_X1Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y13     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X2Y11     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y71     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y71     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y71     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y71     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X61Y74     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.945ns (43.742%)  route 2.502ns (56.258%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.603    -0.909    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  <hidden>
                         net (fo=7, routed)           0.853     0.363    <hidden>
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.299     0.662 r  <hidden>
                         net (fo=1, routed)           0.000     0.662    <hidden>
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.483 r  <hidden>
                         net (fo=1, routed)           0.814     2.297    <hidden>
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.406     2.703 r  <hidden>
                         net (fo=2, routed)           0.835     3.538    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494     8.498    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.060    
                         clock uncertainty           -0.081     8.980    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.336     8.644    <hidden>
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.945ns (49.087%)  route 2.017ns (50.913%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.603    -0.909    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  <hidden>
                         net (fo=7, routed)           0.853     0.363    <hidden>
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.299     0.662 r  <hidden>
                         net (fo=1, routed)           0.000     0.662    <hidden>
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.483 r  <hidden>
                         net (fo=1, routed)           0.814     2.297    <hidden>
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.406     2.703 r  <hidden>
                         net (fo=2, routed)           0.350     3.053    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494     8.498    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.060    
                         clock uncertainty           -0.081     8.980    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.312     8.668    <hidden>
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.202ns (32.771%)  route 2.466ns (67.229%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.399     2.773    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499     8.503    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.576     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.524     8.475    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.836ns (46.042%)  route 2.152ns (53.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=3, routed)           1.017     0.629    <hidden>
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.753 r  <hidden>
                         net (fo=1, routed)           0.000     0.753    <hidden>
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.303 r  <hidden>
                         net (fo=1, routed)           0.000     1.303    <hidden>
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.574 f  <hidden>
                         net (fo=1, routed)           0.613     2.187    <hidden>
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.373     2.560 r  <hidden>
                         net (fo=2, routed)           0.521     3.082    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.497     8.501    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
                         clock pessimism              0.576     9.077    
                         clock uncertainty           -0.081     8.997    
    SLICE_X2Y78          FDSE (Setup_fdse_C_D)       -0.028     8.969    <hidden>
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.836ns (48.336%)  route 1.962ns (51.664%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=3, routed)           1.017     0.629    <hidden>
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.753 r  <hidden>
                         net (fo=1, routed)           0.000     0.753    <hidden>
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.303 r  <hidden>
                         net (fo=1, routed)           0.000     1.303    <hidden>
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.574 f  <hidden>
                         net (fo=1, routed)           0.613     2.187    <hidden>
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.373     2.560 r  <hidden>
                         net (fo=2, routed)           0.332     2.892    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.497     8.501    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
                         clock pessimism              0.576     9.077    
                         clock uncertainty           -0.081     8.997    
    SLICE_X2Y78          FDSE (Setup_fdse_C_D)       -0.045     8.952    <hidden>
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.202ns (36.360%)  route 2.104ns (63.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     1.900    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     2.024 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     2.411    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429     8.569    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.202ns (36.360%)  route 2.104ns (63.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     1.900    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     2.024 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     2.411    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429     8.569    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075    -0.447    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.398    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X5Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.353 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092    -0.417    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060    -0.462    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.060    -0.376    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X7Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.840    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.092    -0.415    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.062    -0.376    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.091    -0.418    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=2, routed)           0.122    -0.335    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.848    -0.841    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.072    -0.435    <hidden>
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134    -0.328    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.070    -0.439    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=3, routed)           0.127    -0.330    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.081    -0.518    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.076    -0.442    <hidden>
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.750%)  route 0.137ns (49.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=5, routed)           0.137    -0.320    <hidden>
    SLICE_X0Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.848    -0.841    <hidden>
    SLICE_X0Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.070    -0.437    <hidden>
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128    -0.311    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.075    -0.434    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      147.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             147.933ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 2.614ns (21.913%)  route 9.315ns (78.087%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 158.508 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.882     7.281    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.303     7.584 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25/O
                         net (fo=2, routed)           1.036     8.620    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7/O
                         net (fo=1, routed)           0.942     9.686    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3/O
                         net (fo=2, routed)           1.101    10.911    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.035 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1/O
                         net (fo=1, routed)           0.000    11.035    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504   158.508    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                         clock pessimism              0.562   159.070    
                         clock uncertainty           -0.130   158.940    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.029   158.969    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]
  -------------------------------------------------------------------
                         required time                        158.969    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                147.933    

Slack (MET) :             148.223ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 3.376ns (28.999%)  route 8.266ns (71.001%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 158.508 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.752 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.563     7.315    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X54Y59         LUT5 (Prop_lut5_I3_O)        0.302     7.617 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_83/O
                         net (fo=1, routed)           0.000     7.617    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_83_n_0
    SLICE_X54Y59         MUXF7 (Prop_muxf7_I0_O)      0.241     7.858 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_39/O
                         net (fo=1, routed)           0.000     7.858    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_39_n_0
    SLICE_X54Y59         MUXF8 (Prop_muxf8_I0_O)      0.098     7.956 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_14/O
                         net (fo=1, routed)           1.159     9.115    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_14_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.319     9.434 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_4/O
                         net (fo=3, routed)           1.190    10.624    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.748 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.748    design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504   158.508    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                         clock pessimism              0.562   159.070    
                         clock uncertainty           -0.130   158.940    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.031   158.971    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]
  -------------------------------------------------------------------
                         required time                        158.971    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                148.223    

Slack (MET) :             148.382ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 2.614ns (22.644%)  route 8.930ns (77.356%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.648     7.047    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.303     7.350 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_42/O
                         net (fo=2, routed)           1.262     8.612    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_42_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.736 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_14/O
                         net (fo=1, routed)           0.778     9.515    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_14_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.639 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_4/O
                         net (fo=1, routed)           0.887    10.526    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_4_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)        0.124    10.650 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.650    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.079   159.032    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]
  -------------------------------------------------------------------
                         required time                        159.032    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                148.382    

Slack (MET) :             148.630ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.293ns  (logic 2.614ns (23.147%)  route 8.679ns (76.853%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.882     7.281    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.303     7.584 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25/O
                         net (fo=2, routed)           1.036     8.620    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7/O
                         net (fo=1, routed)           0.942     9.686    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3/O
                         net (fo=2, routed)           0.465    10.275    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2/O
                         net (fo=1, routed)           0.000    10.399    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.077   159.030    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]
  -------------------------------------------------------------------
                         required time                        159.030    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                148.630    

Slack (MET) :             148.753ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 2.614ns (23.393%)  route 8.560ns (76.607%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.648     7.047    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.303     7.350 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_24/O
                         net (fo=2, routed)           1.445     8.795    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_24_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_3/O
                         net (fo=1, routed)           0.452     9.371    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_3_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.495 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_2/O
                         net (fo=1, routed)           0.662    10.157    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.281 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.281    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.081   159.034    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]
  -------------------------------------------------------------------
                         required time                        159.034    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                148.753    

Slack (MET) :             148.768ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 3.345ns (29.978%)  route 7.813ns (70.022%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.752 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.356     7.108    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.302     7.410 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_85/O
                         net (fo=1, routed)           0.000     7.410    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_85_n_0
    SLICE_X55Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.627 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_39/O
                         net (fo=1, routed)           0.000     7.627    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_39_n_0
    SLICE_X55Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.721 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_13/O
                         net (fo=1, routed)           0.674     8.395    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.711 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_3/O
                         net (fo=3, routed)           1.429    10.140    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.264 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.264    design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.079   159.032    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]
  -------------------------------------------------------------------
                         required time                        159.032    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                148.768    

Slack (MET) :             151.225ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.102ns (13.429%)  route 7.104ns (86.571%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     7.307    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/C
                         clock pessimism              0.562   159.069    
                         clock uncertainty           -0.130   158.939    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407   158.532    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]
  -------------------------------------------------------------------
                         required time                        158.532    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                151.225    

Slack (MET) :             151.225ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.102ns (13.429%)  route 7.104ns (86.571%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     7.307    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/C
                         clock pessimism              0.562   159.069    
                         clock uncertainty           -0.130   158.939    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407   158.532    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]
  -------------------------------------------------------------------
                         required time                        158.532    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                151.225    

Slack (MET) :             151.236ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 1.102ns (13.444%)  route 7.095ns (86.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 158.509 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.002     7.298    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.505   158.509    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/C
                         clock pessimism              0.562   159.071    
                         clock uncertainty           -0.130   158.941    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.407   158.534    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]
  -------------------------------------------------------------------
                         required time                        158.534    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                151.236    

Slack (MET) :             151.329ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.102ns (13.598%)  route 7.002ns (86.402%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 158.510 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.910     7.205    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506   158.510    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/C
                         clock pessimism              0.562   159.072    
                         clock uncertainty           -0.130   158.942    
    SLICE_X61Y60         FDRE (Setup_fdre_C_CE)      -0.407   158.535    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]
  -------------------------------------------------------------------
                         required time                        158.535    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                151.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/Q
                         net (fo=1, routed)           0.101    -0.326    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[2]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.130    -0.446    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.070    -0.376    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/Q
                         net (fo=1, routed)           0.107    -0.320    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[0]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.130    -0.446    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.070    -0.376    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=3, routed)           0.085    -0.384    design_1_i/HUB75_driver_0/U0/r_row_count
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.099    -0.285 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[0]_i_1_n_0
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.130    -0.466    
    SLICE_X63Y69         FDSE (Hold_fdse_C_D)         0.091    -0.375    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.998%)  route 0.146ns (44.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/Q
                         net (fo=5, routed)           0.146    -0.306    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[6]
    SLICE_X61Y64         LUT3 (Prop_lut3_I1_O)        0.045    -0.261 r  design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3_n_0
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/C
                         clock pessimism              0.255    -0.578    
                         clock uncertainty            0.130    -0.448    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092    -0.356    design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/Q
                         net (fo=11, routed)          0.138    -0.291    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[2]
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  design_1_i/HUB75_driver_0/U0/r_col_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/HUB75_driver_0/U0/r_col_count[2]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.855    -0.834    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                         clock pessimism              0.241    -0.593    
                         clock uncertainty            0.130    -0.463    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121    -0.342    design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.404%)  route 0.132ns (44.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/HUB75_driver_0/U0/r_latch_reg/Q
                         net (fo=4, routed)           0.132    -0.300    design_1_i/HUB75_driver_0/U0/r_latch_reg_n_0
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.852    -0.837    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.130    -0.453    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.052    -0.401    design_1_i/HUB75_driver_0/U0/o_latch_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.237%)  route 0.156ns (48.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/Q
                         net (fo=1, routed)           0.156    -0.271    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[3]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.130    -0.446    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.072    -0.374    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/Q
                         net (fo=10, routed)          0.099    -0.366    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[4]
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.099    -0.267 r  design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1_n_0
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.130    -0.463    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.691%)  route 0.147ns (41.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  design_1_i/HUB75_driver_0/U0/r_latch_reg/Q
                         net (fo=4, routed)           0.147    -0.285    design_1_i/HUB75_driver_0/U0/r_latch_reg_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/HUB75_driver_0/U0/r_out_enable_n_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.130    -0.466    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121    -0.345    design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.626%)  route 0.198ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/Q
                         net (fo=4, routed)           0.198    -0.258    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg_n_0_[0]
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.130    -0.433    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.070    -0.363    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 1.945ns (43.742%)  route 2.502ns (56.258%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.603    -0.909    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  <hidden>
                         net (fo=7, routed)           0.853     0.363    <hidden>
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.299     0.662 r  <hidden>
                         net (fo=1, routed)           0.000     0.662    <hidden>
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.483 r  <hidden>
                         net (fo=1, routed)           0.814     2.297    <hidden>
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.406     2.703 r  <hidden>
                         net (fo=2, routed)           0.835     3.538    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494     8.498    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.060    
                         clock uncertainty           -0.081     8.980    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.336     8.644    <hidden>
  -------------------------------------------------------------------
                         required time                          8.644    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.945ns (49.087%)  route 2.017ns (50.913%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.603    -0.909    <hidden>
    SLICE_X4Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419    -0.490 r  <hidden>
                         net (fo=7, routed)           0.853     0.363    <hidden>
    SLICE_X3Y75          LUT4 (Prop_lut4_I1_O)        0.299     0.662 r  <hidden>
                         net (fo=1, routed)           0.000     0.662    <hidden>
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.212 r  <hidden>
                         net (fo=1, routed)           0.000     1.212    <hidden>
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.483 r  <hidden>
                         net (fo=1, routed)           0.814     2.297    <hidden>
    SLICE_X2Y77          LUT5 (Prop_lut5_I1_O)        0.406     2.703 r  <hidden>
                         net (fo=2, routed)           0.350     3.053    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.494     8.498    <hidden>
    SLICE_X3Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.060    
                         clock uncertainty           -0.081     8.980    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)       -0.312     8.668    <hidden>
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.202ns (32.771%)  route 2.466ns (67.229%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.399     2.773    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499     8.503    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.576     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.524     8.475    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -2.773    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.202ns (31.755%)  route 2.583ns (68.245%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     2.250    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     2.374 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     2.890    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501     8.505    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.600     9.105    
                         clock uncertainty           -0.081     9.025    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429     8.596    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.836ns (46.042%)  route 2.152ns (53.958%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=3, routed)           1.017     0.629    <hidden>
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.753 r  <hidden>
                         net (fo=1, routed)           0.000     0.753    <hidden>
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.303 r  <hidden>
                         net (fo=1, routed)           0.000     1.303    <hidden>
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.574 f  <hidden>
                         net (fo=1, routed)           0.613     2.187    <hidden>
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.373     2.560 r  <hidden>
                         net (fo=2, routed)           0.521     3.082    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.497     8.501    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
                         clock pessimism              0.576     9.077    
                         clock uncertainty           -0.081     8.997    
    SLICE_X2Y78          FDSE (Setup_fdse_C_D)       -0.028     8.969    <hidden>
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.836ns (48.336%)  route 1.962ns (51.664%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y75          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=3, routed)           1.017     0.629    <hidden>
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.753 r  <hidden>
                         net (fo=1, routed)           0.000     0.753    <hidden>
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.303 r  <hidden>
                         net (fo=1, routed)           0.000     1.303    <hidden>
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.574 f  <hidden>
                         net (fo=1, routed)           0.613     2.187    <hidden>
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.373     2.560 r  <hidden>
                         net (fo=2, routed)           0.332     2.892    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.497     8.501    <hidden>
    SLICE_X2Y78          FDSE                                         r  <hidden>
                         clock pessimism              0.576     9.077    
                         clock uncertainty           -0.081     8.997    
    SLICE_X2Y78          FDSE (Setup_fdse_C_D)       -0.045     8.952    <hidden>
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.202ns (36.360%)  route 2.104ns (63.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     1.900    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     2.024 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     2.411    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429     8.569    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  6.158    

Slack (MET) :             6.158ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.202ns (36.360%)  route 2.104ns (63.640%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.617    -0.895    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.476 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.037     0.561    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.327     0.888 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.176    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.332     1.508 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     1.900    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     2.024 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     2.411    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498     8.502    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.576     9.078    
                         clock uncertainty           -0.081     8.998    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429     8.569    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -2.411    
  -------------------------------------------------------------------
                         slack                                  6.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.405    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.075    -0.447    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.398    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X5Y76          LUT5 (Prop_lut5_I1_O)        0.045    -0.353 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.353    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X5Y76          FDRE (Hold_fdre_C_D)         0.092    -0.417    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.382    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.602    
                         clock uncertainty            0.081    -0.522    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.060    -0.462    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X6Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.060    -0.376    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X7Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.840    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y78          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X7Y78          FDRE (Hold_fdre_C_D)         0.092    -0.415    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.062    -0.376    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.045    -0.331 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.331    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.091    -0.418    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=2, routed)           0.122    -0.335    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.848    -0.841    <hidden>
    SLICE_X1Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.072    -0.435    <hidden>
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.365%)  route 0.134ns (48.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.134    -0.328    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X4Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X4Y76          FDRE (Hold_fdre_C_D)         0.070    -0.439    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=3, routed)           0.127    -0.330    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X1Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.081    -0.518    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.076    -0.442    <hidden>
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.750%)  route 0.137ns (49.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=5, routed)           0.137    -0.320    <hidden>
    SLICE_X0Y76          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.848    -0.841    <hidden>
    SLICE_X0Y76          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.070    -0.437    <hidden>
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.579    -0.602    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128    -0.311    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.254    -0.589    
                         clock uncertainty            0.081    -0.509    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.075    -0.434    design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      147.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             147.933ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 2.614ns (21.913%)  route 9.315ns (78.087%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 158.508 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.882     7.281    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.303     7.584 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25/O
                         net (fo=2, routed)           1.036     8.620    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7/O
                         net (fo=1, routed)           0.942     9.686    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3/O
                         net (fo=2, routed)           1.101    10.911    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I3_O)        0.124    11.035 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1/O
                         net (fo=1, routed)           0.000    11.035    design_1_i/HUB75_driver_0/U0/o_rgb_0[1]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504   158.508    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                         clock pessimism              0.562   159.070    
                         clock uncertainty           -0.130   158.940    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.029   158.969    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]
  -------------------------------------------------------------------
                         required time                        158.969    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                147.933    

Slack (MET) :             148.223ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 3.376ns (28.999%)  route 8.266ns (71.001%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 158.508 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.752 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.563     7.315    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X54Y59         LUT5 (Prop_lut5_I3_O)        0.302     7.617 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_83/O
                         net (fo=1, routed)           0.000     7.617    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_83_n_0
    SLICE_X54Y59         MUXF7 (Prop_muxf7_I0_O)      0.241     7.858 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_39/O
                         net (fo=1, routed)           0.000     7.858    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_39_n_0
    SLICE_X54Y59         MUXF8 (Prop_muxf8_I0_O)      0.098     7.956 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_14/O
                         net (fo=1, routed)           1.159     9.115    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]_i_14_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.319     9.434 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_4/O
                         net (fo=3, routed)           1.190    10.624    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.748 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.748    design_1_i/HUB75_driver_0/U0/o_rgb_0[0]_i_1_n_0
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504   158.508    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                         clock pessimism              0.562   159.070    
                         clock uncertainty           -0.130   158.940    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)        0.031   158.971    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]
  -------------------------------------------------------------------
                         required time                        158.971    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                148.223    

Slack (MET) :             148.382ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.544ns  (logic 2.614ns (22.644%)  route 8.930ns (77.356%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.648     7.047    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.303     7.350 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_42/O
                         net (fo=2, routed)           1.262     8.612    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_42_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.736 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_14/O
                         net (fo=1, routed)           0.778     9.515    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_14_n_0
    SLICE_X59Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.639 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_4/O
                         net (fo=1, routed)           0.887    10.526    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_4_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I3_O)        0.124    10.650 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.650    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.079   159.032    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]
  -------------------------------------------------------------------
                         required time                        159.032    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                148.382    

Slack (MET) :             148.630ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.293ns  (logic 2.614ns (23.147%)  route 8.679ns (76.853%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.882     7.281    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.303     7.584 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25/O
                         net (fo=2, routed)           1.036     8.620    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_25_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.744 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7/O
                         net (fo=1, routed)           0.942     9.686    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_7_n_0
    SLICE_X59Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.810 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3/O
                         net (fo=2, routed)           0.465    10.275    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2/O
                         net (fo=1, routed)           0.000    10.399    design_1_i/HUB75_driver_0/U0/o_rgb_0[2]_i_2_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.077   159.030    design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]
  -------------------------------------------------------------------
                         required time                        159.030    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                148.630    

Slack (MET) :             148.753ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 2.614ns (23.393%)  route 8.560ns (76.607%))
  Logic Levels:           9  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.399 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[1]
                         net (fo=132, routed)         2.648     7.047    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_6
    SLICE_X52Y63         LUT5 (Prop_lut5_I1_O)        0.303     7.350 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_24/O
                         net (fo=2, routed)           1.445     8.795    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_24_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.919 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_3/O
                         net (fo=1, routed)           0.452     9.371    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_3_n_0
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.495 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_2/O
                         net (fo=1, routed)           0.662    10.157    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_2_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.281 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.281    design_1_i/HUB75_driver_0/U0/o_rgb_1[0]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.081   159.034    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]
  -------------------------------------------------------------------
                         required time                        159.034    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                148.753    

Slack (MET) :             148.768ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.158ns  (logic 3.345ns (29.978%)  route 7.813ns (70.022%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  design_1_i/HUB75_driver_0/U0/r_col_count_reg[1]/Q
                         net (fo=11, routed)          1.100     0.724    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[1]
    SLICE_X61Y62         LUT1 (Prop_lut1_I0_O)        0.124     0.848 r  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3/O
                         net (fo=1, routed)           0.000     0.848    design_1_i/HUB75_driver_0/U0/o_rgb_03_carry_i_3_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.488 f  design_1_i/HUB75_driver_0/U0/o_rgb_03_carry/O[3]
                         net (fo=4, routed)           1.256     2.744    design_1_i/HUB75_driver_0/U0/o_rgb_03[3]
    SLICE_X63Y64         LUT6 (Prop_lut6_I4_O)        0.306     3.050 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4/O
                         net (fo=2, routed)           0.997     4.048    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_4_n_0
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.124     4.172 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.172    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_i_2_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.752 r  design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0/O[2]
                         net (fo=128, routed)         2.356     7.108    design_1_i/HUB75_driver_0/U0/o_rgb_01__5_carry__0_n_5
    SLICE_X55Y60         LUT5 (Prop_lut5_I3_O)        0.302     7.410 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_85/O
                         net (fo=1, routed)           0.000     7.410    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_85_n_0
    SLICE_X55Y60         MUXF7 (Prop_muxf7_I1_O)      0.217     7.627 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_39/O
                         net (fo=1, routed)           0.000     7.627    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_39_n_0
    SLICE_X55Y60         MUXF8 (Prop_muxf8_I1_O)      0.094     7.721 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_13/O
                         net (fo=1, routed)           0.674     8.395    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]_i_13_n_0
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.316     8.711 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_3/O
                         net (fo=3, routed)           1.429    10.140    design_1_i/HUB75_driver_0/U0/o_rgb_1[2]_i_3_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.264 r  design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.264    design_1_i/HUB75_driver_0/U0/o_rgb_1[1]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                         clock pessimism              0.576   159.083    
                         clock uncertainty           -0.130   158.953    
    SLICE_X60Y63         FDRE (Setup_fdre_C_D)        0.079   159.032    design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]
  -------------------------------------------------------------------
                         required time                        159.032    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                148.768    

Slack (MET) :             151.225ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.102ns (13.429%)  route 7.104ns (86.571%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     7.307    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/C
                         clock pessimism              0.562   159.069    
                         clock uncertainty           -0.130   158.939    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407   158.532    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]
  -------------------------------------------------------------------
                         required time                        158.532    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                151.225    

Slack (MET) :             151.225ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.206ns  (logic 1.102ns (13.429%)  route 7.104ns (86.571%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 158.507 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     7.307    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503   158.507    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/C
                         clock pessimism              0.562   159.069    
                         clock uncertainty           -0.130   158.939    
    SLICE_X61Y63         FDRE (Setup_fdre_C_CE)      -0.407   158.532    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]
  -------------------------------------------------------------------
                         required time                        158.532    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                151.225    

Slack (MET) :             151.236ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 1.102ns (13.444%)  route 7.095ns (86.556%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 158.509 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.002     7.298    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.505   158.509    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/C
                         clock pessimism              0.562   159.071    
                         clock uncertainty           -0.130   158.941    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.407   158.534    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]
  -------------------------------------------------------------------
                         required time                        158.534    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                151.236    

Slack (MET) :             151.329ns  (required time - arrival time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.102ns (13.598%)  route 7.002ns (86.402%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 158.510 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.613    -0.899    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  design_1_i/HUB75_driver_0/U0/r_read_counter_reg[8]/Q
                         net (fo=2, routed)           0.811     0.368    design_1_i/HUB75_driver_0/U0/r_read_counter_reg_n_0_[8]
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     0.492 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9/O
                         net (fo=1, routed)           0.633     1.125    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_9_n_0
    SLICE_X63Y72         LUT5 (Prop_lut5_I4_O)        0.124     1.249 f  design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5/O
                         net (fo=2, routed)           0.793     2.042    design_1_i/HUB75_driver_0/U0/r_read_counter[31]_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     2.166 f  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4/O
                         net (fo=1, routed)           0.856     3.022    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.146 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_2/O
                         net (fo=2, routed)           0.999     4.146    design_1_i/HUB75_driver_0/U0/r_state__8
    SLICE_X61Y69         LUT4 (Prop_lut4_I1_O)        0.150     4.296 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.910     7.205    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506   158.510    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/C
                         clock pessimism              0.562   159.072    
                         clock uncertainty           -0.130   158.942    
    SLICE_X61Y60         FDRE (Setup_fdre_C_CE)      -0.407   158.535    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]
  -------------------------------------------------------------------
                         required time                        158.535    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                151.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[2]__0/Q
                         net (fo=1, routed)           0.101    -0.326    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[2]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.130    -0.446    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.070    -0.376    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]__0/Q
                         net (fo=1, routed)           0.107    -0.320    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[0]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.130    -0.446    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.070    -0.376    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=3, routed)           0.085    -0.384    design_1_i/HUB75_driver_0/U0/r_row_count
    SLICE_X63Y69         LUT3 (Prop_lut3_I0_O)        0.099    -0.285 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state[0]_i_1_n_0
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.130    -0.466    
    SLICE_X63Y69         FDSE (Hold_fdse_C_D)         0.091    -0.375    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.998%)  route 0.146ns (44.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[6]/Q
                         net (fo=5, routed)           0.146    -0.306    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[6]
    SLICE_X61Y64         LUT3 (Prop_lut3_I1_O)        0.045    -0.261 r  design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/HUB75_driver_0/U0/r_col_count[7]_i_3_n_0
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]/C
                         clock pessimism              0.255    -0.578    
                         clock uncertainty            0.130    -0.448    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092    -0.356    design_1_i/HUB75_driver_0/U0/r_col_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/Q
                         net (fo=11, routed)          0.138    -0.291    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[2]
    SLICE_X60Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.246 r  design_1_i/HUB75_driver_0/U0/r_col_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_1_i/HUB75_driver_0/U0/r_col_count[2]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.855    -0.834    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y65         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]/C
                         clock pessimism              0.241    -0.593    
                         clock uncertainty            0.130    -0.463    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121    -0.342    design_1_i/HUB75_driver_0/U0/r_col_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.404%)  route 0.132ns (44.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  design_1_i/HUB75_driver_0/U0/r_latch_reg/Q
                         net (fo=4, routed)           0.132    -0.300    design_1_i/HUB75_driver_0/U0/r_latch_reg_n_0
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.852    -0.837    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.130    -0.453    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.052    -0.401    design_1_i/HUB75_driver_0/U0/o_latch_reg
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.237%)  route 0.156ns (48.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.590    -0.591    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]__0/Q
                         net (fo=1, routed)           0.156    -0.271    design_1_i/HUB75_driver_0/U0/o_read_addr_top0[3]
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.859    -0.830    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                         clock pessimism              0.254    -0.576    
                         clock uncertainty            0.130    -0.446    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.072    -0.374    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.565%)  route 0.099ns (30.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/Q
                         net (fo=10, routed)          0.099    -0.366    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[4]
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.099    -0.267 r  design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/HUB75_driver_0/U0/r_col_count[5]_i_1_n_0
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y64         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]/C
                         clock pessimism              0.240    -0.593    
                         clock uncertainty            0.130    -0.463    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092    -0.371    design_1_i/HUB75_driver_0/U0/r_col_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.691%)  route 0.147ns (41.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  design_1_i/HUB75_driver_0/U0/r_latch_reg/Q
                         net (fo=4, routed)           0.147    -0.285    design_1_i/HUB75_driver_0/U0/r_latch_reg_n_0
    SLICE_X64Y69         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000    -0.240    design_1_i/HUB75_driver_0/U0/r_out_enable_n_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.130    -0.466    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.121    -0.345    design_1_i/HUB75_driver_0/U0/r_out_enable_n_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.626%)  route 0.198ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.585    -0.596    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y69         FDSE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141    -0.455 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/Q
                         net (fo=4, routed)           0.198    -0.258    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg_n_0_[0]
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.130    -0.433    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.070    -0.363    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.105    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.457ns (36.011%)  route 2.589ns (63.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.589     4.046    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.504    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.225ns (17.060%)  route 1.094ns (82.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          1.094     1.319    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 1.457ns (36.011%)  route 2.589ns (63.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.589     4.046    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.492    -1.504    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.225ns (17.060%)  route 1.094ns (82.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          1.094     1.319    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.846    -0.843    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X6Y76          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 4.048ns (59.967%)  route 2.702ns (40.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y74          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=1, routed)           2.702     2.314    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.844 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     5.844    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.395ns (64.842%)  route 0.756ns (35.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.580    -0.601    <hidden>
    SLICE_X2Y74          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  <hidden>
                         net (fo=1, routed)           0.756     0.319    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.549 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     1.549    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 4.048ns (59.967%)  route 2.702ns (40.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.606    -0.906    <hidden>
    SLICE_X2Y74          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  <hidden>
                         net (fo=1, routed)           2.702     2.314    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.844 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     5.844    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.395ns (64.842%)  route 0.756ns (35.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.580    -0.601    <hidden>
    SLICE_X2Y74          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  <hidden>
                         net (fo=1, routed)           0.756     0.319    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.549 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     1.549    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 3.965ns (59.255%)  route 2.726ns (40.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.621    -0.891    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           2.726     2.291    JA9_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509     5.800 r  JA9_OBUF_inst/O
                         net (fo=0)                   0.000     5.800    JA9
    H2                                                                r  JA9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 3.963ns (59.829%)  route 2.661ns (40.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.621    -0.891    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/Q
                         net (fo=1, routed)           2.661     2.226    JA8_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507     5.733 r  JA8_OBUF_inst/O
                         net (fo=0)                   0.000     5.733    JA8
    K2                                                                r  JA8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.616ns  (logic 4.023ns (60.798%)  route 2.594ns (39.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.620    -0.892    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           2.594     2.220    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     5.724 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     5.724    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.584ns  (logic 4.008ns (60.873%)  route 2.576ns (39.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/Q
                         net (fo=1, routed)           2.576     2.200    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     5.690 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     5.690    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.026ns (61.262%)  route 2.546ns (38.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/Q
                         net (fo=1, routed)           2.546     2.170    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     5.678 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     5.678    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 4.023ns (61.421%)  route 2.527ns (38.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/Q
                         net (fo=1, routed)           2.527     2.151    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     5.656 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     5.656    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.386ns  (logic 4.021ns (62.968%)  route 2.365ns (37.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.620    -0.892    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           2.365     1.991    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503     5.495 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     5.495    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 4.034ns (63.379%)  route 2.331ns (36.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/Q
                         net (fo=1, routed)           2.331     1.955    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     5.471 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     5.471    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 4.021ns (63.246%)  route 2.337ns (36.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.620    -0.892    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           2.337     1.963    JXADC2_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503     5.466 r  JXADC2_OBUF_inst/O
                         net (fo=0)                   0.000     5.466    JXADC2
    L3                                                                r  JXADC2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 4.029ns (63.638%)  route 2.302ns (36.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.620    -0.892    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           2.302     1.928    JXADC3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.511     5.440 r  JXADC3_OBUF_inst/O
                         net (fo=0)                   0.000     5.440    JXADC3
    M2                                                                r  JXADC3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.375ns (73.021%)  route 0.508ns (26.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.580    -0.601    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=2, routed)           0.508     0.071    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     1.282 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     1.282    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.374ns (72.694%)  route 0.516ns (27.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           0.516     0.083    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.210     1.293 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     1.293    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.377ns (72.008%)  route 0.535ns (27.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           0.535     0.102    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     1.315 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     1.315    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.369ns (69.626%)  route 0.597ns (30.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           0.597     0.168    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     1.372 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     1.372    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.376ns (69.175%)  route 0.613ns (30.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           0.613     0.184    JXADC3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     1.397 r  JXADC3_OBUF_inst/O
                         net (fo=0)                   0.000     1.397    JXADC3
    M2                                                                r  JXADC3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.368ns (68.239%)  route 0.637ns (31.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           0.637     0.208    JXADC2_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     1.412 r  JXADC2_OBUF_inst/O
                         net (fo=0)                   0.000     1.412    JXADC2
    L3                                                                r  JXADC2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.381ns (68.471%)  route 0.636ns (31.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/Q
                         net (fo=1, routed)           0.636     0.207    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.424 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     1.424    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.355ns (66.291%)  route 0.689ns (33.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/Q
                         net (fo=1, routed)           0.689     0.260    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     1.451 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     1.451    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.370ns (66.478%)  route 0.691ns (33.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           0.691     0.261    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     1.467 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     1.467    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.370ns (65.588%)  route 0.719ns (34.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/Q
                         net (fo=1, routed)           0.719     0.290    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.496 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     1.496    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 3.965ns (59.255%)  route 2.726ns (40.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.621    -0.891    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[0]/Q
                         net (fo=1, routed)           2.726     2.291    JA9_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509     5.800 r  JA9_OBUF_inst/O
                         net (fo=0)                   0.000     5.800    JA9
    H2                                                                r  JA9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 3.963ns (59.829%)  route 2.661ns (40.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.621    -0.891    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X63Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[1]/Q
                         net (fo=1, routed)           2.661     2.226    JA8_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507     5.733 r  JA8_OBUF_inst/O
                         net (fo=0)                   0.000     5.733    JA8
    K2                                                                r  JA8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.616ns  (logic 4.023ns (60.798%)  route 2.594ns (39.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.620    -0.892    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           2.594     2.220    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     5.724 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     5.724    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.584ns  (logic 4.008ns (60.873%)  route 2.576ns (39.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/Q
                         net (fo=1, routed)           2.576     2.200    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     5.690 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     5.690    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 4.026ns (61.262%)  route 2.546ns (38.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[2]/Q
                         net (fo=1, routed)           2.546     2.170    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     5.678 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     5.678    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.550ns  (logic 4.023ns (61.421%)  route 2.527ns (38.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/Q
                         net (fo=1, routed)           2.527     2.151    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     5.656 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     5.656    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.386ns  (logic 4.021ns (62.968%)  route 2.365ns (37.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.620    -0.892    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           2.365     1.991    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503     5.495 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     5.495    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.365ns  (logic 4.034ns (63.379%)  route 2.331ns (36.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.618    -0.894    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/Q
                         net (fo=1, routed)           2.331     1.955    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     5.471 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     5.471    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 4.021ns (63.246%)  route 2.337ns (36.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.620    -0.892    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           2.337     1.963    JXADC2_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503     5.466 r  JXADC2_OBUF_inst/O
                         net (fo=0)                   0.000     5.466    JXADC2
    L3                                                                r  JXADC2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 4.029ns (63.638%)  route 2.302ns (36.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.620    -0.892    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.374 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           2.302     1.928    JXADC3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.511     5.440 r  JXADC3_OBUF_inst/O
                         net (fo=0)                   0.000     5.440    JXADC3
    M2                                                                r  JXADC3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.375ns (73.021%)  route 0.508ns (26.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.580    -0.601    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=2, routed)           0.508     0.071    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     1.282 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     1.282    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.374ns (72.694%)  route 0.516ns (27.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           0.516     0.083    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.210     1.293 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     1.293    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.377ns (72.008%)  route 0.535ns (27.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.584    -0.597    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y70         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           0.535     0.102    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     1.315 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     1.315    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.369ns (69.626%)  route 0.597ns (30.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/Q
                         net (fo=1, routed)           0.597     0.168    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     1.372 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     1.372    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.376ns (69.175%)  route 0.613ns (30.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/Q
                         net (fo=1, routed)           0.613     0.184    JXADC3_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     1.397 r  JXADC3_OBUF_inst/O
                         net (fo=0)                   0.000     1.397    JXADC3
    M2                                                                r  JXADC3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.368ns (68.239%)  route 0.637ns (31.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/Q
                         net (fo=1, routed)           0.637     0.208    JXADC2_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     1.412 r  JXADC2_OBUF_inst/O
                         net (fo=0)                   0.000     1.412    JXADC2
    L3                                                                r  JXADC2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.381ns (68.471%)  route 0.636ns (31.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[1]/Q
                         net (fo=1, routed)           0.636     0.207    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.424 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     1.424    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.355ns (66.291%)  route 0.689ns (33.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[3]/Q
                         net (fo=1, routed)           0.689     0.260    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     1.451 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     1.451    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.370ns (66.478%)  route 0.691ns (33.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/Q
                         net (fo=1, routed)           0.691     0.261    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     1.467 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     1.467    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.370ns (65.588%)  route 0.719ns (34.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.588    -0.593    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y66         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/HUB75_driver_0/U0/o_addr_reg[0]/Q
                         net (fo=1, routed)           0.719     0.290    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.496 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     1.496    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.713ns (26.802%)  route 4.679ns (73.198%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     5.751    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     6.392    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.713ns (26.802%)  route 4.679ns (73.198%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     5.751    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     6.392    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.713ns (26.802%)  route 4.679ns (73.198%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     5.751    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     6.392    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.713ns (27.303%)  route 4.561ns (72.697%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     5.751    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.399     6.274    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 1.713ns (28.975%)  route 4.199ns (71.025%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     5.401    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.525 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     5.912    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498    -1.498    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 1.713ns (28.975%)  route 4.199ns (71.025%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     5.401    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.525 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     5.912    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498    -1.498    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.743ns  (logic 1.713ns (29.828%)  route 4.030ns (70.172%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.435     4.900    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.024 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.595     5.619    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.124     5.743 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     5.743    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.574ns  (logic 1.589ns (28.507%)  route 3.985ns (71.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.565     5.574    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.574ns  (logic 1.589ns (28.507%)  route 3.985ns (71.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.565     5.574    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 1.589ns (28.714%)  route 3.945ns (71.286%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.525     5.534    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.278ns (15.115%)  route 1.562ns (84.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.562     1.795    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X0Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.278ns (14.790%)  route 1.602ns (85.210%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.093     1.880    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X0Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853    -0.836    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X0Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.278ns (14.384%)  route 1.655ns (85.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.146     1.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.278ns (14.246%)  route 1.674ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.165     1.952    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853    -0.836    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.278ns (14.246%)  route 1.674ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.165     1.952    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853    -0.836    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.278ns (14.009%)  route 1.707ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.198     1.985    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.278ns (14.009%)  route 1.707ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.198     1.985    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.278ns (14.009%)  route 1.707ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.198     1.985    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.278ns (13.987%)  route 1.710ns (86.013%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.201     1.988    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.278ns (13.881%)  route 1.725ns (86.119%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.216     2.003    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.713ns (26.802%)  route 4.679ns (73.198%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     5.751    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     6.392    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.713ns (26.802%)  route 4.679ns (73.198%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     5.751    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     6.392    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.392ns  (logic 1.713ns (26.802%)  route 4.679ns (73.198%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     5.751    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.516     6.392    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.713ns (27.303%)  route 4.561ns (72.697%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.742     5.751    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124     5.875 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.399     6.274    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 1.713ns (28.975%)  route 4.199ns (71.025%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     5.401    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.525 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     5.912    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498    -1.498    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.912ns  (logic 1.713ns (28.975%)  route 4.199ns (71.025%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.392     5.401    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          LUT4 (Prop_lut4_I0_O)        0.124     5.525 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.387     5.912    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.498    -1.498    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.743ns  (logic 1.713ns (29.828%)  route 4.030ns (70.172%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.435     4.900    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.024 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.595     5.619    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X1Y82          LUT6 (Prop_lut6_I1_O)        0.124     5.743 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     5.743    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.574ns  (logic 1.589ns (28.507%)  route 3.985ns (71.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.565     5.574    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.574ns  (logic 1.589ns (28.507%)  route 3.985ns (71.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.565     5.574    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 1.589ns (28.714%)  route 3.945ns (71.286%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.420     4.885    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     5.009 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.525     5.534    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.501    -1.495    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.840ns  (logic 0.278ns (15.115%)  route 1.562ns (84.885%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.562     1.795    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.840 r  design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X0Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.278ns (14.790%)  route 1.602ns (85.210%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.093     1.880    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X0Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853    -0.836    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X0Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.278ns (14.384%)  route 1.655ns (85.616%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.146     1.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.278ns (14.246%)  route 1.674ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.165     1.952    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853    -0.836    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.278ns (14.246%)  route 1.674ns (85.754%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.165     1.952    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.853    -0.836    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y80          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.278ns (14.009%)  route 1.707ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.198     1.985    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.278ns (14.009%)  route 1.707ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.198     1.985    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.985ns  (logic 0.278ns (14.009%)  route 1.707ns (85.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.198     1.985    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X3Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.278ns (13.987%)  route 1.710ns (86.013%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.201     1.988    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X2Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.278ns (13.881%)  route 1.725ns (86.119%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.509     1.742    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.216     2.003    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X1Y81          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0

Max Delay           601 Endpoints
Min Delay           601 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 1.575ns (16.741%)  route 7.833ns (83.259%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     9.408    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503    -1.493    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 1.575ns (16.741%)  route 7.833ns (83.259%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     9.408    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503    -1.493    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.398ns  (logic 1.575ns (16.757%)  route 7.824ns (83.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.002     9.398    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.505    -1.491    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.306ns  (logic 1.575ns (16.924%)  route 7.731ns (83.076%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.910     9.306    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[156]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.306ns  (logic 1.575ns (16.924%)  route 7.731ns (83.076%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.910     9.306    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[156]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[156]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.259ns  (logic 1.575ns (17.010%)  route 7.684ns (82.990%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.862     9.259    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504    -1.492    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[76]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[161]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.575ns (17.275%)  route 7.542ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.720     9.117    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[161]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[161]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.575ns (17.275%)  route 7.542ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.720     9.117    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[92]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.575ns (17.275%)  route 7.542ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.720     9.117    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[94]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.575ns (17.275%)  route 7.542ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.720     9.117    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[97]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.270ns (11.357%)  route 2.107ns (88.643%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.107     2.332    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X64Y75         LUT4 (Prop_lut4_I3_O)        0.045     2.377 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000     2.377    design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.847    -0.842    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.436ns  (logic 0.270ns (11.083%)  route 2.166ns (88.917%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.166     2.391    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X64Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.436 r  design_1_i/HUB75_driver_0/U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000     2.436    design_1_i/HUB75_driver_0/U0/r_clk_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.225ns (9.045%)  route 2.263ns (90.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.263     2.488    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.225ns (9.045%)  route 2.263ns (90.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.263     2.488    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.225ns (9.045%)  route 2.263ns (90.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.263     2.488    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.270ns (10.763%)  route 2.238ns (89.237%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.238     2.463    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X64Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.508 r  design_1_i/HUB75_driver_0/U0/r_latch_i_1/O
                         net (fo=1, routed)           0.000     2.508    design_1_i/HUB75_driver_0/U0/r_latch_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.225ns (8.816%)  route 2.327ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.327     2.552    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.225ns (8.816%)  route 2.327ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.327     2.552    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.225ns (8.816%)  route 2.327ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.327     2.552    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.225ns (8.816%)  route 2.327ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.327     2.552    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Max Delay           601 Endpoints
Min Delay           601 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 1.575ns (16.741%)  route 7.833ns (83.259%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     9.408    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503    -1.493    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[124]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.408ns  (logic 1.575ns (16.741%)  route 7.833ns (83.259%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.011     9.408    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.503    -1.493    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[60]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.398ns  (logic 1.575ns (16.757%)  route 7.824ns (83.243%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         3.002     9.398    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.505    -1.491    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y61         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[78]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.306ns  (logic 1.575ns (16.924%)  route 7.731ns (83.076%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.910     9.306    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[108]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[156]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.306ns  (logic 1.575ns (16.924%)  route 7.731ns (83.076%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.910     9.306    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[156]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[156]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.259ns  (logic 1.575ns (17.010%)  route 7.684ns (82.990%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.862     9.259    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.504    -1.492    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y62         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[76]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[161]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.575ns (17.275%)  route 7.542ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.720     9.117    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[161]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[161]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.575ns (17.275%)  route 7.542ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.720     9.117    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[92]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[94]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.575ns (17.275%)  route 7.542ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.720     9.117    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[94]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[94]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[97]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.575ns (17.275%)  route 7.542ns (82.725%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          4.822     6.278    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.118     6.396 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1/O
                         net (fo=384, routed)         2.720     9.117    design_1_i/HUB75_driver_0/U0/r_top_half_row[191]_i_1_n_0
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[97]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         1.506    -1.490    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y60         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[97]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.377ns  (logic 0.270ns (11.357%)  route 2.107ns (88.643%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 f  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.107     2.332    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X64Y75         LUT4 (Prop_lut4_I3_O)        0.045     2.377 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000     2.377    design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.847    -0.842    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.436ns  (logic 0.270ns (11.083%)  route 2.166ns (88.917%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.166     2.391    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X64Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.436 r  design_1_i/HUB75_driver_0/U0/r_clk_i_1/O
                         net (fo=1, routed)           0.000     2.436    design_1_i/HUB75_driver_0/U0/r_clk_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.225ns (9.045%)  route 2.263ns (90.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.263     2.488    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.225ns (9.045%)  route 2.263ns (90.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.263     2.488    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.225ns (9.045%)  route 2.263ns (90.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.263     2.488    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X61Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[3]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/r_latch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.508ns  (logic 0.270ns (10.763%)  route 2.238ns (89.237%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.238     2.463    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X64Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.508 r  design_1_i/HUB75_driver_0/U0/r_latch_i_1/O
                         net (fo=1, routed)           0.000     2.508    design_1_i/HUB75_driver_0/U0/r_latch_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.853    -0.836    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X64Y69         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_latch_reg/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.225ns (8.816%)  route 2.327ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.327     2.552    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_0_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.225ns (8.816%)  route 2.327ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.327     2.552    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.225ns (8.816%)  route 2.327ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.327     2.552    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.552ns  (logic 0.225ns (8.816%)  route 2.327ns (91.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=26, routed)          2.327     2.552    design_1_i/HUB75_driver_0/U0/i_rst
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=536, routed)         0.856    -0.833    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_rgb_1_reg[2]/C





