vendor_name = ModelSim
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/clock_1hz.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/PC/PC.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/PC/d_negedge_flip_flop.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/PC/bit_16_register.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/NZP/NZP_register.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/NZP/NZP.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Memory/two_port_mem.qip
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/Memory/Memory.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/MARMux/MARMux.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/LC3Control/LC3Control.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/IR/IR.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/EAB/EAB.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/ALU/ALU.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/LC3.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/general_tb.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/bus_tri_state_buffer.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/bit_16_reg.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/FPGA/LC3FPGA.v
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/FPGA/SevenSegmentDecoder.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/FPGA/db/altsyncram_67i2.tdf
source_file = 1, /users/user1/digital logic/lc-3/lc3_instruction_mem_init.mif
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_rsa.tdf
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/FPGA/db/decode_k8a.tdf
source_file = 1, C:/Users/USER1/Digital Logic/LC-3/FPGA/db/mux_qob.tdf
design_name = LC3FPGA
instance = comp, \HEX0[0]~output , HEX0[0]~output, LC3FPGA, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, LC3FPGA, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, LC3FPGA, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, LC3FPGA, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, LC3FPGA, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, LC3FPGA, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, LC3FPGA, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, LC3FPGA, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, LC3FPGA, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, LC3FPGA, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, LC3FPGA, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, LC3FPGA, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, LC3FPGA, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, LC3FPGA, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, LC3FPGA, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, LC3FPGA, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, LC3FPGA, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, LC3FPGA, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, LC3FPGA, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, LC3FPGA, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, LC3FPGA, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, LC3FPGA, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, LC3FPGA, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, LC3FPGA, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, LC3FPGA, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, LC3FPGA, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, LC3FPGA, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, LC3FPGA, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, LC3FPGA, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, LC3FPGA, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, LC3FPGA, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, LC3FPGA, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, LC3FPGA, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, LC3FPGA, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, LC3FPGA, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, LC3FPGA, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, LC3FPGA, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, LC3FPGA, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, LC3FPGA, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, LC3FPGA, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, LC3FPGA, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, LC3FPGA, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, LC3FPGA, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, LC3FPGA, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, LC3FPGA, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, LC3FPGA, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, LC3FPGA, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, LC3FPGA, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, LC3FPGA, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, LC3FPGA, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, LC3FPGA, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, LC3FPGA, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, LC3FPGA, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, LC3FPGA, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, LC3FPGA, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, LC3FPGA, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, LC3FPGA, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, LC3FPGA, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, LC3FPGA, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, LC3FPGA, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, LC3FPGA, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, LC3FPGA, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, LC3FPGA, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, LC3FPGA, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, LC3FPGA, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, LC3FPGA, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, LC3FPGA, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, LC3FPGA, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, LC3FPGA, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, LC3FPGA, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, LC3FPGA, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, LC3FPGA, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, LC3FPGA, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, LC3FPGA, 1
instance = comp, \LEDG[0]~output , LEDG[0]~output, LC3FPGA, 1
instance = comp, \LEDG[1]~output , LEDG[1]~output, LC3FPGA, 1
instance = comp, \LEDG[2]~output , LEDG[2]~output, LC3FPGA, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, LC3FPGA, 1
instance = comp, \CLOCK_50~inputclkctrl , CLOCK_50~inputclkctrl, LC3FPGA, 1
instance = comp, \clk|count_reg[0]~26 , clk|count_reg[0]~26, LC3FPGA, 1
instance = comp, \clk|count_reg[16]~58 , clk|count_reg[16]~58, LC3FPGA, 1
instance = comp, \clk|count_reg[17]~60 , clk|count_reg[17]~60, LC3FPGA, 1
instance = comp, \clk|count_reg[17] , clk|count_reg[17], LC3FPGA, 1
instance = comp, \clk|count_reg[18]~62 , clk|count_reg[18]~62, LC3FPGA, 1
instance = comp, \clk|count_reg[18] , clk|count_reg[18], LC3FPGA, 1
instance = comp, \clk|count_reg[19]~64 , clk|count_reg[19]~64, LC3FPGA, 1
instance = comp, \clk|count_reg[19] , clk|count_reg[19], LC3FPGA, 1
instance = comp, \clk|count_reg[20]~66 , clk|count_reg[20]~66, LC3FPGA, 1
instance = comp, \clk|count_reg[20] , clk|count_reg[20], LC3FPGA, 1
instance = comp, \clk|count_reg[21]~68 , clk|count_reg[21]~68, LC3FPGA, 1
instance = comp, \clk|count_reg[21] , clk|count_reg[21], LC3FPGA, 1
instance = comp, \clk|count_reg[22]~70 , clk|count_reg[22]~70, LC3FPGA, 1
instance = comp, \clk|count_reg[22] , clk|count_reg[22], LC3FPGA, 1
instance = comp, \clk|count_reg[23]~72 , clk|count_reg[23]~72, LC3FPGA, 1
instance = comp, \clk|count_reg[23] , clk|count_reg[23], LC3FPGA, 1
instance = comp, \clk|count_reg[24]~74 , clk|count_reg[24]~74, LC3FPGA, 1
instance = comp, \clk|count_reg[24] , clk|count_reg[24], LC3FPGA, 1
instance = comp, \clk|count_reg[25]~76 , clk|count_reg[25]~76, LC3FPGA, 1
instance = comp, \clk|count_reg[25] , clk|count_reg[25], LC3FPGA, 1
instance = comp, \clk|LessThan0~6 , clk|LessThan0~6, LC3FPGA, 1
instance = comp, \clk|LessThan0~7 , clk|LessThan0~7, LC3FPGA, 1
instance = comp, \clk|LessThan0~8 , clk|LessThan0~8, LC3FPGA, 1
instance = comp, \clk|LessThan0~2 , clk|LessThan0~2, LC3FPGA, 1
instance = comp, \clk|LessThan0~3 , clk|LessThan0~3, LC3FPGA, 1
instance = comp, \clk|LessThan0~4 , clk|LessThan0~4, LC3FPGA, 1
instance = comp, \clk|LessThan0~9 , clk|LessThan0~9, LC3FPGA, 1
instance = comp, \clk|count_reg[0] , clk|count_reg[0], LC3FPGA, 1
instance = comp, \clk|count_reg[1]~28 , clk|count_reg[1]~28, LC3FPGA, 1
instance = comp, \clk|count_reg[1] , clk|count_reg[1], LC3FPGA, 1
instance = comp, \clk|count_reg[2]~30 , clk|count_reg[2]~30, LC3FPGA, 1
instance = comp, \clk|count_reg[2] , clk|count_reg[2], LC3FPGA, 1
instance = comp, \clk|count_reg[3]~32 , clk|count_reg[3]~32, LC3FPGA, 1
instance = comp, \clk|count_reg[3] , clk|count_reg[3], LC3FPGA, 1
instance = comp, \clk|count_reg[4]~34 , clk|count_reg[4]~34, LC3FPGA, 1
instance = comp, \clk|count_reg[4] , clk|count_reg[4], LC3FPGA, 1
instance = comp, \clk|count_reg[5]~36 , clk|count_reg[5]~36, LC3FPGA, 1
instance = comp, \clk|count_reg[5] , clk|count_reg[5], LC3FPGA, 1
instance = comp, \clk|count_reg[6]~38 , clk|count_reg[6]~38, LC3FPGA, 1
instance = comp, \clk|count_reg[6] , clk|count_reg[6], LC3FPGA, 1
instance = comp, \clk|count_reg[7]~40 , clk|count_reg[7]~40, LC3FPGA, 1
instance = comp, \clk|count_reg[7] , clk|count_reg[7], LC3FPGA, 1
instance = comp, \clk|count_reg[8]~42 , clk|count_reg[8]~42, LC3FPGA, 1
instance = comp, \clk|count_reg[8] , clk|count_reg[8], LC3FPGA, 1
instance = comp, \clk|count_reg[9]~44 , clk|count_reg[9]~44, LC3FPGA, 1
instance = comp, \clk|count_reg[9] , clk|count_reg[9], LC3FPGA, 1
instance = comp, \clk|count_reg[10]~46 , clk|count_reg[10]~46, LC3FPGA, 1
instance = comp, \clk|count_reg[10] , clk|count_reg[10], LC3FPGA, 1
instance = comp, \clk|count_reg[11]~48 , clk|count_reg[11]~48, LC3FPGA, 1
instance = comp, \clk|count_reg[11] , clk|count_reg[11], LC3FPGA, 1
instance = comp, \clk|count_reg[12]~50 , clk|count_reg[12]~50, LC3FPGA, 1
instance = comp, \clk|count_reg[12] , clk|count_reg[12], LC3FPGA, 1
instance = comp, \clk|count_reg[13]~52 , clk|count_reg[13]~52, LC3FPGA, 1
instance = comp, \clk|count_reg[13] , clk|count_reg[13], LC3FPGA, 1
instance = comp, \clk|count_reg[14]~54 , clk|count_reg[14]~54, LC3FPGA, 1
instance = comp, \clk|count_reg[14] , clk|count_reg[14], LC3FPGA, 1
instance = comp, \clk|count_reg[15]~56 , clk|count_reg[15]~56, LC3FPGA, 1
instance = comp, \clk|count_reg[15] , clk|count_reg[15], LC3FPGA, 1
instance = comp, \clk|count_reg[16] , clk|count_reg[16], LC3FPGA, 1
instance = comp, \clk|LessThan0~5 , clk|LessThan0~5, LC3FPGA, 1
instance = comp, \clk|out_1hz~0 , clk|out_1hz~0, LC3FPGA, 1
instance = comp, \clk|out_1hz~feeder , clk|out_1hz~feeder, LC3FPGA, 1
instance = comp, \clk|out_1hz , clk|out_1hz, LC3FPGA, 1
instance = comp, \clk|out_1hz~clkctrl , clk|out_1hz~clkctrl, LC3FPGA, 1
instance = comp, \SW[15]~input , SW[15]~input, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[2] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[2], LC3FPGA, 1
instance = comp, \SW[14]~input , SW[14]~input, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1]~feeder, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[1], LC3FPGA, 1
instance = comp, \SW[13]~input , SW[13]~input, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0]~feeder, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_b[0], LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~2 , processor|FSM|selPC[0]~2, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~3 , processor|FSM|selPC[0]~3, LC3FPGA, 1
instance = comp, \processor|FSM|Selector15~0 , processor|FSM|Selector15~0, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB2[1]~feeder , processor|FSM|selEAB2[1]~feeder, LC3FPGA, 1
instance = comp, \~GND , ~GND, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~0 , processor|FSM|selPC[0]~0, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[0]~0 , processor|FSM|aluControl[0]~0, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB2[0]~0 , processor|FSM|selEAB2[0]~0, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB2[0]~1 , processor|FSM|selEAB2[0]~1, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB2[0]~2 , processor|FSM|selEAB2[0]~2, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB2[0]~3 , processor|FSM|selEAB2[0]~3, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB2[0]~4 , processor|FSM|selEAB2[0]~4, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB2[0]~5 , processor|FSM|selEAB2[0]~5, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB2[1] , processor|FSM|selEAB2[1], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[0]~45 , processor|pc|PC_inc[0]~45, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~0 , processor|FSM|Selector5~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~1 , processor|FSM|Selector5~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~4 , processor|FSM|Selector5~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~6 , processor|FSM|Selector5~6, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~5 , processor|FSM|Selector5~5, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~2 , processor|FSM|Selector5~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~3 , processor|FSM|Selector5~3, LC3FPGA, 1
instance = comp, \state_disp2|SYNTHESIZED_WIRE_25~0 , state_disp2|SYNTHESIZED_WIRE_25~0, LC3FPGA, 1
instance = comp, \processor|FSM|Equal2~0 , processor|FSM|Equal2~0, LC3FPGA, 1
instance = comp, \processor|FSM|Equal1~0 , processor|FSM|Equal1~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~7 , processor|FSM|Selector5~7, LC3FPGA, 1
instance = comp, \processor|FSM|ldPC , processor|FSM|ldPC, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[0] , processor|pc|PC_inc[0], LC3FPGA, 1
instance = comp, \processor|FSM|Selector3~0 , processor|FSM|Selector3~0, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB1~feeder , processor|FSM|selEAB1~feeder, LC3FPGA, 1
instance = comp, \processor|FSM|selEAB1 , processor|FSM|selEAB1, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[14] , processor|memory|MAR_reg|Q[14], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[1], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[0], LC3FPGA, 1
instance = comp, \processor|FSM|Selector9~4 , processor|FSM|Selector9~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector9~3 , processor|FSM|Selector9~3, LC3FPGA, 1
instance = comp, \processor|FSM|Selector9~5 , processor|FSM|Selector9~5, LC3FPGA, 1
instance = comp, \processor|FSM|Selector9~0 , processor|FSM|Selector9~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector9~1 , processor|FSM|Selector9~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector9~2 , processor|FSM|Selector9~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector9~6 , processor|FSM|Selector9~6, LC3FPGA, 1
instance = comp, \processor|FSM|memWE , processor|FSM|memWE, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1692w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1692w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1692w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1784w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1692w[3]~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector4~0 , processor|FSM|Selector4~0, LC3FPGA, 1
instance = comp, \processor|FSM|enaALU~1 , processor|FSM|enaALU~1, LC3FPGA, 1
instance = comp, \processor|FSM|enaALU~0 , processor|FSM|enaALU~0, LC3FPGA, 1
instance = comp, \processor|FSM|enaALU~2 , processor|FSM|enaALU~2, LC3FPGA, 1
instance = comp, \processor|FSM|enaPC , processor|FSM|enaPC, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[6]~2 , processor|tsb|Bus[6]~2, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1722w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1722w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1722w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1817w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1817w[3]~0, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[2]~feeder , processor|ir|register|Q[2]~feeder, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[2] , processor|ir|register|Q[2], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[2] , processor|eab|adder_input_2[2], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[2]~1 , processor|eab|adder_input_1[2]~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector26~4 , processor|FSM|Selector26~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector26~3 , processor|FSM|Selector26~3, LC3FPGA, 1
instance = comp, \processor|FSM|Selector26~8 , processor|FSM|Selector26~8, LC3FPGA, 1
instance = comp, \processor|FSM|Selector26~7 , processor|FSM|Selector26~7, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[2]~2 , processor|FSM|SR1[2]~2, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[2]~1 , processor|FSM|SR1[2]~1, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[2]~4 , processor|FSM|SR1[2]~4, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[2]~5 , processor|FSM|SR1[2]~5, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[2]~3 , processor|FSM|SR1[2]~3, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[2]~0 , processor|FSM|SR1[2]~0, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[2]~6 , processor|FSM|SR1[2]~6, LC3FPGA, 1
instance = comp, \processor|FSM|DR[0] , processor|FSM|DR[0], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1682w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1682w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1682w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1773w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1712w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1712w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1712w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1806w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1806w[3]~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~0 , processor|FSM|Selector18~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~1 , processor|FSM|Selector18~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~2 , processor|FSM|Selector18~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~3 , processor|FSM|Selector18~3, LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~4 , processor|FSM|Selector18~4, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[2] , processor|FSM|SR1[2], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[4]~feeder , processor|reg_file|r7|Q[4]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[10]~feeder , processor|reg_file|r5|Q[10]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[10] , processor|reg_file|r5|Q[10], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[10] , processor|reg_file|r7|Q[10], LC3FPGA, 1
instance = comp, \processor|FSM|Selector1~0 , processor|FSM|Selector1~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector1~1 , processor|FSM|Selector1~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector1~6 , processor|FSM|Selector1~6, LC3FPGA, 1
instance = comp, \processor|FSM|Selector1~7 , processor|FSM|Selector1~7, LC3FPGA, 1
instance = comp, \processor|FSM|Selector1~2 , processor|FSM|Selector1~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector1~3 , processor|FSM|Selector1~3, LC3FPGA, 1
instance = comp, \processor|FSM|Selector1~4 , processor|FSM|Selector1~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector1~5 , processor|FSM|Selector1~5, LC3FPGA, 1
instance = comp, \processor|FSM|regWE , processor|FSM|regWE, LC3FPGA, 1
instance = comp, \processor|reg_file|comb~7 , processor|reg_file|comb~7, LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[10] , processor|reg_file|r3|Q[10], LC3FPGA, 1
instance = comp, \processor|reg_file|comb~5 , processor|reg_file|comb~5, LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[10] , processor|reg_file|r1|Q[10], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1662w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1662w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1662w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1751w[3]~0, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[6] , processor|ir|register|Q[6], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[6] , processor|eab|adder_input_2[6], LC3FPGA, 1
instance = comp, \processor|reg_file|comb~1 , processor|reg_file|comb~1, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[6] , processor|reg_file|r6|Q[6], LC3FPGA, 1
instance = comp, \processor|reg_file|comb~4 , processor|reg_file|comb~4, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[6] , processor|reg_file|r2|Q[6], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[6]~feeder , processor|reg_file|r0|Q[6]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|comb~6 , processor|reg_file|comb~6, LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[6] , processor|reg_file|r0|Q[6], LC3FPGA, 1
instance = comp, \processor|reg_file|comb~2 , processor|reg_file|comb~2, LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[6] , processor|reg_file|r4|Q[6], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[6]~32 , processor|reg_file|mux0|out[6]~32, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[6]~33 , processor|reg_file|mux0|out[6]~33, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[6]~feeder , processor|reg_file|r7|Q[6]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[6] , processor|reg_file|r7|Q[6], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[6] , processor|reg_file|r5|Q[6], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[6] , processor|reg_file|r3|Q[6], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[6] , processor|reg_file|r1|Q[6], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[6]~30 , processor|reg_file|mux0|out[6]~30, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[6]~31 , processor|reg_file|mux0|out[6]~31, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[6]~34 , processor|reg_file|mux0|out[6]~34, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[6]~9 , processor|eab|adder_input_1[6]~9, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[5] , processor|reg_file|r2|Q[5], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[5] , processor|reg_file|r6|Q[5], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[5]~feeder , processor|reg_file|r0|Q[5]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[5] , processor|reg_file|r0|Q[5], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[5] , processor|reg_file|r4|Q[5], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[5]~24 , processor|reg_file|mux0|out[5]~24, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[5]~25 , processor|reg_file|mux0|out[5]~25, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[5]~feeder , processor|reg_file|r5|Q[5]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[5] , processor|reg_file|r5|Q[5], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[5] , processor|reg_file|r7|Q[5], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[5] , processor|reg_file|r1|Q[5], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[5] , processor|reg_file|r3|Q[5], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[5]~22 , processor|reg_file|mux0|out[5]~22, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[5]~23 , processor|reg_file|mux0|out[5]~23, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[5]~26 , processor|reg_file|mux0|out[5]~26, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[5]~8 , processor|eab|adder_input_1[5]~8, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[5]~feeder , processor|ir|register|Q[5]~feeder, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[5] , processor|ir|register|Q[5], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[5] , processor|eab|adder_input_2[5], LC3FPGA, 1
instance = comp, \processor|ir|register|Q[4]~feeder , processor|ir|register|Q[4]~feeder, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[4] , processor|ir|register|Q[4], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[4] , processor|eab|adder_input_2[4], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[3]~feeder , processor|reg_file|r7|Q[3]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[3] , processor|reg_file|r7|Q[3], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[3]~feeder , processor|reg_file|r5|Q[3]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[3] , processor|reg_file|r5|Q[3], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[3]~feeder , processor|reg_file|r3|Q[3]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[3] , processor|reg_file|r3|Q[3], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[3]~feeder , processor|reg_file|r1|Q[3]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[3] , processor|reg_file|r1|Q[3], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[3]~0 , processor|reg_file|mux0|out[3]~0, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[3]~1 , processor|reg_file|mux0|out[3]~1, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[3]~feeder , processor|reg_file|r2|Q[3]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[3] , processor|reg_file|r2|Q[3], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[3] , processor|reg_file|r6|Q[3], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[3] , processor|reg_file|r0|Q[3], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[3] , processor|reg_file|r4|Q[3], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[3]~2 , processor|reg_file|mux0|out[3]~2, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[3]~3 , processor|reg_file|mux0|out[3]~3, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[3]~4 , processor|reg_file|mux0|out[3]~4, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[3]~0 , processor|eab|adder_input_1[3]~0, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[3]~feeder , processor|ir|register|Q[3]~feeder, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[3] , processor|ir|register|Q[3], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[3] , processor|eab|adder_input_2[3], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[1]~15 , processor|pc|PC_inc[1]~15, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[1] , processor|pc|PC_inc[1], LC3FPGA, 1
instance = comp, \processor|ir|register|Q[1] , processor|ir|register|Q[1], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[1] , processor|eab|adder_input_2[1], LC3FPGA, 1
instance = comp, \processor|ir|register|Q[0]~feeder , processor|ir|register|Q[0]~feeder, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[0] , processor|ir|register|Q[0], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[0] , processor|eab|adder_input_2[0], LC3FPGA, 1
instance = comp, \processor|eab|eabOut[0]~0 , processor|eab|eabOut[0]~0, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[1]~2 , processor|eab|eabOut[1]~2, LC3FPGA, 1
instance = comp, \processor|pc|PC[1]~3 , processor|pc|PC[1]~3, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[1] , processor|pc|pc_reg|Q[1], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[1]~3 , processor|eab|adder_input_1[1]~3, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[1] , processor|reg_file|r7|Q[1], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[1] , processor|reg_file|r3|Q[1], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[1] , processor|reg_file|r1|Q[1], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[1] , processor|reg_file|r5|Q[1], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[1]~9 , processor|reg_file|mux0|out[1]~9, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[1]~10 , processor|reg_file|mux0|out[1]~10, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[1]~feeder , processor|reg_file|r6|Q[1]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[1] , processor|reg_file|r6|Q[1], LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[1]~feeder , processor|reg_file|r2|Q[1]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[1] , processor|reg_file|r2|Q[1], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[1]~feeder , processor|reg_file|r0|Q[1]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[1] , processor|reg_file|r0|Q[1], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[1] , processor|reg_file|r4|Q[1], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[1]~11 , processor|reg_file|mux0|out[1]~11, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[1]~12 , processor|reg_file|mux0|out[1]~12, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[1]~4 , processor|eab|adder_input_1[1]~4, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[2]~4 , processor|eab|eabOut[2]~4, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[3]~6 , processor|eab|eabOut[3]~6, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[4]~8 , processor|eab|eabOut[4]~8, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[5]~10 , processor|eab|eabOut[5]~10, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[6]~12 , processor|eab|eabOut[6]~12, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1672w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1672w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1672w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1762w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1762w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[7]~feeder , processor|memory|MAR_reg|Q[7]~feeder, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[7] , processor|memory|MAR_reg|Q[7], LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[8] , processor|memory|MAR_reg|Q[8], LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[9] , processor|memory|MAR_reg|Q[9], LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[10] , processor|memory|MAR_reg|Q[10], LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[11] , processor|memory|MAR_reg|Q[11], LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[12] , processor|memory|MAR_reg|Q[12], LC3FPGA, 1
instance = comp, \SW[0]~input , SW[0]~input, LC3FPGA, 1
instance = comp, \SW[1]~input , SW[1]~input, LC3FPGA, 1
instance = comp, \SW[2]~input , SW[2]~input, LC3FPGA, 1
instance = comp, \SW[3]~input , SW[3]~input, LC3FPGA, 1
instance = comp, \SW[4]~input , SW[4]~input, LC3FPGA, 1
instance = comp, \SW[5]~input , SW[5]~input, LC3FPGA, 1
instance = comp, \SW[6]~input , SW[6]~input, LC3FPGA, 1
instance = comp, \SW[7]~input , SW[7]~input, LC3FPGA, 1
instance = comp, \SW[8]~input , SW[8]~input, LC3FPGA, 1
instance = comp, \SW[9]~input , SW[9]~input, LC3FPGA, 1
instance = comp, \SW[10]~input , SW[10]~input, LC3FPGA, 1
instance = comp, \SW[11]~input , SW[11]~input, LC3FPGA, 1
instance = comp, \SW[12]~input , SW[12]~input, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a38, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1645w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1645w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1645w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1733w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a6, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~24, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a22, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a54, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~25, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a118, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1702w[3] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode3|w_anode1702w[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode1795w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode1795w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a86, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a70, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~26, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a102, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~27, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[6]~4 , processor|memory|MDR_reg|Q[6]~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector17~4 , processor|FSM|Selector17~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector17~6 , processor|FSM|Selector17~6, LC3FPGA, 1
instance = comp, \processor|FSM|Selector17~5 , processor|FSM|Selector17~5, LC3FPGA, 1
instance = comp, \processor|FSM|Selector17~7 , processor|FSM|Selector17~7, LC3FPGA, 1
instance = comp, \processor|FSM|Selector17~11 , processor|FSM|Selector17~11, LC3FPGA, 1
instance = comp, \processor|FSM|Selector17~8 , processor|FSM|Selector17~8, LC3FPGA, 1
instance = comp, \processor|FSM|Selector17~9 , processor|FSM|Selector17~9, LC3FPGA, 1
instance = comp, \processor|FSM|Selector17~10 , processor|FSM|Selector17~10, LC3FPGA, 1
instance = comp, \processor|FSM|selMDR[0] , processor|FSM|selMDR[0], LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~1 , processor|FSM|Selector8~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~2 , processor|FSM|Selector8~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~3 , processor|FSM|Selector8~3, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~4 , processor|FSM|Selector8~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~0 , processor|FSM|Selector8~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~6 , processor|FSM|Selector8~6, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~5 , processor|FSM|Selector8~5, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~8 , processor|FSM|Selector8~8, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~7 , processor|FSM|Selector8~7, LC3FPGA, 1
instance = comp, \processor|FSM|Selector8~9 , processor|FSM|Selector8~9, LC3FPGA, 1
instance = comp, \processor|FSM|ldMDR , processor|FSM|ldMDR, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[6] , processor|memory|MDR_reg|Q[6], LC3FPGA, 1
instance = comp, \processor|FSM|Selector12~0 , processor|FSM|Selector12~0, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[0]~feeder , processor|FSM|aluControl[0]~feeder, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[0]~1 , processor|FSM|aluControl[0]~1, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[0]~2 , processor|FSM|aluControl[0]~2, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[0]~3 , processor|FSM|aluControl[0]~3, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[0]~4 , processor|FSM|aluControl[0]~4, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[0] , processor|FSM|aluControl[0], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[6]~38 , processor|tsb|Bus[6]~38, LC3FPGA, 1
instance = comp, \processor|FSM|Selector11~0 , processor|FSM|Selector11~0, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[1]~feeder , processor|FSM|aluControl[1]~feeder, LC3FPGA, 1
instance = comp, \processor|FSM|aluControl[1] , processor|FSM|aluControl[1], LC3FPGA, 1
instance = comp, \processor|FSM|SR2[0]~2 , processor|FSM|SR2[0]~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~6 , processor|FSM|Selector18~6, LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~8 , processor|FSM|Selector18~8, LC3FPGA, 1
instance = comp, \processor|FSM|SR2[0]~1 , processor|FSM|SR2[0]~1, LC3FPGA, 1
instance = comp, \processor|FSM|SR2[0]~0 , processor|FSM|SR2[0]~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector23~0 , processor|FSM|Selector23~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector23~1 , processor|FSM|Selector23~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector23~2 , processor|FSM|Selector23~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector23~3 , processor|FSM|Selector23~3, LC3FPGA, 1
instance = comp, \processor|FSM|SR2[0] , processor|FSM|SR2[0], LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~5 , processor|FSM|Selector18~5, LC3FPGA, 1
instance = comp, \processor|FSM|Selector21~0 , processor|FSM|Selector21~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector21~1 , processor|FSM|Selector21~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector21~2 , processor|FSM|Selector21~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector21~3 , processor|FSM|Selector21~3, LC3FPGA, 1
instance = comp, \processor|FSM|SR2[2] , processor|FSM|SR2[2], LC3FPGA, 1
instance = comp, \processor|FSM|Selector18~7 , processor|FSM|Selector18~7, LC3FPGA, 1
instance = comp, \processor|FSM|Selector22~0 , processor|FSM|Selector22~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector22~1 , processor|FSM|Selector22~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector22~2 , processor|FSM|Selector22~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector22~3 , processor|FSM|Selector22~3, LC3FPGA, 1
instance = comp, \processor|FSM|SR2[1] , processor|FSM|SR2[1], LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[6]~36 , processor|alu|adder_in_b[6]~36, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[6]~37 , processor|alu|adder_in_b[6]~37, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[6]~38 , processor|alu|adder_in_b[6]~38, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[6]~39 , processor|alu|adder_in_b[6]~39, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[6]~40 , processor|alu|adder_in_b[6]~40, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[6]~41 , processor|alu|adder_in_b[6]~41, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[5]~32 , processor|alu|adder_in_b[5]~32, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[5]~33 , processor|alu|adder_in_b[5]~33, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[5]~30 , processor|alu|adder_in_b[5]~30, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[5]~31 , processor|alu|adder_in_b[5]~31, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[5]~34 , processor|alu|adder_in_b[5]~34, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[5]~35 , processor|alu|adder_in_b[5]~35, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[4] , processor|reg_file|r5|Q[4], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[4] , processor|reg_file|r3|Q[4], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[4]~feeder , processor|reg_file|r1|Q[4]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[4] , processor|reg_file|r1|Q[4], LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[4]~24 , processor|alu|adder_in_b[4]~24, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[4]~25 , processor|alu|adder_in_b[4]~25, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[4] , processor|reg_file|r2|Q[4], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[4] , processor|reg_file|r6|Q[4], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[4]~feeder , processor|reg_file|r4|Q[4]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[4] , processor|reg_file|r4|Q[4], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[4] , processor|reg_file|r0|Q[4], LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[4]~26 , processor|alu|adder_in_b[4]~26, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[4]~27 , processor|alu|adder_in_b[4]~27, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[4]~28 , processor|alu|adder_in_b[4]~28, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[4]~29 , processor|alu|adder_in_b[4]~29, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[3]~20 , processor|alu|adder_in_b[3]~20, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[3]~21 , processor|alu|adder_in_b[3]~21, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[3]~18 , processor|alu|adder_in_b[3]~18, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[3]~19 , processor|alu|adder_in_b[3]~19, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[3]~22 , processor|alu|adder_in_b[3]~22, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[3]~23 , processor|alu|adder_in_b[3]~23, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[2]~feeder , processor|reg_file|r7|Q[2]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[2] , processor|reg_file|r7|Q[2], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[2] , processor|reg_file|r3|Q[2], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[2]~feeder , processor|reg_file|r1|Q[2]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[2] , processor|reg_file|r1|Q[2], LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[2]~12 , processor|alu|adder_in_b[2]~12, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[2]~13 , processor|alu|adder_in_b[2]~13, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[2] , processor|reg_file|r2|Q[2], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[2] , processor|reg_file|r6|Q[2], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[2] , processor|reg_file|r4|Q[2], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[2] , processor|reg_file|r0|Q[2], LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[2]~14 , processor|alu|adder_in_b[2]~14, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[2]~15 , processor|alu|adder_in_b[2]~15, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[2]~16 , processor|alu|adder_in_b[2]~16, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[2]~17 , processor|alu|adder_in_b[2]~17, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[2]~7 , processor|reg_file|mux0|out[2]~7, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[2]~8 , processor|reg_file|mux0|out[2]~8, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[2]~29 , processor|reg_file|mux0|out[2]~29, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[1]~6 , processor|alu|adder_in_b[1]~6, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[1]~7 , processor|alu|adder_in_b[1]~7, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[1]~8 , processor|alu|adder_in_b[1]~8, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[1]~9 , processor|alu|adder_in_b[1]~9, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[1]~10 , processor|alu|adder_in_b[1]~10, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[1]~11 , processor|alu|adder_in_b[1]~11, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[1]~28 , processor|reg_file|mux0|out[1]~28, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[0] , processor|reg_file|r5|Q[0], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[0] , processor|reg_file|r7|Q[0], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[0]~feeder , processor|reg_file|r1|Q[0]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[0] , processor|reg_file|r1|Q[0], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[0] , processor|reg_file|r3|Q[0], LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[0]~0 , processor|alu|adder_in_b[0]~0, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[0]~1 , processor|alu|adder_in_b[0]~1, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[0] , processor|reg_file|r2|Q[0], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[0]~feeder , processor|reg_file|r6|Q[0]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[0] , processor|reg_file|r6|Q[0], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[0]~feeder , processor|reg_file|r0|Q[0]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[0] , processor|reg_file|r0|Q[0], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[0] , processor|reg_file|r4|Q[0], LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[0]~2 , processor|alu|adder_in_b[0]~2, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[0]~3 , processor|alu|adder_in_b[0]~3, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[0]~4 , processor|alu|adder_in_b[0]~4, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[0]~5 , processor|alu|adder_in_b[0]~5, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[0]~13 , processor|reg_file|mux0|out[0]~13, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[0]~14 , processor|reg_file|mux0|out[0]~14, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[0]~15 , processor|reg_file|mux0|out[0]~15, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[0]~16 , processor|reg_file|mux0|out[0]~16, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[0]~27 , processor|reg_file|mux0|out[0]~27, LC3FPGA, 1
instance = comp, \processor|alu|Add0~0 , processor|alu|Add0~0, LC3FPGA, 1
instance = comp, \processor|alu|Add0~2 , processor|alu|Add0~2, LC3FPGA, 1
instance = comp, \processor|alu|Add0~4 , processor|alu|Add0~4, LC3FPGA, 1
instance = comp, \processor|alu|Add0~6 , processor|alu|Add0~6, LC3FPGA, 1
instance = comp, \processor|alu|Add0~8 , processor|alu|Add0~8, LC3FPGA, 1
instance = comp, \processor|alu|Add0~10 , processor|alu|Add0~10, LC3FPGA, 1
instance = comp, \processor|alu|Add0~12 , processor|alu|Add0~12, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[6]~37 , processor|tsb|Bus[6]~37, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[6]~39 , processor|tsb|Bus[6]~39, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[6]~40 , processor|tsb|Bus[6]~40, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[6]~41 , processor|tsb|Bus[6]~41, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[6] , processor|memory|MAR_reg|Q[6], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a21, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a5, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a37, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~28, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a53, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~29, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a101, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a117, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a69, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a85, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~30, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~31, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[5]~7 , processor|memory|MDR_reg|Q[5]~7, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[5] , processor|memory|MDR_reg|Q[5], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[0]~5 , processor|tsb|Bus[0]~5, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[5]~33 , processor|tsb|Bus[5]~33, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[0]~7 , processor|tsb|Bus[0]~7, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[5]~32 , processor|tsb|Bus[5]~32, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[5]~34 , processor|tsb|Bus[5]~34, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[5]~35 , processor|tsb|Bus[5]~35, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[5]~36 , processor|tsb|Bus[5]~36, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[5]~feeder , processor|memory|MAR_reg|Q[5]~feeder, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[5] , processor|memory|MAR_reg|Q[5], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a103, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a119, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a71, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a87, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~22, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~23, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a23, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a55, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a39, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a7, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~20, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~21, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[7]~5 , processor|memory|MDR_reg|Q[7]~5, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[7] , processor|memory|MDR_reg|Q[7], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[7] , processor|eab|adder_input_2[7], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[7]~feeder , processor|reg_file|r6|Q[7]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[7] , processor|reg_file|r6|Q[7], LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[7] , processor|reg_file|r2|Q[7], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[7]~feeder , processor|reg_file|r0|Q[7]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[7] , processor|reg_file|r0|Q[7], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[7]~feeder , processor|reg_file|r4|Q[7]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[7] , processor|reg_file|r4|Q[7], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[7]~37 , processor|reg_file|mux0|out[7]~37, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[7]~38 , processor|reg_file|mux0|out[7]~38, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[7] , processor|reg_file|r7|Q[7], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[7] , processor|reg_file|r5|Q[7], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[7] , processor|reg_file|r3|Q[7], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[7] , processor|reg_file|r1|Q[7], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[7]~35 , processor|reg_file|mux0|out[7]~35, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[7]~36 , processor|reg_file|mux0|out[7]~36, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[7]~39 , processor|reg_file|mux0|out[7]~39, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[7]~10 , processor|eab|adder_input_1[7]~10, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[7]~14 , processor|eab|eabOut[7]~14, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[7]~43 , processor|tsb|Bus[7]~43, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[7]~44 , processor|alu|adder_in_b[7]~44, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[7]~45 , processor|alu|adder_in_b[7]~45, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[7]~42 , processor|alu|adder_in_b[7]~42, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[7]~43 , processor|alu|adder_in_b[7]~43, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[7]~46 , processor|alu|adder_in_b[7]~46, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[7]~47 , processor|alu|adder_in_b[7]~47, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[7]~42 , processor|tsb|Bus[7]~42, LC3FPGA, 1
instance = comp, \processor|alu|Add0~14 , processor|alu|Add0~14, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[7]~44 , processor|tsb|Bus[7]~44, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[7]~45 , processor|tsb|Bus[7]~45, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[7]~46 , processor|tsb|Bus[7]~46, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[7]~feeder , processor|ir|register|Q[7]~feeder, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[7] , processor|ir|register|Q[7], LC3FPGA, 1
instance = comp, \processor|FSM|Selector19~0 , processor|FSM|Selector19~0, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[1] , processor|FSM|SR1[1], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[10]~50 , processor|reg_file|mux0|out[10]~50, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[10]~51 , processor|reg_file|mux0|out[10]~51, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[10] , processor|reg_file|r6|Q[10], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[10] , processor|reg_file|r0|Q[10], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[10]~feeder , processor|reg_file|r4|Q[10]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[10] , processor|reg_file|r4|Q[10], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[10]~52 , processor|reg_file|mux0|out[10]~52, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[10] , processor|reg_file|r2|Q[10], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[10]~53 , processor|reg_file|mux0|out[10]~53, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[10]~54 , processor|reg_file|mux0|out[10]~54, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[10]~13 , processor|eab|adder_input_1[10]~13, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[8] , processor|reg_file|r5|Q[8], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[8] , processor|reg_file|r3|Q[8], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[8]~feeder , processor|reg_file|r1|Q[8]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[8] , processor|reg_file|r1|Q[8], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[8]~40 , processor|reg_file|mux0|out[8]~40, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[8]~feeder , processor|reg_file|r7|Q[8]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[8] , processor|reg_file|r7|Q[8], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[8]~41 , processor|reg_file|mux0|out[8]~41, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[8] , processor|reg_file|r6|Q[8], LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[8] , processor|reg_file|r2|Q[8], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[8]~feeder , processor|reg_file|r0|Q[8]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[8] , processor|reg_file|r0|Q[8], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[8]~feeder , processor|reg_file|r4|Q[8]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[8] , processor|reg_file|r4|Q[8], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[8]~42 , processor|reg_file|mux0|out[8]~42, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[8]~43 , processor|reg_file|mux0|out[8]~43, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[8]~44 , processor|reg_file|mux0|out[8]~44, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[8]~11 , processor|eab|adder_input_1[8]~11, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[8]~16 , processor|eab|eabOut[8]~16, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[9]~18 , processor|eab|eabOut[9]~18, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[8]~29 , processor|pc|PC_inc[8]~29, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[9]~31 , processor|pc|PC_inc[9]~31, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[9] , processor|pc|PC_inc[9], LC3FPGA, 1
instance = comp, \processor|pc|PC[9]~9 , processor|pc|PC[9]~9, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[9] , processor|pc|pc_reg|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[9] , processor|reg_file|r7|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[9] , processor|reg_file|r5|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[9] , processor|reg_file|r1|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[9] , processor|reg_file|r3|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[9]~45 , processor|reg_file|mux0|out[9]~45, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[9]~46 , processor|reg_file|mux0|out[9]~46, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[9] , processor|reg_file|r6|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[9] , processor|reg_file|r2|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[9] , processor|reg_file|r4|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[9] , processor|reg_file|r0|Q[9], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[9]~47 , processor|reg_file|mux0|out[9]~47, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[9]~48 , processor|reg_file|mux0|out[9]~48, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[9]~49 , processor|reg_file|mux0|out[9]~49, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[9]~12 , processor|eab|adder_input_1[9]~12, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[10]~20 , processor|eab|eabOut[10]~20, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[10]~33 , processor|pc|PC_inc[10]~33, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[10] , processor|pc|PC_inc[10], LC3FPGA, 1
instance = comp, \processor|pc|PC[10]~10 , processor|pc|PC[10]~10, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[10] , processor|pc|pc_reg|Q[10], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a122, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a106, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a90, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a74, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~42, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~43, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a58, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a26, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a42, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a10, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~40, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~41, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[10]~8 , processor|memory|MDR_reg|Q[10]~8, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[10] , processor|memory|MDR_reg|Q[10], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[10]~57 , processor|tsb|Bus[10]~57, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[10]~60 , processor|alu|adder_in_b[10]~60, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[10]~61 , processor|alu|adder_in_b[10]~61, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[10]~62 , processor|alu|adder_in_b[10]~62, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[10]~63 , processor|alu|adder_in_b[10]~63, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[10]~64 , processor|alu|adder_in_b[10]~64, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[10]~65 , processor|alu|adder_in_b[10]~65, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[10]~60 , processor|tsb|Bus[10]~60, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[10]~61 , processor|tsb|Bus[10]~61, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[10]~62 , processor|tsb|Bus[10]~62, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[10]~58 , processor|tsb|Bus[10]~58, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[10]~59 , processor|tsb|Bus[10]~59, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[9]~56 , processor|alu|adder_in_b[9]~56, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[9]~57 , processor|alu|adder_in_b[9]~57, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[9]~54 , processor|alu|adder_in_b[9]~54, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[9]~55 , processor|alu|adder_in_b[9]~55, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[9]~58 , processor|alu|adder_in_b[9]~58, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[9]~59 , processor|alu|adder_in_b[9]~59, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[8]~48 , processor|alu|adder_in_b[8]~48, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[8]~49 , processor|alu|adder_in_b[8]~49, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[8]~50 , processor|alu|adder_in_b[8]~50, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[8]~51 , processor|alu|adder_in_b[8]~51, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[8]~52 , processor|alu|adder_in_b[8]~52, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[8]~53 , processor|alu|adder_in_b[8]~53, LC3FPGA, 1
instance = comp, \processor|alu|Add0~16 , processor|alu|Add0~16, LC3FPGA, 1
instance = comp, \processor|alu|Add0~18 , processor|alu|Add0~18, LC3FPGA, 1
instance = comp, \processor|alu|Add0~20 , processor|alu|Add0~20, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[10]~63 , processor|tsb|Bus[10]~63, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[10]~64 , processor|tsb|Bus[10]~64, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[10] , processor|ir|register|Q[10], LC3FPGA, 1
instance = comp, \processor|FSM|Selector25~0 , processor|FSM|Selector25~0, LC3FPGA, 1
instance = comp, \processor|FSM|DR[1] , processor|FSM|DR[1], LC3FPGA, 1
instance = comp, \processor|reg_file|comb~3 , processor|reg_file|comb~3, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[4] , processor|reg_file|r7|Q[4], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[4]~17 , processor|reg_file|mux0|out[4]~17, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[4]~18 , processor|reg_file|mux0|out[4]~18, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[4]~19 , processor|reg_file|mux0|out[4]~19, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[4]~20 , processor|reg_file|mux0|out[4]~20, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[4]~21 , processor|reg_file|mux0|out[4]~21, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[4]~7 , processor|eab|adder_input_1[4]~7, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a36, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a4, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~16, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a20, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a52, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~17, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a116, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a84, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a68, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~18, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a100, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~19, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[4]~6 , processor|memory|MDR_reg|Q[4]~6, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[4] , processor|memory|MDR_reg|Q[4], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[4]~27 , processor|tsb|Bus[4]~27, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[4]~28 , processor|tsb|Bus[4]~28, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[4]~29 , processor|tsb|Bus[4]~29, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[4]~30 , processor|tsb|Bus[4]~30, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[4]~31 , processor|tsb|Bus[4]~31, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[4]~feeder , processor|memory|MAR_reg|Q[4]~feeder, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[4] , processor|memory|MAR_reg|Q[4], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a99, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a115, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a67, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a83, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~6, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~7, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a19, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a3, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a35, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~4, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a51, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~5, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[3]~1 , processor|memory|MDR_reg|Q[3]~1, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[3] , processor|memory|MDR_reg|Q[3], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[3]~23 , processor|tsb|Bus[3]~23, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[3]~22 , processor|tsb|Bus[3]~22, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[3]~24 , processor|tsb|Bus[3]~24, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[3]~25 , processor|tsb|Bus[3]~25, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[3]~26 , processor|tsb|Bus[3]~26, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[3] , processor|memory|MAR_reg|Q[3], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a59, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a27, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a43, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a11, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~36, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~37, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a75, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a91, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~38, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a107, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a123, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~39, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[11]~9 , processor|memory|MDR_reg|Q[11]~9, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[11] , processor|memory|MDR_reg|Q[11], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[11]~35 , processor|pc|PC_inc[11]~35, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[11] , processor|pc|PC_inc[11], LC3FPGA, 1
instance = comp, \processor|pc|PC[11]~11 , processor|pc|PC[11]~11, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[11] , processor|pc|pc_reg|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[11] , processor|reg_file|r7|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[11] , processor|reg_file|r5|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[11] , processor|reg_file|r1|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[11] , processor|reg_file|r3|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[11]~55 , processor|reg_file|mux0|out[11]~55, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[11]~56 , processor|reg_file|mux0|out[11]~56, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[11] , processor|reg_file|r6|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[11] , processor|reg_file|r2|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[11]~feeder , processor|reg_file|r4|Q[11]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[11] , processor|reg_file|r4|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[11] , processor|reg_file|r0|Q[11], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[11]~57 , processor|reg_file|mux0|out[11]~57, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[11]~58 , processor|reg_file|mux0|out[11]~58, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[11]~59 , processor|reg_file|mux0|out[11]~59, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[11]~14 , processor|eab|adder_input_1[11]~14, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[11]~22 , processor|eab|eabOut[11]~22, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[11]~65 , processor|tsb|Bus[11]~65, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[11]~68 , processor|alu|adder_in_b[11]~68, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[11]~69 , processor|alu|adder_in_b[11]~69, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[11]~66 , processor|alu|adder_in_b[11]~66, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[11]~67 , processor|alu|adder_in_b[11]~67, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[11]~70 , processor|alu|adder_in_b[11]~70, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[11]~71 , processor|alu|adder_in_b[11]~71, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[11]~66 , processor|tsb|Bus[11]~66, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[11]~67 , processor|tsb|Bus[11]~67, LC3FPGA, 1
instance = comp, \processor|alu|Add0~22 , processor|alu|Add0~22, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[11]~68 , processor|tsb|Bus[11]~68, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[11]~69 , processor|tsb|Bus[11]~69, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[11]~70 , processor|tsb|Bus[11]~70, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[11]~71 , processor|tsb|Bus[11]~71, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[11]~72 , processor|tsb|Bus[11]~72, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[11] , processor|ir|register|Q[11], LC3FPGA, 1
instance = comp, \processor|FSM|Selector24~0 , processor|FSM|Selector24~0, LC3FPGA, 1
instance = comp, \processor|FSM|DR[2] , processor|FSM|DR[2], LC3FPGA, 1
instance = comp, \processor|reg_file|comb~0 , processor|reg_file|comb~0, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[2] , processor|reg_file|r5|Q[2], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[2]~5 , processor|reg_file|mux0|out[2]~5, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[2]~6 , processor|reg_file|mux0|out[2]~6, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[2]~2 , processor|eab|adder_input_1[2]~2, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a98, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a66, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a82, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~10, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a114, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~11, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a18, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a50, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a2, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a34, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~8, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~9, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[2]~0 , processor|memory|MDR_reg|Q[2]~0, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[2] , processor|memory|MDR_reg|Q[2], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[2]~17 , processor|tsb|Bus[2]~17, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[2]~18 , processor|tsb|Bus[2]~18, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[2]~16 , processor|tsb|Bus[2]~16, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[2]~19 , processor|tsb|Bus[2]~19, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[2]~20 , processor|tsb|Bus[2]~20, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[2]~21 , processor|tsb|Bus[2]~21, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[2] , processor|memory|MAR_reg|Q[2], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a113, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a97, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a81, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a65, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~14, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~15, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a49, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a17, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a33, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a1, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~12, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~13, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[1]~2 , processor|memory|MDR_reg|Q[1]~2, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[1] , processor|memory|MDR_reg|Q[1], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[1]~12 , processor|tsb|Bus[1]~12, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[1]~11 , processor|tsb|Bus[1]~11, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[1]~13 , processor|tsb|Bus[1]~13, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[1]~14 , processor|tsb|Bus[1]~14, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[1]~15 , processor|tsb|Bus[1]~15, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[1] , processor|memory|MAR_reg|Q[1], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a112, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a96, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a64, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a80, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~2, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~3, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a16, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a32, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a48, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~1, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[0]~3 , processor|memory|MDR_reg|Q[0]~3, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[0] , processor|memory|MDR_reg|Q[0], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[0]~4 , processor|tsb|Bus[0]~4, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[0]~6 , processor|tsb|Bus[0]~6, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[0]~8 , processor|tsb|Bus[0]~8, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[0]~9 , processor|tsb|Bus[0]~9, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[0]~10 , processor|tsb|Bus[0]~10, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[0] , processor|memory|MAR_reg|Q[0], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a73, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a89, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~46, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a121, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a105, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~47, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a9, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a41, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~44, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a25, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a57, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~45, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[9]~11 , processor|memory|MDR_reg|Q[9]~11, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[9] , processor|memory|MDR_reg|Q[9], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[9]~53 , processor|tsb|Bus[9]~53, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[9]~52 , processor|tsb|Bus[9]~52, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[9]~54 , processor|tsb|Bus[9]~54, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[9]~105 , processor|tsb|Bus[9]~105, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[9]~55 , processor|tsb|Bus[9]~55, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[9]~56 , processor|tsb|Bus[9]~56, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[9] , processor|ir|register|Q[9], LC3FPGA, 1
instance = comp, \processor|FSM|Selector20~0 , processor|FSM|Selector20~0, LC3FPGA, 1
instance = comp, \processor|FSM|SR1[0] , processor|FSM|SR1[0], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[0]~5 , processor|eab|adder_input_1[0]~5, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[0]~6 , processor|eab|adder_input_1[0]~6, LC3FPGA, 1
instance = comp, \processor|pc|PC[0]~1 , processor|pc|PC[0]~1, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[0] , processor|pc|pc_reg|Q[0], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[2]~17 , processor|pc|PC_inc[2]~17, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[2] , processor|pc|PC_inc[2], LC3FPGA, 1
instance = comp, \processor|pc|PC[2]~2 , processor|pc|PC[2]~2, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[2] , processor|pc|pc_reg|Q[2], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[3]~19 , processor|pc|PC_inc[3]~19, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[3] , processor|pc|PC_inc[3], LC3FPGA, 1
instance = comp, \processor|pc|PC[3]~0 , processor|pc|PC[3]~0, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[3] , processor|pc|pc_reg|Q[3], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[4]~21 , processor|pc|PC_inc[4]~21, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[4] , processor|pc|PC_inc[4], LC3FPGA, 1
instance = comp, \processor|pc|PC[4]~4 , processor|pc|PC[4]~4, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[4] , processor|pc|pc_reg|Q[4], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[5]~23 , processor|pc|PC_inc[5]~23, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[5] , processor|pc|PC_inc[5], LC3FPGA, 1
instance = comp, \processor|pc|PC[5]~5 , processor|pc|PC[5]~5, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[5] , processor|pc|pc_reg|Q[5], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[6]~25 , processor|pc|PC_inc[6]~25, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[6] , processor|pc|PC_inc[6], LC3FPGA, 1
instance = comp, \processor|pc|PC[6]~6 , processor|pc|PC[6]~6, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[6] , processor|pc|pc_reg|Q[6], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[7]~27 , processor|pc|PC_inc[7]~27, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[7] , processor|pc|PC_inc[7], LC3FPGA, 1
instance = comp, \processor|pc|PC[7]~7 , processor|pc|PC[7]~7, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[7] , processor|pc|pc_reg|Q[7], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[8] , processor|pc|PC_inc[8], LC3FPGA, 1
instance = comp, \processor|pc|PC[8]~8 , processor|pc|PC[8]~8, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[8] , processor|pc|pc_reg|Q[8], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a56, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a24, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a40, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a8, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~32, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~33, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a120, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a104, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a88, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a72, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~34, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~35, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[8]~10 , processor|memory|MDR_reg|Q[8]~10, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[8] , processor|memory|MDR_reg|Q[8], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[8]~48 , processor|tsb|Bus[8]~48, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[8]~47 , processor|tsb|Bus[8]~47, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[8]~49 , processor|tsb|Bus[8]~49, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[8]~50 , processor|tsb|Bus[8]~50, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[8]~51 , processor|tsb|Bus[8]~51, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[8]~feeder , processor|ir|register|Q[8]~feeder, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[8] , processor|ir|register|Q[8], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_2[8] , processor|eab|adder_input_2[8], LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[12]~feeder , processor|reg_file|r2|Q[12]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[12] , processor|reg_file|r2|Q[12], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[12] , processor|reg_file|r6|Q[12], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[12] , processor|reg_file|r0|Q[12], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[12] , processor|reg_file|r4|Q[12], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[12]~62 , processor|reg_file|mux0|out[12]~62, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[12]~63 , processor|reg_file|mux0|out[12]~63, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[12]~feeder , processor|reg_file|r5|Q[12]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[12] , processor|reg_file|r5|Q[12], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[12] , processor|reg_file|r3|Q[12], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[12] , processor|reg_file|r1|Q[12], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[12]~60 , processor|reg_file|mux0|out[12]~60, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[12] , processor|reg_file|r7|Q[12], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[12]~61 , processor|reg_file|mux0|out[12]~61, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[12]~64 , processor|reg_file|mux0|out[12]~64, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[12]~15 , processor|eab|adder_input_1[12]~15, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[12]~24 , processor|eab|eabOut[12]~24, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[12]~37 , processor|pc|PC_inc[12]~37, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[12] , processor|pc|PC_inc[12], LC3FPGA, 1
instance = comp, \processor|pc|PC[12]~12 , processor|pc|PC[12]~12, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[12] , processor|pc|pc_reg|Q[12], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[12]~73 , processor|tsb|Bus[12]~73, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[12]~74 , processor|alu|adder_in_b[12]~74, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[12]~75 , processor|alu|adder_in_b[12]~75, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[12]~72 , processor|alu|adder_in_b[12]~72, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[12]~73 , processor|alu|adder_in_b[12]~73, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[12]~76 , processor|alu|adder_in_b[12]~76, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[12]~77 , processor|alu|adder_in_b[12]~77, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[12]~76 , processor|tsb|Bus[12]~76, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[12]~77 , processor|tsb|Bus[12]~77, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a76, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a92, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~50, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a124, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a108, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~51, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a60, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a28, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a12, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a44, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~48, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~49, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[12]~14 , processor|memory|MDR_reg|Q[12]~14, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[12] , processor|memory|MDR_reg|Q[12], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[12]~78 , processor|tsb|Bus[12]~78, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[12]~74 , processor|tsb|Bus[12]~74, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[12]~75 , processor|tsb|Bus[12]~75, LC3FPGA, 1
instance = comp, \processor|alu|Add0~24 , processor|alu|Add0~24, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[12]~79 , processor|tsb|Bus[12]~79, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[12]~80 , processor|tsb|Bus[12]~80, LC3FPGA, 1
instance = comp, \processor|nzp|Equal0~4 , processor|nzp|Equal0~4, LC3FPGA, 1
instance = comp, \processor|nzp|Equal0~0 , processor|nzp|Equal0~0, LC3FPGA, 1
instance = comp, \processor|nzp|Equal0~6 , processor|nzp|Equal0~6, LC3FPGA, 1
instance = comp, \processor|nzp|Equal0~3 , processor|nzp|Equal0~3, LC3FPGA, 1
instance = comp, \processor|nzp|Equal0~7 , processor|nzp|Equal0~7, LC3FPGA, 1
instance = comp, \processor|nzp|Equal0~1 , processor|nzp|Equal0~1, LC3FPGA, 1
instance = comp, \processor|nzp|Equal0~2 , processor|nzp|Equal0~2, LC3FPGA, 1
instance = comp, \processor|nzp|comb~0 , processor|nzp|comb~0, LC3FPGA, 1
instance = comp, \processor|nzp|P_buffer , processor|nzp|P_buffer, LC3FPGA, 1
instance = comp, \processor|nzp|register|ff_0|Q , processor|nzp|register|ff_0|Q, LC3FPGA, 1
instance = comp, \processor|nzp|Equal0~5 , processor|nzp|Equal0~5, LC3FPGA, 1
instance = comp, \processor|nzp|register|ff_1|Q , processor|nzp|register|ff_1|Q, LC3FPGA, 1
instance = comp, \processor|nzp|register|ff_2|Q , processor|nzp|register|ff_2|Q, LC3FPGA, 1
instance = comp, \processor|FSM|always0~0 , processor|FSM|always0~0, LC3FPGA, 1
instance = comp, \processor|FSM|always0~1 , processor|FSM|always0~1, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~4 , processor|FSM|selPC[0]~4, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~5 , processor|FSM|selPC[0]~5, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~6 , processor|FSM|selPC[0]~6, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~1 , processor|FSM|selPC[0]~1, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~7 , processor|FSM|selPC[0]~7, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0]~8 , processor|FSM|selPC[0]~8, LC3FPGA, 1
instance = comp, \processor|FSM|selPC[0] , processor|FSM|selPC[0], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[13]~39 , processor|pc|PC_inc[13]~39, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[13] , processor|pc|PC_inc[13], LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[13]~feeder , processor|reg_file|r2|Q[13]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[13] , processor|reg_file|r2|Q[13], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[13] , processor|reg_file|r6|Q[13], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[13]~feeder , processor|reg_file|r4|Q[13]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[13] , processor|reg_file|r4|Q[13], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[13]~feeder , processor|reg_file|r0|Q[13]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[13] , processor|reg_file|r0|Q[13], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[13]~67 , processor|reg_file|mux0|out[13]~67, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[13]~68 , processor|reg_file|mux0|out[13]~68, LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[13] , processor|reg_file|r7|Q[13], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[13]~feeder , processor|reg_file|r5|Q[13]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[13] , processor|reg_file|r5|Q[13], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[13] , processor|reg_file|r1|Q[13], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[13] , processor|reg_file|r3|Q[13], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[13]~65 , processor|reg_file|mux0|out[13]~65, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[13]~66 , processor|reg_file|mux0|out[13]~66, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[13]~69 , processor|reg_file|mux0|out[13]~69, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[13]~16 , processor|eab|adder_input_1[13]~16, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[13]~26 , processor|eab|eabOut[13]~26, LC3FPGA, 1
instance = comp, \processor|pc|PC[13]~13 , processor|pc|PC[13]~13, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[13] , processor|pc|pc_reg|Q[13], LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[14]~41 , processor|pc|PC_inc[14]~41, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[14] , processor|pc|PC_inc[14], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[14] , processor|reg_file|r7|Q[14], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[14] , processor|reg_file|r5|Q[14], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[14] , processor|reg_file|r3|Q[14], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[14] , processor|reg_file|r1|Q[14], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[14]~70 , processor|reg_file|mux0|out[14]~70, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[14]~71 , processor|reg_file|mux0|out[14]~71, LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[14] , processor|reg_file|r6|Q[14], LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[14]~feeder , processor|reg_file|r2|Q[14]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[14] , processor|reg_file|r2|Q[14], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[14] , processor|reg_file|r4|Q[14], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[14] , processor|reg_file|r0|Q[14], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[14]~72 , processor|reg_file|mux0|out[14]~72, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[14]~73 , processor|reg_file|mux0|out[14]~73, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[14]~74 , processor|reg_file|mux0|out[14]~74, LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[14]~17 , processor|eab|adder_input_1[14]~17, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[14]~28 , processor|eab|eabOut[14]~28, LC3FPGA, 1
instance = comp, \processor|pc|PC[14]~14 , processor|pc|PC[14]~14, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[14] , processor|pc|pc_reg|Q[14], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[14]~89 , processor|tsb|Bus[14]~89, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a78, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a94, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~58, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a126, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a110, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~59, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a62, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a30, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a14, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a46, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~56, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~57, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[14]~12 , processor|memory|MDR_reg|Q[14]~12, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[14] , processor|memory|MDR_reg|Q[14], LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[14]~86 , processor|alu|adder_in_b[14]~86, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[14]~87 , processor|alu|adder_in_b[14]~87, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[14]~84 , processor|alu|adder_in_b[14]~84, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[14]~85 , processor|alu|adder_in_b[14]~85, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[14]~88 , processor|alu|adder_in_b[14]~88, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[14]~89 , processor|alu|adder_in_b[14]~89, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[14]~90 , processor|tsb|Bus[14]~90, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[14]~91 , processor|tsb|Bus[14]~91, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[14]~92 , processor|tsb|Bus[14]~92, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[14]~93 , processor|tsb|Bus[14]~93, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[14]~94 , processor|tsb|Bus[14]~94, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[13]~80 , processor|alu|adder_in_b[13]~80, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[13]~81 , processor|alu|adder_in_b[13]~81, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[13]~78 , processor|alu|adder_in_b[13]~78, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[13]~79 , processor|alu|adder_in_b[13]~79, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[13]~82 , processor|alu|adder_in_b[13]~82, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[13]~83 , processor|alu|adder_in_b[13]~83, LC3FPGA, 1
instance = comp, \processor|alu|Add0~26 , processor|alu|Add0~26, LC3FPGA, 1
instance = comp, \processor|alu|Add0~28 , processor|alu|Add0~28, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[14]~95 , processor|tsb|Bus[14]~95, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[14]~96 , processor|tsb|Bus[14]~96, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[14] , processor|ir|register|Q[14], LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0]~4 , processor|FSM|next_state[0]~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector7~0 , processor|FSM|Selector7~0, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~24 , processor|FSM|next_state~24, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[4]~34 , processor|FSM|next_state[4]~34, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0]~8 , processor|FSM|next_state[0]~8, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[0]~96 , processor|alu|adder_in_b[0]~96, LC3FPGA, 1
instance = comp, \processor|FSM|Equal0~0 , processor|FSM|Equal0~0, LC3FPGA, 1
instance = comp, \processor|FSM|Equal0~1 , processor|FSM|Equal0~1, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0]~11 , processor|FSM|next_state[0]~11, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0]~12 , processor|FSM|next_state[0]~12, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0]~9 , processor|FSM|next_state[0]~9, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0]~10 , processor|FSM|next_state[0]~10, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0]~13 , processor|FSM|next_state[0]~13, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0]~14 , processor|FSM|next_state[0]~14, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[2] , processor|FSM|next_state[2], LC3FPGA, 1
instance = comp, \processor|FSM|current_state[2]~3 , processor|FSM|current_state[2]~3, LC3FPGA, 1
instance = comp, \processor|FSM|current_state[2] , processor|FSM|current_state[2], LC3FPGA, 1
instance = comp, \processor|FSM|Selector12~1 , processor|FSM|Selector12~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector7~5 , processor|FSM|Selector7~5, LC3FPGA, 1
instance = comp, \processor|FSM|Selector7~6 , processor|FSM|Selector7~6, LC3FPGA, 1
instance = comp, \processor|FSM|Selector7~1 , processor|FSM|Selector7~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector7~3 , processor|FSM|Selector7~3, LC3FPGA, 1
instance = comp, \processor|FSM|Selector7~4 , processor|FSM|Selector7~4, LC3FPGA, 1
instance = comp, \processor|FSM|Selector7~2 , processor|FSM|Selector7~2, LC3FPGA, 1
instance = comp, \processor|FSM|ldMAR , processor|FSM|ldMAR, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[15] , processor|memory|MAR_reg|Q[15], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2] , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|address_reg_a[2], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a95, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a79, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~54, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a111, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a127, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~55, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a63, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a31, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a15, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a47, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~52, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~53, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[15]~13 , processor|memory|MDR_reg|Q[15]~13, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[15] , processor|memory|MDR_reg|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|r7|Q[15] , processor|reg_file|r7|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[15]~feeder , processor|reg_file|r5|Q[15]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r5|Q[15] , processor|reg_file|r5|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|r1|Q[15] , processor|reg_file|r1|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|r3|Q[15] , processor|reg_file|r3|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[15]~75 , processor|reg_file|mux0|out[15]~75, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[15]~76 , processor|reg_file|mux0|out[15]~76, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[15]~feeder , processor|reg_file|r2|Q[15]~feeder, LC3FPGA, 1
instance = comp, \processor|reg_file|r2|Q[15] , processor|reg_file|r2|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|r6|Q[15] , processor|reg_file|r6|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|r0|Q[15] , processor|reg_file|r0|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|r4|Q[15] , processor|reg_file|r4|Q[15], LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[15]~77 , processor|reg_file|mux0|out[15]~77, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[15]~78 , processor|reg_file|mux0|out[15]~78, LC3FPGA, 1
instance = comp, \processor|reg_file|mux0|out[15]~79 , processor|reg_file|mux0|out[15]~79, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[15]~43 , processor|pc|PC_inc[15]~43, LC3FPGA, 1
instance = comp, \processor|pc|PC_inc[15] , processor|pc|PC_inc[15], LC3FPGA, 1
instance = comp, \processor|pc|PC[15]~15 , processor|pc|PC[15]~15, LC3FPGA, 1
instance = comp, \processor|pc|pc_reg|Q[15] , processor|pc|pc_reg|Q[15], LC3FPGA, 1
instance = comp, \processor|eab|adder_input_1[15]~18 , processor|eab|adder_input_1[15]~18, LC3FPGA, 1
instance = comp, \processor|eab|eabOut[15]~30 , processor|eab|eabOut[15]~30, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[15]~97 , processor|tsb|Bus[15]~97, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[15]~90 , processor|alu|adder_in_b[15]~90, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[15]~91 , processor|alu|adder_in_b[15]~91, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[15]~92 , processor|alu|adder_in_b[15]~92, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[15]~93 , processor|alu|adder_in_b[15]~93, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[15]~94 , processor|alu|adder_in_b[15]~94, LC3FPGA, 1
instance = comp, \processor|alu|adder_in_b[15]~95 , processor|alu|adder_in_b[15]~95, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[15]~98 , processor|tsb|Bus[15]~98, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[15]~99 , processor|tsb|Bus[15]~99, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[15]~100 , processor|tsb|Bus[15]~100, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[15]~101 , processor|tsb|Bus[15]~101, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[15]~102 , processor|tsb|Bus[15]~102, LC3FPGA, 1
instance = comp, \processor|alu|Add0~30 , processor|alu|Add0~30, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[15]~103 , processor|tsb|Bus[15]~103, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[15]~104 , processor|tsb|Bus[15]~104, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[15] , processor|ir|register|Q[15], LC3FPGA, 1
instance = comp, \processor|FSM|next_state~16 , processor|FSM|next_state~16, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~15 , processor|FSM|next_state~15, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~17 , processor|FSM|next_state~17, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~18 , processor|FSM|next_state~18, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[3] , processor|FSM|next_state[3], LC3FPGA, 1
instance = comp, \processor|FSM|current_state[3]~1 , processor|FSM|current_state[3]~1, LC3FPGA, 1
instance = comp, \processor|FSM|current_state[3] , processor|FSM|current_state[3], LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~9 , processor|FSM|Selector5~9, LC3FPGA, 1
instance = comp, \processor|FSM|Selector5~8 , processor|FSM|Selector5~8, LC3FPGA, 1
instance = comp, \processor|FSM|Equal2~1 , processor|FSM|Equal2~1, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~33 , processor|FSM|next_state~33, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[4]~29 , processor|FSM|next_state[4]~29, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[4]~30 , processor|FSM|next_state[4]~30, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[4]~28 , processor|FSM|next_state[4]~28, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[4]~31 , processor|FSM|next_state[4]~31, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[4]~32 , processor|FSM|next_state[4]~32, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[4] , processor|FSM|next_state[4], LC3FPGA, 1
instance = comp, \processor|FSM|current_state[4] , processor|FSM|current_state[4], LC3FPGA, 1
instance = comp, \processor|FSM|Selector6~0 , processor|FSM|Selector6~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector6~1 , processor|FSM|Selector6~1, LC3FPGA, 1
instance = comp, \processor|FSM|Selector6~2 , processor|FSM|Selector6~2, LC3FPGA, 1
instance = comp, \processor|FSM|Selector6~3 , processor|FSM|Selector6~3, LC3FPGA, 1
instance = comp, \processor|FSM|ldIR , processor|FSM|ldIR, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[13] , processor|ir|register|Q[13], LC3FPGA, 1
instance = comp, \processor|FSM|next_state~5 , processor|FSM|next_state~5, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~6 , processor|FSM|next_state~6, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~7 , processor|FSM|next_state~7, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[1] , processor|FSM|next_state[1], LC3FPGA, 1
instance = comp, \processor|FSM|current_state[1]~0 , processor|FSM|current_state[1]~0, LC3FPGA, 1
instance = comp, \processor|FSM|current_state[1] , processor|FSM|current_state[1], LC3FPGA, 1
instance = comp, \processor|FSM|next_state~25 , processor|FSM|next_state~25, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~26 , processor|FSM|next_state~26, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~27 , processor|FSM|next_state~27, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[5] , processor|FSM|next_state[5], LC3FPGA, 1
instance = comp, \processor|FSM|current_state[5]~4 , processor|FSM|current_state[5]~4, LC3FPGA, 1
instance = comp, \processor|FSM|current_state[5] , processor|FSM|current_state[5], LC3FPGA, 1
instance = comp, \processor|FSM|next_state~20 , processor|FSM|next_state~20, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~19 , processor|FSM|next_state~19, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~21 , processor|FSM|next_state~21, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[12]~feeder , processor|ir|register|Q[12]~feeder, LC3FPGA, 1
instance = comp, \processor|ir|register|Q[12] , processor|ir|register|Q[12], LC3FPGA, 1
instance = comp, \state_disp1|HEX0~7 , state_disp1|HEX0~7, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~22 , processor|FSM|next_state~22, LC3FPGA, 1
instance = comp, \processor|FSM|next_state~23 , processor|FSM|next_state~23, LC3FPGA, 1
instance = comp, \processor|FSM|next_state[0] , processor|FSM|next_state[0], LC3FPGA, 1
instance = comp, \processor|FSM|current_state[0]~2 , processor|FSM|current_state[0]~2, LC3FPGA, 1
instance = comp, \processor|FSM|current_state[0] , processor|FSM|current_state[0], LC3FPGA, 1
instance = comp, \processor|FSM|Selector2~0 , processor|FSM|Selector2~0, LC3FPGA, 1
instance = comp, \processor|FSM|enaMARM~feeder , processor|FSM|enaMARM~feeder, LC3FPGA, 1
instance = comp, \processor|FSM|enaMARM , processor|FSM|enaMARM, LC3FPGA, 1
instance = comp, \processor|FSM|Selector0~0 , processor|FSM|Selector0~0, LC3FPGA, 1
instance = comp, \processor|FSM|Selector0~1 , processor|FSM|Selector0~1, LC3FPGA, 1
instance = comp, \processor|FSM|enaALU , processor|FSM|enaALU, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[6]~3 , processor|tsb|Bus[6]~3, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a61, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a45, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a13, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~60, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a29, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~61, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a125, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a109, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a93, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|ram_block1a77, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~62, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux4|_~63, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[13]~15 , processor|memory|MDR_reg|Q[13]~15, LC3FPGA, 1
instance = comp, \processor|memory|MDR_reg|Q[13] , processor|memory|MDR_reg|Q[13], LC3FPGA, 1
instance = comp, \processor|tsb|Bus[13]~82 , processor|tsb|Bus[13]~82, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[13]~81 , processor|tsb|Bus[13]~81, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[13]~83 , processor|tsb|Bus[13]~83, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[13]~84 , processor|tsb|Bus[13]~84, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[13]~85 , processor|tsb|Bus[13]~85, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[13]~86 , processor|tsb|Bus[13]~86, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[13]~87 , processor|tsb|Bus[13]~87, LC3FPGA, 1
instance = comp, \processor|tsb|Bus[13]~88 , processor|tsb|Bus[13]~88, LC3FPGA, 1
instance = comp, \processor|memory|MAR_reg|Q[13] , processor|memory|MAR_reg|Q[13], LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3]~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|decode2|w_anode1702w[3]~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~5, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~6, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~7, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~8, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~9, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~12, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~13, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~10, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~11, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~14, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~2, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~3, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~1, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~4, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~15, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~16, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~17, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~18, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~19, LC3FPGA, 1
instance = comp, \HEX0_out~1 , HEX0_out~1, LC3FPGA, 1
instance = comp, \SW[17]~input , SW[17]~input, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux12~2 , processor|reg_file|Mux12~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux12~3 , processor|reg_file|Mux12~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux12~0 , processor|reg_file|Mux12~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux12~1 , processor|reg_file|Mux12~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux12~4 , processor|reg_file|Mux12~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[3] , processor|reg_file|Out_r[3], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux13~0 , processor|reg_file|Mux13~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux13~1 , processor|reg_file|Mux13~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux13~2 , processor|reg_file|Mux13~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux13~3 , processor|reg_file|Mux13~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux13~4 , processor|reg_file|Mux13~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[2] , processor|reg_file|Out_r[2], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux14~2 , processor|reg_file|Mux14~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux14~3 , processor|reg_file|Mux14~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux14~0 , processor|reg_file|Mux14~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux14~1 , processor|reg_file|Mux14~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux14~4 , processor|reg_file|Mux14~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[1] , processor|reg_file|Out_r[1], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux15~0 , processor|reg_file|Mux15~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux15~1 , processor|reg_file|Mux15~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux15~2 , processor|reg_file|Mux15~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux15~3 , processor|reg_file|Mux15~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux15~4 , processor|reg_file|Mux15~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[0] , processor|reg_file|Out_r[0], LC3FPGA, 1
instance = comp, \HEX0_out~0 , HEX0_out~0, LC3FPGA, 1
instance = comp, \HEX0_out~2 , HEX0_out~2, LC3FPGA, 1
instance = comp, \HEX0_out~4 , HEX0_out~4, LC3FPGA, 1
instance = comp, \HEX0_out~3 , HEX0_out~3, LC3FPGA, 1
instance = comp, \HEX0_out~5 , HEX0_out~5, LC3FPGA, 1
instance = comp, \HEX0_out~7 , HEX0_out~7, LC3FPGA, 1
instance = comp, \HEX0_out~6 , HEX0_out~6, LC3FPGA, 1
instance = comp, \HEX0_out~8 , HEX0_out~8, LC3FPGA, 1
instance = comp, \HEX0_out~10 , HEX0_out~10, LC3FPGA, 1
instance = comp, \HEX0_out~9 , HEX0_out~9, LC3FPGA, 1
instance = comp, \HEX0_out~11 , HEX0_out~11, LC3FPGA, 1
instance = comp, \HEX0_out~13 , HEX0_out~13, LC3FPGA, 1
instance = comp, \HEX0_out~12 , HEX0_out~12, LC3FPGA, 1
instance = comp, \HEX0_out~14 , HEX0_out~14, LC3FPGA, 1
instance = comp, \HEX0_out~16 , HEX0_out~16, LC3FPGA, 1
instance = comp, \HEX0_out~15 , HEX0_out~15, LC3FPGA, 1
instance = comp, \HEX0_out~17 , HEX0_out~17, LC3FPGA, 1
instance = comp, \HEX0_out~19 , HEX0_out~19, LC3FPGA, 1
instance = comp, \HEX0_out~18 , HEX0_out~18, LC3FPGA, 1
instance = comp, \HEX0_out~20 , HEX0_out~20, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux10~0 , processor|reg_file|Mux10~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux10~1 , processor|reg_file|Mux10~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux10~2 , processor|reg_file|Mux10~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux10~3 , processor|reg_file|Mux10~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux10~4 , processor|reg_file|Mux10~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[5] , processor|reg_file|Out_r[5], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux9~0 , processor|reg_file|Mux9~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux9~1 , processor|reg_file|Mux9~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux9~2 , processor|reg_file|Mux9~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux9~3 , processor|reg_file|Mux9~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux9~4 , processor|reg_file|Mux9~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[6] , processor|reg_file|Out_r[6], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux11~0 , processor|reg_file|Mux11~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux11~1 , processor|reg_file|Mux11~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux11~2 , processor|reg_file|Mux11~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux11~3 , processor|reg_file|Mux11~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux11~4 , processor|reg_file|Mux11~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[4] , processor|reg_file|Out_r[4], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux8~2 , processor|reg_file|Mux8~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux8~3 , processor|reg_file|Mux8~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux8~0 , processor|reg_file|Mux8~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux8~1 , processor|reg_file|Mux8~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux8~4 , processor|reg_file|Mux8~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[7] , processor|reg_file|Out_r[7], LC3FPGA, 1
instance = comp, \HEX1_out~0 , HEX1_out~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~32, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~33, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~30, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~31, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~34, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~25, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~26, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~27, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~28, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~29, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~37, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~38, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~35, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~36, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~39, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~20, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~21, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~22, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~23, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~24, LC3FPGA, 1
instance = comp, \HEX1_out~1 , HEX1_out~1, LC3FPGA, 1
instance = comp, \HEX1_out~2 , HEX1_out~2, LC3FPGA, 1
instance = comp, \HEX1_out~3 , HEX1_out~3, LC3FPGA, 1
instance = comp, \HEX1_out~4 , HEX1_out~4, LC3FPGA, 1
instance = comp, \HEX1_out~5 , HEX1_out~5, LC3FPGA, 1
instance = comp, \HEX1_out~6 , HEX1_out~6, LC3FPGA, 1
instance = comp, \HEX1_out~7 , HEX1_out~7, LC3FPGA, 1
instance = comp, \HEX1_out~8 , HEX1_out~8, LC3FPGA, 1
instance = comp, \HEX1_out~9 , HEX1_out~9, LC3FPGA, 1
instance = comp, \HEX1_out~10 , HEX1_out~10, LC3FPGA, 1
instance = comp, \HEX1_out~11 , HEX1_out~11, LC3FPGA, 1
instance = comp, \HEX1_out~12 , HEX1_out~12, LC3FPGA, 1
instance = comp, \HEX1_out~13 , HEX1_out~13, LC3FPGA, 1
instance = comp, \HEX1_out~14 , HEX1_out~14, LC3FPGA, 1
instance = comp, \HEX1_out~16 , HEX1_out~16, LC3FPGA, 1
instance = comp, \HEX1_out~15 , HEX1_out~15, LC3FPGA, 1
instance = comp, \HEX1_out~17 , HEX1_out~17, LC3FPGA, 1
instance = comp, \HEX1_out~18 , HEX1_out~18, LC3FPGA, 1
instance = comp, \HEX1_out~19 , HEX1_out~19, LC3FPGA, 1
instance = comp, \HEX1_out~20 , HEX1_out~20, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~47, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~48, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~45, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~46, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~49, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~57, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~58, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~55, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~56, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~59, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~50, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~51, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~52, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~53, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~54, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~42, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~43, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~40, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~41, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~44, LC3FPGA, 1
instance = comp, \HEX2_out~1 , HEX2_out~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux4~2 , processor|reg_file|Mux4~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux4~3 , processor|reg_file|Mux4~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux4~0 , processor|reg_file|Mux4~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux4~1 , processor|reg_file|Mux4~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux4~4 , processor|reg_file|Mux4~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[11] , processor|reg_file|Out_r[11], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux5~0 , processor|reg_file|Mux5~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux5~1 , processor|reg_file|Mux5~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux5~2 , processor|reg_file|Mux5~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux5~3 , processor|reg_file|Mux5~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux5~4 , processor|reg_file|Mux5~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[10] , processor|reg_file|Out_r[10], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux7~0 , processor|reg_file|Mux7~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux7~1 , processor|reg_file|Mux7~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux7~2 , processor|reg_file|Mux7~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux7~3 , processor|reg_file|Mux7~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux7~4 , processor|reg_file|Mux7~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[8] , processor|reg_file|Out_r[8], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux6~2 , processor|reg_file|Mux6~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux6~3 , processor|reg_file|Mux6~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux6~0 , processor|reg_file|Mux6~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux6~1 , processor|reg_file|Mux6~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux6~4 , processor|reg_file|Mux6~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[9] , processor|reg_file|Out_r[9], LC3FPGA, 1
instance = comp, \HEX2_out~0 , HEX2_out~0, LC3FPGA, 1
instance = comp, \HEX2_out~2 , HEX2_out~2, LC3FPGA, 1
instance = comp, \HEX2_out~4 , HEX2_out~4, LC3FPGA, 1
instance = comp, \HEX2_out~3 , HEX2_out~3, LC3FPGA, 1
instance = comp, \HEX2_out~5 , HEX2_out~5, LC3FPGA, 1
instance = comp, \HEX2_out~6 , HEX2_out~6, LC3FPGA, 1
instance = comp, \HEX2_out~7 , HEX2_out~7, LC3FPGA, 1
instance = comp, \HEX2_out~8 , HEX2_out~8, LC3FPGA, 1
instance = comp, \HEX2_out~9 , HEX2_out~9, LC3FPGA, 1
instance = comp, \HEX2_out~10 , HEX2_out~10, LC3FPGA, 1
instance = comp, \HEX2_out~11 , HEX2_out~11, LC3FPGA, 1
instance = comp, \HEX2_out~12 , HEX2_out~12, LC3FPGA, 1
instance = comp, \HEX2_out~13 , HEX2_out~13, LC3FPGA, 1
instance = comp, \HEX2_out~14 , HEX2_out~14, LC3FPGA, 1
instance = comp, \HEX2_out~15 , HEX2_out~15, LC3FPGA, 1
instance = comp, \HEX2_out~16 , HEX2_out~16, LC3FPGA, 1
instance = comp, \HEX2_out~17 , HEX2_out~17, LC3FPGA, 1
instance = comp, \HEX2_out~19 , HEX2_out~19, LC3FPGA, 1
instance = comp, \HEX2_out~18 , HEX2_out~18, LC3FPGA, 1
instance = comp, \HEX2_out~20 , HEX2_out~20, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux0~2 , processor|reg_file|Mux0~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux0~3 , processor|reg_file|Mux0~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux0~0 , processor|reg_file|Mux0~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux0~1 , processor|reg_file|Mux0~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux0~4 , processor|reg_file|Mux0~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[15] , processor|reg_file|Out_r[15], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux3~0 , processor|reg_file|Mux3~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux3~1 , processor|reg_file|Mux3~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux3~2 , processor|reg_file|Mux3~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux3~3 , processor|reg_file|Mux3~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux3~4 , processor|reg_file|Mux3~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[12] , processor|reg_file|Out_r[12], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux1~2 , processor|reg_file|Mux1~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux1~3 , processor|reg_file|Mux1~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux1~0 , processor|reg_file|Mux1~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux1~1 , processor|reg_file|Mux1~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux1~4 , processor|reg_file|Mux1~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[14] , processor|reg_file|Out_r[14], LC3FPGA, 1
instance = comp, \processor|reg_file|Mux2~0 , processor|reg_file|Mux2~0, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux2~1 , processor|reg_file|Mux2~1, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux2~2 , processor|reg_file|Mux2~2, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux2~3 , processor|reg_file|Mux2~3, LC3FPGA, 1
instance = comp, \processor|reg_file|Mux2~4 , processor|reg_file|Mux2~4, LC3FPGA, 1
instance = comp, \processor|reg_file|Out_r[13] , processor|reg_file|Out_r[13], LC3FPGA, 1
instance = comp, \HEX3_out~0 , HEX3_out~0, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~60, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~61, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~62, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~63, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~64, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~77, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~78, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~75, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~76, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~79, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~65, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~66, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~67, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~68, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~69, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~72, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~73, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~70, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~71, LC3FPGA, 1
instance = comp, \processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74 , processor|memory|two_port_ram_inst|altsyncram_component|auto_generated|mux5|_~74, LC3FPGA, 1
instance = comp, \HEX3_out~1 , HEX3_out~1, LC3FPGA, 1
instance = comp, \HEX3_out~2 , HEX3_out~2, LC3FPGA, 1
instance = comp, \HEX3_out~4 , HEX3_out~4, LC3FPGA, 1
instance = comp, \HEX3_out~3 , HEX3_out~3, LC3FPGA, 1
instance = comp, \HEX3_out~5 , HEX3_out~5, LC3FPGA, 1
instance = comp, \HEX3_out~6 , HEX3_out~6, LC3FPGA, 1
instance = comp, \HEX3_out~7 , HEX3_out~7, LC3FPGA, 1
instance = comp, \HEX3_out~8 , HEX3_out~8, LC3FPGA, 1
instance = comp, \HEX3_out~10 , HEX3_out~10, LC3FPGA, 1
instance = comp, \HEX3_out~9 , HEX3_out~9, LC3FPGA, 1
instance = comp, \HEX3_out~11 , HEX3_out~11, LC3FPGA, 1
instance = comp, \HEX3_out~13 , HEX3_out~13, LC3FPGA, 1
instance = comp, \HEX3_out~12 , HEX3_out~12, LC3FPGA, 1
instance = comp, \HEX3_out~14 , HEX3_out~14, LC3FPGA, 1
instance = comp, \HEX3_out~16 , HEX3_out~16, LC3FPGA, 1
instance = comp, \HEX3_out~15 , HEX3_out~15, LC3FPGA, 1
instance = comp, \HEX3_out~17 , HEX3_out~17, LC3FPGA, 1
instance = comp, \HEX3_out~19 , HEX3_out~19, LC3FPGA, 1
instance = comp, \HEX3_out~18 , HEX3_out~18, LC3FPGA, 1
instance = comp, \HEX3_out~20 , HEX3_out~20, LC3FPGA, 1
instance = comp, \pc_disp1|HEX0[0]~0 , pc_disp1|HEX0[0]~0, LC3FPGA, 1
instance = comp, \pc_disp1|HEX0[1]~1 , pc_disp1|HEX0[1]~1, LC3FPGA, 1
instance = comp, \pc_disp1|HEX0[2]~2 , pc_disp1|HEX0[2]~2, LC3FPGA, 1
instance = comp, \pc_disp1|HEX0[3]~3 , pc_disp1|HEX0[3]~3, LC3FPGA, 1
instance = comp, \pc_disp1|HEX0[4]~4 , pc_disp1|HEX0[4]~4, LC3FPGA, 1
instance = comp, \pc_disp1|HEX0[5]~5 , pc_disp1|HEX0[5]~5, LC3FPGA, 1
instance = comp, \pc_disp1|HEX0[6]~6 , pc_disp1|HEX0[6]~6, LC3FPGA, 1
instance = comp, \pc_disp2|SYNTHESIZED_WIRE_17 , pc_disp2|SYNTHESIZED_WIRE_17, LC3FPGA, 1
instance = comp, \pc_disp2|SYNTHESIZED_WIRE_25 , pc_disp2|SYNTHESIZED_WIRE_25, LC3FPGA, 1
instance = comp, \pc_disp2|SYNTHESIZED_WIRE_3 , pc_disp2|SYNTHESIZED_WIRE_3, LC3FPGA, 1
instance = comp, \state_disp1|HEX0[0]~0 , state_disp1|HEX0[0]~0, LC3FPGA, 1
instance = comp, \state_disp1|HEX0[1]~1 , state_disp1|HEX0[1]~1, LC3FPGA, 1
instance = comp, \state_disp1|HEX0[2]~2 , state_disp1|HEX0[2]~2, LC3FPGA, 1
instance = comp, \state_disp1|HEX0[3]~3 , state_disp1|HEX0[3]~3, LC3FPGA, 1
instance = comp, \state_disp1|HEX0[4]~4 , state_disp1|HEX0[4]~4, LC3FPGA, 1
instance = comp, \state_disp1|HEX0[5]~5 , state_disp1|HEX0[5]~5, LC3FPGA, 1
instance = comp, \state_disp1|HEX0[6]~6 , state_disp1|HEX0[6]~6, LC3FPGA, 1
instance = comp, \state_disp2|SYNTHESIZED_WIRE_38~0 , state_disp2|SYNTHESIZED_WIRE_38~0, LC3FPGA, 1
instance = comp, \KEY[0]~input , KEY[0]~input, LC3FPGA, 1
instance = comp, \KEY[1]~input , KEY[1]~input, LC3FPGA, 1
instance = comp, \KEY[2]~input , KEY[2]~input, LC3FPGA, 1
instance = comp, \SW[16]~input , SW[16]~input, LC3FPGA, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
