INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Final Project/Final Project.srcs/sources_1/new/toggle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toggle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Final Project/Final Project.srcs/sim_1/new/toggle_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toggle_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
