// Seed: 1201911349
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input wire id_2
);
  assign id_0 = 1;
  assign id_0 = 1;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input  logic id_0
    , id_6,
    output wire  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  id_7 :
  assert property (@(1 or id_4 == id_7) id_0) id_7 <= 1;
  wire id_8;
  assign id_1 = id_2;
  logic id_9;
  or primCall (id_1, id_4, id_0, id_6, id_8, id_9, id_7, id_2, id_3);
  module_0 modCall_1 (
      id_6,
      id_3,
      id_4
  );
  always begin : LABEL_0
    id_6 = id_4;
  end
  assign id_9 = id_0;
endmodule
