
#############################################################################
# Add XPM library
#  Those files can be found in the Vivado installation directory (2022.1)
#############################################################################
# XPM library
verific -work xpm  -sv ./third-party-libraries/ip/vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
verific -work xpm  -sv ./third-party-libraries/ip/vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
verific -work xpm  -sv ./third-party-libraries/ip/vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
verific -work xpm  -vhdl ./third-party-libraries/ip/vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd

# Unisim
verific -work unisim  -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/unisim_VCOMP.vhd
verific -work unisim  -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/unisim_VPKG.vhd
verific -work unisim  -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/primitive/FDRE.vhd
verific -work unisim  -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/primitive/IOBUF.vhd
verific -work unisim  -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd
verific -work unisim  -vhdl ./third-party-libraries/ip/vivado/2022.1/data/vhdl/src/unisims/primitive/MMCME2_BASE.vhd

##############################################################################
# The list of source files was generated from Vivado by a TCL command
#  report_compile_order -used_in synthesis -verbose   -file D:/compilation_order_synthesis.txt
# Note:
#   The output file was manually edited in order to be compatible with the Linty tools.
##############################################################################
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/ltlib_v1_0_0_ver.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
verific -work ltlib_v1_0_0            -sv ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/ltlib_v1_0_vl_rfs.v
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbs_v1_0_2_i2x.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbs_v1_0_2_in.vh
verific -work xsdbs_v1_0_2            -sv ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/xsdbs_v1_0_vl_rfs.v
verific -work blk_mem_gen_v8_3_6      -vhdl ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
verific -work fifo_generator_v13_1_4  -vhdl ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_i2x.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_in.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_icn.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bs.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_id_map.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
verific -work xsdbm_v3_0_0            -sv ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/xsdbm_v3_0_vl_rfs.v
verific -work blk_mem_gen_v8_4_5      -vhdl ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/ila_v6_2_12_ila_ver.vh
verific -work ila_v6_2_12             -sv ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/ila_v6_2_syn_rfs.v
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/ila_v6_2_12_ila_in.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/ila_v6_2_12_ila_param.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/ila_v6_2_12_ila_lparam.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/hdl/verilog/ila_v6_2_12_ila_lib_fn.vh
verific -work fpasim                  -vhdl ./third-party-libraries/ip/xilinx/coregen/system_fpasim_top_ila/synth/system_fpasim_top_ila.vhd
verific -work fpasim                  -vhdl ./third-party-libraries/ip/xilinx/coregen/fpasim_spi_device_select_ila/synth/fpasim_spi_device_select_ila.vhd
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/fpasim_spi_device_select_vio/hdl/vio_v3_0_22_vio_include.v
verific -work vio_v3_0_22             -sv ./third-party-libraries/ip/xilinx/coregen/fpasim_spi_device_select_vio/hdl/vio_v3_0_syn_rfs.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/fpasim_spi_device_select_vio/synth/fpasim_spi_device_select_vio.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac_frame/selectio_wiz_dac_frame_selectio_wiz.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac_frame/selectio_wiz_dac_frame.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac/selectio_wiz_dac_selectio_wiz.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac/selectio_wiz_dac.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac_clk/selectio_wiz_dac_clk_selectio_wiz.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_dac_clk/selectio_wiz_dac_clk.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_sync/selectio_wiz_sync_selectio_wiz.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_sync/selectio_wiz_sync.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_adc/selectio_wiz_adc_selectio_wiz.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/selectio_wiz_adc/selectio_wiz_adc.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/fpasim_top_vio_0/synth/fpasim_top_vio_0.v
verific -work fpasim                  -vhdl ./third-party-libraries/ip/xilinx/coregen/fpasim_top_ila_0/synth/fpasim_top_ila_0.vhd
verific -work fpasim                  -vhdl ./third-party-libraries/ip/xilinx/coregen/fpasim_regdecode_top_ila_1/synth/fpasim_regdecode_top_ila_1.vhd
verific -work fpasim                  -vhdl ./third-party-libraries/ip/xilinx/coregen/fpasim_regdecode_top_ila_0/synth/fpasim_regdecode_top_ila_0.vhd
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/mmcm_pll_drp_func_7s_mmcm.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/mmcm_pll_drp_func_7s_pll.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/mmcm_pll_drp_func_us_mmcm.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/mmcm_pll_drp_func_us_pll.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/mmcm_pll_drp_func_us_plus_pll.vh
verific -vlog-incdir ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/mmcm_pll_drp_func_us_plus_mmcm.vh
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/fpasim_clk_wiz_0_clk_wiz.v
verific -work fpasim                  -sv ./third-party-libraries/ip/xilinx/coregen/fpasim_clk_wiz_0/fpasim_clk_wiz_0.v
verific -work fpasim                  -sv ./third-party-libraries/ip/opal_kelly/syn/okCoreHarness.v
verific -work fpasim                  -sv ./third-party-libraries/ip/opal_kelly/syn/okPipeIn.v
verific -work fpasim                  -sv ./third-party-libraries/ip/opal_kelly/syn/okPipeOut.v
verific -work fpasim                  -sv ./third-party-libraries/ip/opal_kelly/syn/okTriggerIn.v
verific -work fpasim                  -sv ./third-party-libraries/ip/opal_kelly/syn/okTriggerOut.v
verific -work fpasim                  -sv ./third-party-libraries/ip/opal_kelly/syn/okWireIn.v
verific -work fpasim                  -sv ./third-party-libraries/ip/opal_kelly/syn/okWireOut.v
verific -work fpasim                  -vhdl ./src/hdl/utils/pkg_utils.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/pkg_fpasim.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/math/sub_sfixed.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/others/pipeliner.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/ram/tdpram.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/ram/ram_check.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/amp_squid/core/amp_squid_fpagain_table.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/math/mult_sfixed.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/error/one_error_latch.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/amp_squid/core/amp_squid.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/amp_squid/amp_squid_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/clocking/clocking_top.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/cdc/single_bit_synchronizer.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/dac/core/dac_frame_generator.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/others/dynamic_shift_register.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/dac/dac_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/others/dynamic_shift_register_with_valid.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_sync.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error.vhd
verific -work fpasim                  -vhdl ./src/hdl/io/pkg_io.vhd
verific -work fpasim                  -vhdl ./src/hdl/io/core/io_adc_single.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_async.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error.vhd
verific -work fpasim                  -vhdl ./src/hdl/io/core/io_adc.vhd
verific -work fpasim                  -vhdl ./src/hdl/io/core/io_dac_data_insert.vhd
verific -work fpasim                  -vhdl ./src/hdl/io/core/io_dac.vhd
verific -work fpasim                  -vhdl ./src/hdl/io/core/io_sync.vhd
verific -work fpasim                  -vhdl ./src/hdl/io/io_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/math/mult_add_sfixed.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/math/mult_sub_sfixed.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/pkg_regdecode.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/mux_squid/core/mux_squid.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/mux_squid/mux_squid_top.vhd
verific -work fpasim                  -vhdl ./third-party-libraries/ip/opal_kelly/syn/okLibrary.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/others/pipeliner_with_init.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/pkg_spi.vhd
verific -work fpasim                  -vhdl ./src/hdl/pkg_system_fpasim_debug.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/recording/recording_adc.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/recording/recording_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_addr_decode_check_addr_range.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_addr_decode.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_prog_full.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error_prog_full.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_wr_rd_ram_manager.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_prog_full_wr_count.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error_prog_full_wr_count.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe_rd_all.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_pipe.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_wr_rd.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_recording_fifo.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_recording.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/usb/usb_opal_kelly.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_prog_full_wr_count.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_async_with_error_prog_full_wr_count.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_make_pulse_wr_rd.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_make_pulse.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_rd.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/core/regdecode_wire_errors.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/regdecode/regdecode_top.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/cdc/synchronous_reset_synchronizer.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/others/synchronous_reset_pulse.vhd
verific -work fpasim                  -vhdl ./src/hdl/reset/core/reset_io.vhd
verific -work fpasim                  -vhdl ./src/hdl/reset/reset_top.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/ram/sdpram.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/spi_master_clock_gen.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/spi_master.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/spi_ads62p49.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/spi_amc7823.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/spi_cdce72010.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/spi_dac3283.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/spi_device_select.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/others/synchronizer.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/core/spi_io.vhd
verific -work fpasim                  -vhdl ./src/hdl/spi/spi_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/sync/core/sync_pulse_generator.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/sync/sync_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/adc/adc_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/tes/core/tes_signalling_generator.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/tes/core/tes_signalling.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_prog_full.vhd
verific -work fpasim                  -vhdl ./ip/xilinx/xpm/fifo/fifo_sync_with_error_prog_full.vhd
verific -work fpasim                  -vhdl ./src/hdl/utils/math/mult_add_ufixed.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/tes/core/tes_negative_output_detection.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/tes/core/tes_pulse_shape_manager.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/tes/tes_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/fpasim/fpasim_top.vhd
verific -work fpasim                  -vhdl ./src/hdl/system_fpasim_top.vhd
