
*** Running vivado
    with args -log design_1_axi_lite_slave_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_lite_slave_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_axi_lite_slave_0_0.tcl -notrace
Command: synth_design -top design_1_axi_lite_slave_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_axi_lite_slave_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 732.277 ; gain = 178.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_lite_slave_0_0' [c:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ip/design_1_axi_lite_slave_0_0/synth/design_1_axi_lite_slave_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_lite_slave' [C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/imports/new/slave.v:72]
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter ADDR_MSB bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_slave' (1#1) [C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/imports/new/slave.v:72]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_lite_slave_0_0' (2#1) [c:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.srcs/sources_1/bd/design_1/ip/design_1_axi_lite_slave_0_0/synth/design_1_axi_lite_slave_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 798.984 ; gain = 245.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 798.984 ; gain = 245.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 798.984 ; gain = 245.230
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 907.773 ; gain = 1.984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 907.773 ; gain = 354.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 907.773 ; gain = 354.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 907.773 ; gain = 354.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 907.773 ; gain = 354.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_lite_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[0]' (FDRE) to 'inst/slv_reg0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[1]' (FDRE) to 'inst/slv_reg0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[2]' (FDRE) to 'inst/slv_reg0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[3]' (FDRE) to 'inst/slv_reg0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[4]' (FDRE) to 'inst/slv_reg0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[5]' (FDRE) to 'inst/slv_reg0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[6]' (FDRE) to 'inst/slv_reg0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[7]' (FDRE) to 'inst/slv_reg0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[8]' (FDRE) to 'inst/slv_reg0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[9]' (FDRE) to 'inst/slv_reg0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[10]' (FDRE) to 'inst/slv_reg0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[11]' (FDRE) to 'inst/slv_reg0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[12]' (FDRE) to 'inst/slv_reg0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[12]' (FDE) to 'inst/slv_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[13]' (FDRE) to 'inst/slv_reg0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[13]' (FDE) to 'inst/slv_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[14]' (FDRE) to 'inst/slv_reg0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[14]' (FDE) to 'inst/slv_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[15]' (FDRE) to 'inst/slv_reg0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[15]' (FDE) to 'inst/slv_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[16]' (FDRE) to 'inst/slv_reg0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[16]' (FDE) to 'inst/slv_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[17]' (FDRE) to 'inst/slv_reg0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[17]' (FDE) to 'inst/slv_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[18]' (FDRE) to 'inst/slv_reg0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[18]' (FDE) to 'inst/slv_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[19]' (FDRE) to 'inst/slv_reg0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[19]' (FDE) to 'inst/slv_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[20]' (FDRE) to 'inst/slv_reg0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[20]' (FDE) to 'inst/slv_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[21]' (FDRE) to 'inst/slv_reg0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[21]' (FDE) to 'inst/slv_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[22]' (FDRE) to 'inst/slv_reg0_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[22]' (FDE) to 'inst/slv_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[23]' (FDRE) to 'inst/slv_reg0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[23]' (FDE) to 'inst/slv_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[24]' (FDRE) to 'inst/slv_reg0_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[24]' (FDE) to 'inst/slv_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[25]' (FDRE) to 'inst/slv_reg0_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[25]' (FDE) to 'inst/slv_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[26]' (FDRE) to 'inst/slv_reg0_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[26]' (FDE) to 'inst/slv_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[27]' (FDRE) to 'inst/slv_reg0_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[27]' (FDE) to 'inst/slv_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[28]' (FDRE) to 'inst/slv_reg0_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[28]' (FDE) to 'inst/slv_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[29]' (FDRE) to 'inst/slv_reg0_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[29]' (FDE) to 'inst/slv_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg0_reg[30]' (FDRE) to 'inst/slv_reg0_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/slv_reg_reg[30]' (FDE) to 'inst/slv_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_reg0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/slv_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:06 . Memory (MB): peak = 907.773 ; gain = 354.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:36 . Memory (MB): peak = 907.773 ; gain = 354.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:36 . Memory (MB): peak = 907.773 ; gain = 354.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:36 . Memory (MB): peak = 912.676 ; gain = 358.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 919.445 ; gain = 365.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 919.445 ; gain = 365.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 919.445 ; gain = 365.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 919.445 ; gain = 365.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 919.445 ; gain = 365.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 919.445 ; gain = 365.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     6|
|5     |LUT5 |    30|
|6     |LUT6 |    33|
|7     |FDRE |   153|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   229|
|2     |  inst   |axi_lite_slave |   229|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 919.445 ; gain = 365.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:23 . Memory (MB): peak = 919.445 ; gain = 256.902
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:44 . Memory (MB): peak = 919.445 ; gain = 365.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 937.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:02:18 . Memory (MB): peak = 937.094 ; gain = 636.207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 937.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_axi_lite_slave_0_0_synth_1/design_1_axi_lite_slave_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 937.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/AshanWarnakulasuriya/Desktop/Mphil/20180916/done_edited/done_edited.runs/design_1_axi_lite_slave_0_0_synth_1/design_1_axi_lite_slave_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_lite_slave_0_0_utilization_synth.rpt -pb design_1_axi_lite_slave_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 11:36:34 2019...
