
####################################################################################
# Constraints from file : 'system_axi_emc_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property PACKAGE_PIN AM36 [get_ports {linear_flash_dq_io[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[0]}]

set_property PACKAGE_PIN AN36 [get_ports {linear_flash_dq_io[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[1]}]

set_property PACKAGE_PIN AJ36 [get_ports {linear_flash_dq_io[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[2]}]

set_property PACKAGE_PIN AJ37 [get_ports {linear_flash_dq_io[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[3]}]

set_property PACKAGE_PIN AK37 [get_ports {linear_flash_dq_io[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[4]}]

set_property PACKAGE_PIN AL37 [get_ports {linear_flash_dq_io[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[5]}]

set_property PACKAGE_PIN AN35 [get_ports {linear_flash_dq_io[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[6]}]

set_property PACKAGE_PIN AP35 [get_ports {linear_flash_dq_io[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[7]}]

set_property PACKAGE_PIN AM37 [get_ports {linear_flash_dq_io[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[8]}]

set_property PACKAGE_PIN AG33 [get_ports {linear_flash_dq_io[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[9]}]

set_property PACKAGE_PIN AH33 [get_ports {linear_flash_dq_io[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[10]}]

set_property PACKAGE_PIN AK35 [get_ports {linear_flash_dq_io[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[11]}]

set_property PACKAGE_PIN AL35 [get_ports {linear_flash_dq_io[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[12]}]

set_property PACKAGE_PIN AJ31 [get_ports {linear_flash_dq_io[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[13]}]

set_property PACKAGE_PIN AH34 [get_ports {linear_flash_dq_io[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[14]}]

set_property PACKAGE_PIN AJ35 [get_ports {linear_flash_dq_io[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_dq_io[15]}]

set_property BOARD_PART_PIN linear_flash_adv_ldn [get_ports linear_flash_adv_ldn]
set_property PACKAGE_PIN AY37 [get_ports linear_flash_adv_ldn]
set_property IOSTANDARD LVCMOS18 [get_ports linear_flash_adv_ldn]
set_property BOARD_PART_PIN linear_flash_ce_n [get_ports linear_flash_ce_n]
set_property PACKAGE_PIN AL36 [get_ports linear_flash_ce_n]
set_property IOSTANDARD LVCMOS18 [get_ports linear_flash_ce_n]
set_property BOARD_PART_PIN linear_flash_oen [get_ports linear_flash_oen]
set_property PACKAGE_PIN BA41 [get_ports linear_flash_oen]
set_property IOSTANDARD LVCMOS18 [get_ports linear_flash_oen]
set_property PACKAGE_PIN AJ28 [get_ports {linear_flash_addr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[1]}]

set_property PACKAGE_PIN AH28 [get_ports {linear_flash_addr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[2]}]

set_property PACKAGE_PIN AG31 [get_ports {linear_flash_addr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[3]}]

set_property PACKAGE_PIN AF30 [get_ports {linear_flash_addr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[4]}]

set_property PACKAGE_PIN AK29 [get_ports {linear_flash_addr[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[5]}]

set_property PACKAGE_PIN AK28 [get_ports {linear_flash_addr[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[6]}]

set_property PACKAGE_PIN AG29 [get_ports {linear_flash_addr[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[7]}]

set_property PACKAGE_PIN AK30 [get_ports {linear_flash_addr[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[8]}]

set_property PACKAGE_PIN AJ30 [get_ports {linear_flash_addr[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[9]}]

set_property PACKAGE_PIN AH30 [get_ports {linear_flash_addr[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[10]}]

set_property PACKAGE_PIN AH29 [get_ports {linear_flash_addr[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[11]}]

set_property PACKAGE_PIN AL30 [get_ports {linear_flash_addr[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[12]}]

set_property PACKAGE_PIN AL29 [get_ports {linear_flash_addr[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[13]}]

set_property PACKAGE_PIN AN33 [get_ports {linear_flash_addr[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[14]}]

set_property PACKAGE_PIN AM33 [get_ports {linear_flash_addr[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[15]}]

set_property PACKAGE_PIN AM32 [get_ports {linear_flash_addr[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[16]}]

set_property PACKAGE_PIN AV41 [get_ports {linear_flash_addr[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[17]}]

set_property PACKAGE_PIN AU41 [get_ports {linear_flash_addr[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[18]}]

set_property PACKAGE_PIN BA42 [get_ports {linear_flash_addr[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[19]}]

set_property PACKAGE_PIN AU42 [get_ports {linear_flash_addr[20]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[20]}]

set_property PACKAGE_PIN AT41 [get_ports {linear_flash_addr[21]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[21]}]

set_property PACKAGE_PIN BA40 [get_ports {linear_flash_addr[22]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[22]}]

set_property PACKAGE_PIN BA39 [get_ports {linear_flash_addr[23]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[23]}]

set_property PACKAGE_PIN BB39 [get_ports {linear_flash_addr[24]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[24]}]

set_property PACKAGE_PIN AW42 [get_ports {linear_flash_addr[25]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[25]}]

set_property PACKAGE_PIN AW41 [get_ports {linear_flash_addr[26]}]
set_property IOSTANDARD LVCMOS18 [get_ports {linear_flash_addr[26]}]

set_property BOARD_PART_PIN linear_flash_wen [get_ports linear_flash_wen]
set_property PACKAGE_PIN BB41 [get_ports linear_flash_wen]
set_property IOSTANDARD LVCMOS18 [get_ports linear_flash_wen]


####################################################################################
# Constraints from file : 'bd_0_eth_buf_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------
set_property BOARD_PART_PIN phy_rst_out [get_ports phy_reset_out]
set_property PACKAGE_PIN AJ33 [get_ports phy_reset_out]
set_property IOSTANDARD LVCMOS18 [get_ports phy_reset_out]


set_property BOARD_PART_PIN sgmii_mgt_clkp [get_ports sgmii_mgt_clk_clk_p]
set_property BOARD_PART_PIN sgmii_mgt_clkn [get_ports sgmii_mgt_clk_clk_n]
set_property PACKAGE_PIN AH8 [get_ports sgmii_mgt_clk_clk_p]
set_property PACKAGE_PIN AH7 [get_ports sgmii_mgt_clk_clk_n]
set_property BOARD_PART_PIN mdc [get_ports mdio_io_mdc]
set_property PACKAGE_PIN AH31 [get_ports mdio_io_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_mdc]
set_property PACKAGE_PIN AK33 [get_ports mdio_io_mdio_io]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_io_mdio_io]



####################################################################################
# Constraints from file : 'system_axi_gpio_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property PACKAGE_PIN AV30 [get_ports {dip_switches_8bits_tri_i[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[0]}]

set_property PACKAGE_PIN AY33 [get_ports {dip_switches_8bits_tri_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[1]}]

set_property PACKAGE_PIN BA31 [get_ports {dip_switches_8bits_tri_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[2]}]

set_property PACKAGE_PIN BA32 [get_ports {dip_switches_8bits_tri_i[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[3]}]

set_property PACKAGE_PIN AW30 [get_ports {dip_switches_8bits_tri_i[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[4]}]

set_property PACKAGE_PIN AY30 [get_ports {dip_switches_8bits_tri_i[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[5]}]

set_property PACKAGE_PIN BA30 [get_ports {dip_switches_8bits_tri_i[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[6]}]

set_property PACKAGE_PIN BB31 [get_ports {dip_switches_8bits_tri_i[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {dip_switches_8bits_tri_i[7]}]


####################################################################################
# Constraints from file : 'system_axi_gpio_1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property PACKAGE_PIN AT40 [get_ports {lcd_7bits_tri_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[0]}]

set_property PACKAGE_PIN AN41 [get_ports {lcd_7bits_tri_o[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[1]}]

set_property PACKAGE_PIN AR42 [get_ports {lcd_7bits_tri_o[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[2]}]

set_property PACKAGE_PIN AN40 [get_ports {lcd_7bits_tri_o[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[3]}]

set_property PACKAGE_PIN AR39 [get_ports {lcd_7bits_tri_o[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[4]}]

set_property PACKAGE_PIN AR38 [get_ports {lcd_7bits_tri_o[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[5]}]

set_property PACKAGE_PIN AT42 [get_ports {lcd_7bits_tri_o[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lcd_7bits_tri_o[6]}]



####################################################################################
# Constraints from file : 'system_axi_gpio_3_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property PACKAGE_PIN AV39 [get_ports {push_buttons_5bits_tri_i[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[0]}]

set_property PACKAGE_PIN AW40 [get_ports {push_buttons_5bits_tri_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[1]}]

set_property PACKAGE_PIN AP40 [get_ports {push_buttons_5bits_tri_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[2]}]

set_property PACKAGE_PIN AU38 [get_ports {push_buttons_5bits_tri_i[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[3]}]

set_property PACKAGE_PIN AR40 [get_ports {push_buttons_5bits_tri_i[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[4]}]



####################################################################################
# Constraints from file : 'system_axi_gpio_4_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property PACKAGE_PIN AR33 [get_ports {rotary_switch_tri_i[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rotary_switch_tri_i[0]}]

set_property PACKAGE_PIN AW31 [get_ports {rotary_switch_tri_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rotary_switch_tri_i[1]}]

set_property PACKAGE_PIN AT31 [get_ports {rotary_switch_tri_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rotary_switch_tri_i[2]}]


####################################################################################
# Constraints from file : 'system_axi_iic_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property DRIVE 8 [get_ports iic_main_scl_io]
set_property SLEW SLOW [get_ports iic_main_scl_io]
set_property DRIVE 8 [get_ports iic_main_sda_io]
set_property SLEW SLOW [get_ports iic_main_sda_io]



####################################################################################
# Constraints from file : 'system_axi_uart16550_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN rs232_uart_txd [get_ports rs232_uart_txd]
set_property PACKAGE_PIN AU36 [get_ports rs232_uart_txd]
set_property IOSTANDARD LVCMOS18 [get_ports rs232_uart_txd]
set_property BOARD_PART_PIN rs232_uart_rxd [get_ports rs232_uart_rxd]
set_property PACKAGE_PIN AU33 [get_ports rs232_uart_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports rs232_uart_rxd]
set_property SLEW FAST [get_ports {ddr3_sdram_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[0]}]
set_property PACKAGE_PIN N14 [get_ports {ddr3_sdram_dq[0]}]

# PadFunction: IO_L22P_T3_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[1]}]
set_property PACKAGE_PIN N13 [get_ports {ddr3_sdram_dq[1]}]

# PadFunction: IO_L20N_T3_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[2]}]
set_property PACKAGE_PIN L14 [get_ports {ddr3_sdram_dq[2]}]

# PadFunction: IO_L20P_T3_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[3]}]
set_property PACKAGE_PIN M14 [get_ports {ddr3_sdram_dq[3]}]

# PadFunction: IO_L24P_T3_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[4]}]
set_property PACKAGE_PIN M12 [get_ports {ddr3_sdram_dq[4]}]

# PadFunction: IO_L23P_T3_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[5]}]
set_property PACKAGE_PIN N15 [get_ports {ddr3_sdram_dq[5]}]

# PadFunction: IO_L24N_T3_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[6]}]
set_property PACKAGE_PIN M11 [get_ports {ddr3_sdram_dq[6]}]

# PadFunction: IO_L19P_T3_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[7]}]
set_property PACKAGE_PIN L12 [get_ports {ddr3_sdram_dq[7]}]

# PadFunction: IO_L17P_T2_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[8]}]
set_property PACKAGE_PIN K14 [get_ports {ddr3_sdram_dq[8]}]

# PadFunction: IO_L17N_T2_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[9]}]
set_property PACKAGE_PIN K13 [get_ports {ddr3_sdram_dq[9]}]

# PadFunction: IO_L14N_T2_SRCC_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[10]}]
set_property PACKAGE_PIN H13 [get_ports {ddr3_sdram_dq[10]}]

# PadFunction: IO_L14P_T2_SRCC_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[11]}]
set_property PACKAGE_PIN J13 [get_ports {ddr3_sdram_dq[11]}]

# PadFunction: IO_L18P_T2_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[12]}]
set_property PACKAGE_PIN L16 [get_ports {ddr3_sdram_dq[12]}]

# PadFunction: IO_L18N_T2_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[13]}]
set_property PACKAGE_PIN L15 [get_ports {ddr3_sdram_dq[13]}]

# PadFunction: IO_L13N_T2_MRCC_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[14]}]
set_property PACKAGE_PIN H14 [get_ports {ddr3_sdram_dq[14]}]

# PadFunction: IO_L16N_T2_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[15]}]
set_property PACKAGE_PIN J15 [get_ports {ddr3_sdram_dq[15]}]

# PadFunction: IO_L7N_T1_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[16]}]
set_property PACKAGE_PIN E15 [get_ports {ddr3_sdram_dq[16]}]

# PadFunction: IO_L8N_T1_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[17]}]
set_property PACKAGE_PIN E13 [get_ports {ddr3_sdram_dq[17]}]

# PadFunction: IO_L11P_T1_SRCC_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[18]}]
set_property PACKAGE_PIN F15 [get_ports {ddr3_sdram_dq[18]}]

# PadFunction: IO_L8P_T1_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[19]}]
set_property PACKAGE_PIN E14 [get_ports {ddr3_sdram_dq[19]}]

# PadFunction: IO_L12N_T1_MRCC_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[20]}]
set_property PACKAGE_PIN G13 [get_ports {ddr3_sdram_dq[20]}]

# PadFunction: IO_L10P_T1_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[21]}]
set_property PACKAGE_PIN G12 [get_ports {ddr3_sdram_dq[21]}]

# PadFunction: IO_L11N_T1_SRCC_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[22]}]
set_property PACKAGE_PIN F14 [get_ports {ddr3_sdram_dq[22]}]

# PadFunction: IO_L12P_T1_MRCC_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[23]}]
set_property PACKAGE_PIN G14 [get_ports {ddr3_sdram_dq[23]}]

# PadFunction: IO_L2P_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[24]}]
set_property PACKAGE_PIN B14 [get_ports {ddr3_sdram_dq[24]}]

# PadFunction: IO_L4N_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[25]}]
set_property PACKAGE_PIN C13 [get_ports {ddr3_sdram_dq[25]}]

# PadFunction: IO_L1N_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[26]}]
set_property PACKAGE_PIN B16 [get_ports {ddr3_sdram_dq[26]}]

# PadFunction: IO_L5N_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[27]}]
set_property PACKAGE_PIN D15 [get_ports {ddr3_sdram_dq[27]}]

# PadFunction: IO_L4P_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[28]}]
set_property PACKAGE_PIN D13 [get_ports {ddr3_sdram_dq[28]}]

# PadFunction: IO_L6P_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[29]}]
set_property PACKAGE_PIN E12 [get_ports {ddr3_sdram_dq[29]}]

# PadFunction: IO_L1P_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[30]}]
set_property PACKAGE_PIN C16 [get_ports {ddr3_sdram_dq[30]}]

# PadFunction: IO_L5P_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[31]}]
set_property PACKAGE_PIN D16 [get_ports {ddr3_sdram_dq[31]}]

# PadFunction: IO_L1P_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[32]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[32]}]
set_property PACKAGE_PIN A24 [get_ports {ddr3_sdram_dq[32]}]

# PadFunction: IO_L4N_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[33]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[33]}]
set_property PACKAGE_PIN B23 [get_ports {ddr3_sdram_dq[33]}]

# PadFunction: IO_L5N_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[34]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[34]}]
set_property PACKAGE_PIN B27 [get_ports {ddr3_sdram_dq[34]}]

# PadFunction: IO_L5P_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[35]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[35]}]
set_property PACKAGE_PIN B26 [get_ports {ddr3_sdram_dq[35]}]

# PadFunction: IO_L2N_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[36]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[36]}]
set_property PACKAGE_PIN A22 [get_ports {ddr3_sdram_dq[36]}]

# PadFunction: IO_L2P_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[37]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[37]}]
set_property PACKAGE_PIN B22 [get_ports {ddr3_sdram_dq[37]}]

# PadFunction: IO_L1N_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[38]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[38]}]
set_property PACKAGE_PIN A25 [get_ports {ddr3_sdram_dq[38]}]

# PadFunction: IO_L6P_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[39]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[39]}]
set_property PACKAGE_PIN C24 [get_ports {ddr3_sdram_dq[39]}]

# PadFunction: IO_L7N_T1_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[40]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[40]}]
set_property PACKAGE_PIN E24 [get_ports {ddr3_sdram_dq[40]}]

# PadFunction: IO_L10N_T1_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[41]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[41]}]
set_property PACKAGE_PIN D23 [get_ports {ddr3_sdram_dq[41]}]

# PadFunction: IO_L11N_T1_SRCC_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[42]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[42]}]
set_property PACKAGE_PIN D26 [get_ports {ddr3_sdram_dq[42]}]

# PadFunction: IO_L12P_T1_MRCC_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[43]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[43]}]
set_property PACKAGE_PIN C25 [get_ports {ddr3_sdram_dq[43]}]

# PadFunction: IO_L7P_T1_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[44]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[44]}]
set_property PACKAGE_PIN E23 [get_ports {ddr3_sdram_dq[44]}]

# PadFunction: IO_L10P_T1_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[45]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[45]}]
set_property PACKAGE_PIN D22 [get_ports {ddr3_sdram_dq[45]}]

# PadFunction: IO_L8P_T1_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[46]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[46]}]
set_property PACKAGE_PIN F22 [get_ports {ddr3_sdram_dq[46]}]

# PadFunction: IO_L8N_T1_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[47]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[47]}]
set_property PACKAGE_PIN E22 [get_ports {ddr3_sdram_dq[47]}]

# PadFunction: IO_L17N_T2_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[48]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[48]}]
set_property PACKAGE_PIN A30 [get_ports {ddr3_sdram_dq[48]}]

# PadFunction: IO_L13P_T2_MRCC_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[49]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[49]}]
set_property PACKAGE_PIN D27 [get_ports {ddr3_sdram_dq[49]}]

# PadFunction: IO_L17P_T2_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[50]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[50]}]
set_property PACKAGE_PIN A29 [get_ports {ddr3_sdram_dq[50]}]

# PadFunction: IO_L14P_T2_SRCC_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[51]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[51]}]
set_property PACKAGE_PIN C28 [get_ports {ddr3_sdram_dq[51]}]

# PadFunction: IO_L13N_T2_MRCC_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[52]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[52]}]
set_property PACKAGE_PIN D28 [get_ports {ddr3_sdram_dq[52]}]

# PadFunction: IO_L18N_T2_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[53]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[53]}]
set_property PACKAGE_PIN B31 [get_ports {ddr3_sdram_dq[53]}]

# PadFunction: IO_L16P_T2_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[54]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[54]}]
set_property PACKAGE_PIN A31 [get_ports {ddr3_sdram_dq[54]}]

# PadFunction: IO_L16N_T2_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[55]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[55]}]
set_property PACKAGE_PIN A32 [get_ports {ddr3_sdram_dq[55]}]

# PadFunction: IO_L19P_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[56]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[56]}]
set_property PACKAGE_PIN E30 [get_ports {ddr3_sdram_dq[56]}]

# PadFunction: IO_L22P_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[57]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[57]}]
set_property PACKAGE_PIN F29 [get_ports {ddr3_sdram_dq[57]}]

# PadFunction: IO_L24P_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[58]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[58]}]
set_property PACKAGE_PIN F30 [get_ports {ddr3_sdram_dq[58]}]

# PadFunction: IO_L23N_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[59]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[59]}]
set_property PACKAGE_PIN F27 [get_ports {ddr3_sdram_dq[59]}]

# PadFunction: IO_L20N_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[60]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[60]}]
set_property PACKAGE_PIN C30 [get_ports {ddr3_sdram_dq[60]}]

# PadFunction: IO_L22N_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[61]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[61]}]
set_property PACKAGE_PIN E29 [get_ports {ddr3_sdram_dq[61]}]

# PadFunction: IO_L23P_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[62]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[62]}]
set_property PACKAGE_PIN F26 [get_ports {ddr3_sdram_dq[62]}]

# PadFunction: IO_L20P_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dq[63]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {ddr3_sdram_dq[63]}]
set_property PACKAGE_PIN D30 [get_ports {ddr3_sdram_dq[63]}]

# PadFunction: IO_L5N_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[13]}]
set_property PACKAGE_PIN A21 [get_ports {ddr3_sdram_addr[13]}]

# PadFunction: IO_L2N_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[12]}]
set_property PACKAGE_PIN A15 [get_ports {ddr3_sdram_addr[12]}]

# PadFunction: IO_L4P_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[11]}]
set_property PACKAGE_PIN B17 [get_ports {ddr3_sdram_addr[11]}]

# PadFunction: IO_L5P_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[10]}]
set_property PACKAGE_PIN B21 [get_ports {ddr3_sdram_addr[10]}]

# PadFunction: IO_L1P_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[9]}]
set_property PACKAGE_PIN C19 [get_ports {ddr3_sdram_addr[9]}]

# PadFunction: IO_L10N_T1_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[8]}]
set_property PACKAGE_PIN D17 [get_ports {ddr3_sdram_addr[8]}]

# PadFunction: IO_L6P_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[7]}]
set_property PACKAGE_PIN C18 [get_ports {ddr3_sdram_addr[7]}]

# PadFunction: IO_L7P_T1_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[6]}]
set_property PACKAGE_PIN D20 [get_ports {ddr3_sdram_addr[6]}]

# PadFunction: IO_L2P_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[5]}]
set_property PACKAGE_PIN A16 [get_ports {ddr3_sdram_addr[5]}]

# PadFunction: IO_L4N_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[4]}]
set_property PACKAGE_PIN A17 [get_ports {ddr3_sdram_addr[4]}]

# PadFunction: IO_L3N_T0_DQS_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[3]}]
set_property PACKAGE_PIN A19 [get_ports {ddr3_sdram_addr[3]}]

# PadFunction: IO_L7N_T1_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[2]}]
set_property PACKAGE_PIN C20 [get_ports {ddr3_sdram_addr[2]}]

# PadFunction: IO_L1N_T0_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[1]}]
set_property PACKAGE_PIN B19 [get_ports {ddr3_sdram_addr[1]}]

# PadFunction: IO_L3P_T0_DQS_38
set_property SLEW FAST [get_ports {ddr3_sdram_addr[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_addr[0]}]
set_property PACKAGE_PIN A20 [get_ports {ddr3_sdram_addr[0]}]

# PadFunction: IO_L10P_T1_38
set_property SLEW FAST [get_ports {ddr3_sdram_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_ba[2]}]
set_property PACKAGE_PIN D18 [get_ports {ddr3_sdram_ba[2]}]

# PadFunction: IO_L9N_T1_DQS_38
set_property SLEW FAST [get_ports {ddr3_sdram_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_ba[1]}]
set_property PACKAGE_PIN C21 [get_ports {ddr3_sdram_ba[1]}]

# PadFunction: IO_L9P_T1_DQS_38
set_property SLEW FAST [get_ports {ddr3_sdram_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_ba[0]}]
set_property PACKAGE_PIN D21 [get_ports {ddr3_sdram_ba[0]}]

# PadFunction: IO_L15N_T2_DQS_38
set_property SLEW FAST [get_ports ddr3_sdram_ras_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_sdram_ras_n]
set_property PACKAGE_PIN E20 [get_ports ddr3_sdram_ras_n]

# PadFunction: IO_L16P_T2_38
set_property SLEW FAST [get_ports ddr3_sdram_cas_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_sdram_cas_n]
set_property PACKAGE_PIN K17 [get_ports ddr3_sdram_cas_n]

# PadFunction: IO_L15P_T2_DQS_38
set_property SLEW FAST [get_ports ddr3_sdram_we_n]
set_property IOSTANDARD SSTL15 [get_ports ddr3_sdram_we_n]
set_property PACKAGE_PIN F20 [get_ports ddr3_sdram_we_n]

# PadFunction: IO_L14N_T2_SRCC_37
set_property SLEW FAST [get_ports ddr3_sdram_reset_n]
set_property IOSTANDARD LVCMOS15 [get_ports ddr3_sdram_reset_n]
set_property PACKAGE_PIN C29 [get_ports ddr3_sdram_reset_n]

# PadFunction: IO_L14P_T2_SRCC_38
set_property SLEW FAST [get_ports {ddr3_sdram_cke[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_cke[0]}]
set_property PACKAGE_PIN K19 [get_ports {ddr3_sdram_cke[0]}]

# PadFunction: IO_L17N_T2_38
set_property SLEW FAST [get_ports {ddr3_sdram_odt[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_odt[0]}]
set_property PACKAGE_PIN H20 [get_ports {ddr3_sdram_odt[0]}]

# PadFunction: IO_L16N_T2_38
set_property SLEW FAST [get_ports {ddr3_sdram_cs_n[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_cs_n[0]}]
set_property PACKAGE_PIN J17 [get_ports {ddr3_sdram_cs_n[0]}]

# PadFunction: IO_L22N_T3_39
set_property SLEW FAST [get_ports {ddr3_sdram_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[0]}]
set_property PACKAGE_PIN M13 [get_ports {ddr3_sdram_dm[0]}]

# PadFunction: IO_L16P_T2_39
set_property SLEW FAST [get_ports {ddr3_sdram_dm[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[1]}]
set_property PACKAGE_PIN K15 [get_ports {ddr3_sdram_dm[1]}]

# PadFunction: IO_L10N_T1_39
set_property SLEW FAST [get_ports {ddr3_sdram_dm[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[2]}]
set_property PACKAGE_PIN F12 [get_ports {ddr3_sdram_dm[2]}]

# PadFunction: IO_L2N_T0_39
set_property SLEW FAST [get_ports {ddr3_sdram_dm[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[3]}]
set_property PACKAGE_PIN A14 [get_ports {ddr3_sdram_dm[3]}]

# PadFunction: IO_L4P_T0_37
set_property SLEW FAST [get_ports {ddr3_sdram_dm[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[4]}]
set_property PACKAGE_PIN C23 [get_ports {ddr3_sdram_dm[4]}]

# PadFunction: IO_L11P_T1_SRCC_37
set_property SLEW FAST [get_ports {ddr3_sdram_dm[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[5]}]
set_property PACKAGE_PIN D25 [get_ports {ddr3_sdram_dm[5]}]

# PadFunction: IO_L18P_T2_37
set_property SLEW FAST [get_ports {ddr3_sdram_dm[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[6]}]
set_property PACKAGE_PIN C31 [get_ports {ddr3_sdram_dm[6]}]

# PadFunction: IO_L24N_T3_37
set_property SLEW FAST [get_ports {ddr3_sdram_dm[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddr3_sdram_dm[7]}]
set_property PACKAGE_PIN F31 [get_ports {ddr3_sdram_dm[7]}]

# PadFunction: IO_L12P_T1_MRCC_38
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_diff_clock_clk_p]

# PadFunction: IO_L12N_T1_MRCC_38
set_property IOSTANDARD DIFF_SSTL15 [get_ports sys_diff_clock_clk_n]
set_property PACKAGE_PIN E18 [get_ports sys_diff_clock_clk_n]
set_property PACKAGE_PIN E19 [get_ports sys_diff_clock_clk_p]

# PadFunction: IO_L21P_T3_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[0]}]

# PadFunction: IO_L21N_T3_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[0]}]
set_property PACKAGE_PIN N16 [get_ports {ddr3_sdram_dqs_p[0]}]
set_property PACKAGE_PIN M16 [get_ports {ddr3_sdram_dqs_n[0]}]

# PadFunction: IO_L15P_T2_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[1]}]

# PadFunction: IO_L15N_T2_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[1]}]
set_property PACKAGE_PIN K12 [get_ports {ddr3_sdram_dqs_p[1]}]
set_property PACKAGE_PIN J12 [get_ports {ddr3_sdram_dqs_n[1]}]

# PadFunction: IO_L9P_T1_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[2]}]

# PadFunction: IO_L9N_T1_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[2]}]
set_property PACKAGE_PIN H16 [get_ports {ddr3_sdram_dqs_p[2]}]
set_property PACKAGE_PIN G16 [get_ports {ddr3_sdram_dqs_n[2]}]

# PadFunction: IO_L3P_T0_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[3]}]

# PadFunction: IO_L3N_T0_DQS_39
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[3]}]
set_property PACKAGE_PIN C15 [get_ports {ddr3_sdram_dqs_p[3]}]
set_property PACKAGE_PIN C14 [get_ports {ddr3_sdram_dqs_n[3]}]

# PadFunction: IO_L3P_T0_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[4]}]

# PadFunction: IO_L3N_T0_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[4]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[4]}]
set_property PACKAGE_PIN A26 [get_ports {ddr3_sdram_dqs_p[4]}]
set_property PACKAGE_PIN A27 [get_ports {ddr3_sdram_dqs_n[4]}]

# PadFunction: IO_L9P_T1_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[5]}]

# PadFunction: IO_L9N_T1_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[5]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[5]}]
set_property PACKAGE_PIN F25 [get_ports {ddr3_sdram_dqs_p[5]}]
set_property PACKAGE_PIN E25 [get_ports {ddr3_sdram_dqs_n[5]}]

# PadFunction: IO_L15P_T2_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[6]}]

# PadFunction: IO_L15N_T2_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[6]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[6]}]
set_property PACKAGE_PIN B28 [get_ports {ddr3_sdram_dqs_p[6]}]
set_property PACKAGE_PIN B29 [get_ports {ddr3_sdram_dqs_n[6]}]

# PadFunction: IO_L21P_T3_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_p[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_p[7]}]

# PadFunction: IO_L21N_T3_DQS_37
set_property SLEW FAST [get_ports {ddr3_sdram_dqs_n[7]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {ddr3_sdram_dqs_n[7]}]
set_property PACKAGE_PIN E27 [get_ports {ddr3_sdram_dqs_p[7]}]
set_property PACKAGE_PIN E28 [get_ports {ddr3_sdram_dqs_n[7]}]

# PadFunction: IO_L13P_T2_MRCC_38
set_property SLEW FAST [get_ports {ddr3_sdram_ck_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_sdram_ck_p[0]}]

# PadFunction: IO_L13N_T2_MRCC_38
set_property SLEW FAST [get_ports {ddr3_sdram_ck_n[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddr3_sdram_ck_n[0]}]
set_property PACKAGE_PIN H19 [get_ports {ddr3_sdram_ck_p[0]}]
set_property PACKAGE_PIN G18 [get_ports {ddr3_sdram_ck_n[0]}]



####################################################################################
# Constraints from file : 'system_proc_sys_reset_1_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN reset [get_ports reset]
set_property PACKAGE_PIN AV40 [get_ports reset]
set_property IOSTANDARD LVCMOS18 [get_ports reset]


