openram8.v,verilog,xil_defaultlib,../../../../top_astargnps.srcs/sources_1/ip/openram8/sim/openram8.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
