

================================================================
== Vivado HLS Report for 'zeropad2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s'
================================================================
* Date:           Tue Apr 13 22:29:44 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      475|      475| 2.375 us | 2.375 us |  475|  475|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTop           |       44|       44|        22|          -|          -|     2|    no    |
        | + PadTopWidth     |       20|       20|         1|          -|          -|    20|    no    |
        |- PadMain          |      384|      384|        24|          -|          -|    16|    no    |
        | + PadLeft         |        2|        2|         1|          -|          -|     2|    no    |
        | + CopyMain        |       16|       16|         1|          -|          -|    16|    no    |
        | + PadRight        |        2|        2|         1|          -|          -|     2|    no    |
        |- PadBottom        |       44|       44|        22|          -|          -|     2|    no    |
        | + PadBottomWidth  |       20|       20|         1|          -|          -|    20|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      128|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      236|    -|
|Register             |        -|      -|       48|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       48|      364|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_329_p2         |     +    |      0|  0|   3|           2|           1|
    |i_2_fu_281_p2         |     +    |      0|  0|   6|           5|           1|
    |i_fu_257_p2           |     +    |      0|  0|   3|           2|           1|
    |j_5_fu_293_p2         |     +    |      0|  0|   3|           2|           1|
    |j_6_fu_341_p2         |     +    |      0|  0|   6|           5|           1|
    |j_7_fu_305_p2         |     +    |      0|  0|   6|           5|           1|
    |j_8_fu_317_p2         |     +    |      0|  0|   3|           2|           1|
    |j_fu_269_p2           |     +    |      0|  0|   6|           5|           1|
    |icmp_ln100_fu_323_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln102_fu_335_p2  |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln76_fu_251_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln78_fu_263_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln84_fu_275_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln86_fu_287_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln90_fu_299_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln94_fu_311_p2   |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7       |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9       |    or    |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 128|          62|          48|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  47|         10|    1|         10|
    |ap_done                 |   9|          2|    1|          2|
    |data_0_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_1_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_2_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_185            |   9|          2|    5|         10|
    |i5_0_reg_229            |   9|          2|    2|          4|
    |i_0_reg_163             |   9|          2|    2|          4|
    |j2_0_reg_196            |   9|          2|    2|          4|
    |j3_0_reg_207            |   9|          2|    5|         10|
    |j4_0_reg_218            |   9|          2|    2|          4|
    |j6_0_reg_240            |   9|          2|    5|         10|
    |j_0_reg_174             |   9|          2|    5|         10|
    |real_start              |   9|          2|    1|          2|
    |res_0_V_V_blk_n         |   9|          2|    1|          2|
    |res_0_V_V_din           |  15|          3|   16|         48|
    |res_1_V_V_blk_n         |   9|          2|    1|          2|
    |res_1_V_V_din           |  15|          3|   16|         48|
    |res_2_V_V_blk_n         |   9|          2|    1|          2|
    |res_2_V_V_din           |  15|          3|   16|         48|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 236|         51|   85|        226|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  9|   0|    9|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_185    |  5|   0|    5|          0|
    |i5_0_reg_229    |  2|   0|    2|          0|
    |i_0_reg_163     |  2|   0|    2|          0|
    |i_1_reg_398     |  2|   0|    2|          0|
    |i_2_reg_366     |  5|   0|    5|          0|
    |i_reg_350       |  2|   0|    2|          0|
    |j2_0_reg_196    |  2|   0|    2|          0|
    |j3_0_reg_207    |  5|   0|    5|          0|
    |j4_0_reg_218    |  2|   0|    2|          0|
    |j6_0_reg_240    |  5|   0|    5|          0|
    |j_0_reg_174     |  5|   0|    5|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 48|   0|   48|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|ap_done            | out |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|start_out          | out |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|start_write        | out |    1| ap_ctrl_hs | zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> | return value |
|data_0_V_V_TDATA   |  in |   16|    axis    |                      data_0_V_V                      |    pointer   |
|data_0_V_V_TVALID  |  in |    1|    axis    |                      data_0_V_V                      |    pointer   |
|data_0_V_V_TREADY  | out |    1|    axis    |                      data_0_V_V                      |    pointer   |
|data_1_V_V_TDATA   |  in |   16|    axis    |                      data_1_V_V                      |    pointer   |
|data_1_V_V_TVALID  |  in |    1|    axis    |                      data_1_V_V                      |    pointer   |
|data_1_V_V_TREADY  | out |    1|    axis    |                      data_1_V_V                      |    pointer   |
|data_2_V_V_TDATA   |  in |   16|    axis    |                      data_2_V_V                      |    pointer   |
|data_2_V_V_TVALID  |  in |    1|    axis    |                      data_2_V_V                      |    pointer   |
|data_2_V_V_TREADY  | out |    1|    axis    |                      data_2_V_V                      |    pointer   |
|res_0_V_V_din      | out |   16|   ap_fifo  |                       res_0_V_V                      |    pointer   |
|res_0_V_V_full_n   |  in |    1|   ap_fifo  |                       res_0_V_V                      |    pointer   |
|res_0_V_V_write    | out |    1|   ap_fifo  |                       res_0_V_V                      |    pointer   |
|res_1_V_V_din      | out |   16|   ap_fifo  |                       res_1_V_V                      |    pointer   |
|res_1_V_V_full_n   |  in |    1|   ap_fifo  |                       res_1_V_V                      |    pointer   |
|res_1_V_V_write    | out |    1|   ap_fifo  |                       res_1_V_V                      |    pointer   |
|res_2_V_V_din      | out |   16|   ap_fifo  |                       res_2_V_V                      |    pointer   |
|res_2_V_V_full_n   |  in |    1|   ap_fifo  |                       res_2_V_V                      |    pointer   |
|res_2_V_V_write    | out |    1|   ap_fifo  |                       res_2_V_V                      |    pointer   |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 8 
5 --> 5 6 
6 --> 6 7 
7 --> 7 4 
8 --> 9 
9 --> 9 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str331, i32 0, i32 0, [1 x i8]* @p_str332, [1 x i8]* @p_str333, [1 x i8]* @p_str334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str335, [1 x i8]* @p_str336)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str324, i32 0, i32 0, [1 x i8]* @p_str325, [1 x i8]* @p_str326, [1 x i8]* @p_str327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str328, [1 x i8]* @p_str329)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str317, i32 0, i32 0, [1 x i8]* @p_str318, [1 x i8]* @p_str319, [1 x i8]* @p_str320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str321, [1 x i8]* @p_str322)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent(i16* %res_0_V_V, i16* %res_1_V_V, i16* %res_2_V_V) nounwind"   --->   Operation 13 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %PadTop_end ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%icmp_ln76 = icmp eq i2 %i_0, -2" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 19 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.23ns)   --->   "%i = add i2 %i_0, 1" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %.preheader3.preheader, label %PadTop_begin" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str44) nounwind" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str44)" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.60ns)   --->   "br label %2" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 25 'br' <Predicate = (!icmp_ln76)> <Delay = 0.60>
ST_2 : Operation 26 [1/1] (0.60ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 26 'br' <Predicate = (icmp_ln76)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %PadTop_begin ], [ %j, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i34.0 ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.63ns)   --->   "%icmp_ln78 = icmp eq i5 %j_0, -12" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 28 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 29 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.34ns)   --->   "%j = add i5 %j_0, 1" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %PadTop_end, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i34.0" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str45) nounwind" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:79]   --->   Operation 33 'write' <Predicate = (!icmp_ln78)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 34 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:79]   --->   Operation 34 'write' <Predicate = (!icmp_ln78)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 35 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:79]   --->   Operation 35 'write' <Predicate = (!icmp_ln78)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 36 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str44, i32 %tmp)" [firmware/nnet_utils/nnet_stream.h:81]   --->   Operation 37 'specregionend' 'empty_55' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 38 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.63>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i_2, %PadMain_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 39 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln84 = icmp eq i5 %i1_0, -16" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 40 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.34ns)   --->   "%i_2 = add i5 %i1_0, 1" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 42 'add' 'i_2' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %.preheader.preheader, label %PadMain_begin" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str46) nounwind" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str46)" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 45 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.60ns)   --->   "br label %3" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 46 'br' <Predicate = (!icmp_ln84)> <Delay = 0.60>
ST_4 : Operation 47 [1/1] (0.60ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 47 'br' <Predicate = (icmp_ln84)> <Delay = 0.60>

State 5 <SV = 3> <Delay = 1.45>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j2_0 = phi i2 [ 0, %PadMain_begin ], [ %j_5, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i28.0 ]"   --->   Operation 48 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.34ns)   --->   "%icmp_ln86 = icmp eq i2 %j2_0, -2" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 49 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 50 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.23ns)   --->   "%j_5 = add i2 %j2_0, 1" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 51 'add' 'j_5' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %.preheader2.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i28.0" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str47) nounwind" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:87]   --->   Operation 54 'write' <Predicate = (!icmp_ln86)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 55 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:87]   --->   Operation 55 'write' <Predicate = (!icmp_ln86)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 56 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:87]   --->   Operation 56 'write' <Predicate = (!icmp_ln86)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 57 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.60ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 58 'br' <Predicate = (icmp_ln86)> <Delay = 0.60>

State 6 <SV = 4> <Delay = 1.45>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%j3_0 = phi i5 [ %j_7, %"fill_data<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>.exit" ], [ 0, %.preheader2.preheader ]"   --->   Operation 59 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.63ns)   --->   "%icmp_ln90 = icmp eq i5 %j3_0, -16" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 60 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 61 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.34ns)   --->   "%j_7 = add i5 %j3_0, 1" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 62 'add' 'j_7' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %.preheader1.preheader, label %"fill_data<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>.exit"" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str48) nounwind" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_0_V_V)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 65 'read' 'tmp_V' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 66 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 66 'write' <Predicate = (!icmp_ln90)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_V_191 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_1_V_V)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 67 'read' 'tmp_V_191' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 68 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 %tmp_V_191)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 68 'write' <Predicate = (!icmp_ln90)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_V_192 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_2_V_V)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 69 'read' 'tmp_V_192' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 70 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 %tmp_V_192)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 70 'write' <Predicate = (!icmp_ln90)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 71 'br' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.60ns)   --->   "br label %.preheader1" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 72 'br' <Predicate = (icmp_ln90)> <Delay = 0.60>

State 7 <SV = 5> <Delay = 1.45>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%j4_0 = phi i2 [ %j_8, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i22.0 ], [ 0, %.preheader1.preheader ]"   --->   Operation 73 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.34ns)   --->   "%icmp_ln94 = icmp eq i2 %j4_0, -2" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 74 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 75 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.23ns)   --->   "%j_8 = add i2 %j4_0, 1" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 76 'add' 'j_8' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %PadMain_end, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i22.0" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str49) nounwind" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:95]   --->   Operation 79 'write' <Predicate = (!icmp_ln94)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_7 : Operation 80 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:95]   --->   Operation 80 'write' <Predicate = (!icmp_ln94)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_7 : Operation 81 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:95]   --->   Operation 81 'write' <Predicate = (!icmp_ln94)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader1" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 82 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str46, i32 %tmp_5)" [firmware/nnet_utils/nnet_stream.h:97]   --->   Operation 83 'specregionend' 'empty_60' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 84 'br' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.60>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%i5_0 = phi i2 [ %i_1, %PadBottom_end ], [ 0, %.preheader.preheader ]"   --->   Operation 85 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.34ns)   --->   "%icmp_ln100 = icmp eq i2 %i5_0, -2" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 86 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 87 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.23ns)   --->   "%i_1 = add i2 %i5_0, 1" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 88 'add' 'i_1' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %5, label %PadBottom_begin" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str50) nounwind" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str50)" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 91 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.60ns)   --->   "br label %4" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 92 'br' <Predicate = (!icmp_ln100)> <Delay = 0.60>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_stream.h:106]   --->   Operation 93 'ret' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.45>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%j6_0 = phi i5 [ 0, %PadBottom_begin ], [ %j_6, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0 ]"   --->   Operation 94 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.63ns)   --->   "%icmp_ln102 = icmp eq i5 %j6_0, -12" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 95 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 96 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.34ns)   --->   "%j_6 = add i5 %j6_0, 1" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 97 'add' 'j_6' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %PadBottom_end, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str51) nounwind" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 99 'specloopname' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:103]   --->   Operation 100 'write' <Predicate = (!icmp_ln102)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 101 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:103]   --->   Operation 101 'write' <Predicate = (!icmp_ln102)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 102 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:103]   --->   Operation 102 'write' <Predicate = (!icmp_ln102)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 103 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str50, i32 %tmp_6)" [firmware/nnet_utils/nnet_stream.h:105]   --->   Operation 104 'specregionend' 'empty_63' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 105 'br' <Predicate = (icmp_ln102)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specstablecontent_ln0 (specstablecontent) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
br_ln76               (br               ) [ 0111000000]
i_0                   (phi              ) [ 0010000000]
icmp_ln76             (icmp             ) [ 0011000000]
empty                 (speclooptripcount) [ 0000000000]
i                     (add              ) [ 0111000000]
br_ln76               (br               ) [ 0000000000]
specloopname_ln76     (specloopname     ) [ 0000000000]
tmp                   (specregionbegin  ) [ 0001000000]
br_ln78               (br               ) [ 0011000000]
br_ln84               (br               ) [ 0011111100]
j_0                   (phi              ) [ 0001000000]
icmp_ln78             (icmp             ) [ 0011000000]
empty_54              (speclooptripcount) [ 0000000000]
j                     (add              ) [ 0011000000]
br_ln78               (br               ) [ 0000000000]
specloopname_ln78     (specloopname     ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
br_ln78               (br               ) [ 0011000000]
empty_55              (specregionend    ) [ 0000000000]
br_ln76               (br               ) [ 0111000000]
i1_0                  (phi              ) [ 0000100000]
icmp_ln84             (icmp             ) [ 0000111100]
empty_56              (speclooptripcount) [ 0000000000]
i_2                   (add              ) [ 0010111100]
br_ln84               (br               ) [ 0000000000]
specloopname_ln84     (specloopname     ) [ 0000000000]
tmp_5                 (specregionbegin  ) [ 0000011100]
br_ln86               (br               ) [ 0000111100]
br_ln100              (br               ) [ 0000111111]
j2_0                  (phi              ) [ 0000010000]
icmp_ln86             (icmp             ) [ 0000111100]
empty_57              (speclooptripcount) [ 0000000000]
j_5                   (add              ) [ 0000111100]
br_ln86               (br               ) [ 0000000000]
specloopname_ln86     (specloopname     ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
br_ln86               (br               ) [ 0000111100]
br_ln90               (br               ) [ 0000111100]
j3_0                  (phi              ) [ 0000001000]
icmp_ln90             (icmp             ) [ 0000111100]
empty_58              (speclooptripcount) [ 0000000000]
j_7                   (add              ) [ 0000111100]
br_ln90               (br               ) [ 0000000000]
specloopname_ln90     (specloopname     ) [ 0000000000]
tmp_V                 (read             ) [ 0000000000]
write_ln67            (write            ) [ 0000000000]
tmp_V_191             (read             ) [ 0000000000]
write_ln67            (write            ) [ 0000000000]
tmp_V_192             (read             ) [ 0000000000]
write_ln67            (write            ) [ 0000000000]
br_ln90               (br               ) [ 0000111100]
br_ln94               (br               ) [ 0000111100]
j4_0                  (phi              ) [ 0000000100]
icmp_ln94             (icmp             ) [ 0000111100]
empty_59              (speclooptripcount) [ 0000000000]
j_8                   (add              ) [ 0000111100]
br_ln94               (br               ) [ 0000000000]
specloopname_ln94     (specloopname     ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
br_ln94               (br               ) [ 0000111100]
empty_60              (specregionend    ) [ 0000000000]
br_ln84               (br               ) [ 0010111100]
i5_0                  (phi              ) [ 0000000010]
icmp_ln100            (icmp             ) [ 0000000011]
empty_61              (speclooptripcount) [ 0000000000]
i_1                   (add              ) [ 0000100011]
br_ln100              (br               ) [ 0000000000]
specloopname_ln100    (specloopname     ) [ 0000000000]
tmp_6                 (specregionbegin  ) [ 0000000001]
br_ln102              (br               ) [ 0000000011]
ret_ln106             (ret              ) [ 0000000000]
j6_0                  (phi              ) [ 0000000001]
icmp_ln102            (icmp             ) [ 0000000011]
empty_62              (speclooptripcount) [ 0000000000]
j_6                   (add              ) [ 0000000011]
br_ln102              (br               ) [ 0000000000]
specloopname_ln102    (specloopname     ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
write_ln56            (write            ) [ 0000000000]
br_ln102              (br               ) [ 0000000011]
empty_63              (specregionend    ) [ 0000000000]
br_ln100              (br               ) [ 0000100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_0_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_1_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str332"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str334"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str335"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str336"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str317"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str318"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/3 write_ln56/5 write_ln67/6 write_ln56/7 write_ln56/9 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/3 write_ln56/5 write_ln67/6 write_ln56/7 write_ln56/9 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln56/3 write_ln56/5 write_ln67/6 write_ln56/7 write_ln56/9 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_V_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_V_191_read_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_191/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_V_192_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_192/6 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="1"/>
<pin id="165" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="2" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="j_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i1_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="1"/>
<pin id="187" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i1_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="j2_0_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="1"/>
<pin id="198" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="j2_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="2" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="j3_0_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="1"/>
<pin id="209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="j3_0_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/6 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j4_0_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="1"/>
<pin id="220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j4_0 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="j4_0_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4_0/7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i5_0_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="2" slack="1"/>
<pin id="231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i5_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i5_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0/8 "/>
</bind>
</comp>

<comp id="240" class="1005" name="j6_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="1"/>
<pin id="242" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="j6_0_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/9 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln76_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="2" slack="0"/>
<pin id="253" dir="0" index="1" bw="2" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln78_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="j_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln84_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln86_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="j_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln90_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="j_7_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln94_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="j_8_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln100_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="0" index="1" bw="2" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln102_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="j_6_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/9 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="358" class="1005" name="j_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="j_5_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="382" class="1005" name="j_7_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="390" class="1005" name="j_8_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="398" class="1005" name="i_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="406" class="1005" name="j_6_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="94" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="96" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="94" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="96" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="94" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="96" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="110" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="2"/><net_sink comp="118" pin=2"/></net>

<net id="153"><net_src comp="110" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="149" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="160"><net_src comp="110" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="156" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="84" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="84" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="68" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="243"><net_src comp="84" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="167" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="167" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="76" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="178" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="86" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="178" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="90" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="189" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="100" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="189" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="200" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="200" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="76" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="211" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="100" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="211" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="90" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="222" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="222" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="76" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="233" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="70" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="233" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="244" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="86" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="244" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="257" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="361"><net_src comp="269" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="369"><net_src comp="281" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="377"><net_src comp="293" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="385"><net_src comp="305" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="393"><net_src comp="317" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="401"><net_src comp="329" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="409"><net_src comp="341" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="244" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_0_V_V | {}
	Port: data_1_V_V | {}
	Port: data_2_V_V | {}
	Port: res_0_V_V | {3 5 6 7 9 }
	Port: res_1_V_V | {3 5 6 7 9 }
	Port: res_2_V_V | {3 5 6 7 9 }
 - Input state : 
	Port: zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> : data_0_V_V | {6 }
	Port: zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> : data_1_V_V | {6 }
	Port: zeropad2d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> : data_2_V_V | {6 }
  - Chain level:
	State 1
	State 2
		icmp_ln76 : 1
		i : 1
		br_ln76 : 2
	State 3
		icmp_ln78 : 1
		j : 1
		br_ln78 : 2
	State 4
		icmp_ln84 : 1
		i_2 : 1
		br_ln84 : 2
	State 5
		icmp_ln86 : 1
		j_5 : 1
		br_ln86 : 2
	State 6
		icmp_ln90 : 1
		j_7 : 1
		br_ln90 : 2
	State 7
		icmp_ln94 : 1
		j_8 : 1
		br_ln94 : 2
	State 8
		icmp_ln100 : 1
		i_1 : 1
		br_ln100 : 2
	State 9
		icmp_ln102 : 1
		j_6 : 1
		br_ln102 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln76_fu_251   |    0    |    8    |
|          |    icmp_ln78_fu_263   |    0    |    11   |
|          |    icmp_ln84_fu_275   |    0    |    11   |
|   icmp   |    icmp_ln86_fu_287   |    0    |    8    |
|          |    icmp_ln90_fu_299   |    0    |    11   |
|          |    icmp_ln94_fu_311   |    0    |    8    |
|          |   icmp_ln100_fu_323   |    0    |    8    |
|          |   icmp_ln102_fu_335   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |        i_fu_257       |    0    |    3    |
|          |        j_fu_269       |    0    |    6    |
|          |       i_2_fu_281      |    0    |    6    |
|    add   |       j_5_fu_293      |    0    |    3    |
|          |       j_7_fu_305      |    0    |    6    |
|          |       j_8_fu_317      |    0    |    3    |
|          |       i_1_fu_329      |    0    |    3    |
|          |       j_6_fu_341      |    0    |    6    |
|----------|-----------------------|---------|---------|
|          |    grp_write_fu_118   |    0    |    0    |
|   write  |    grp_write_fu_126   |    0    |    0    |
|          |    grp_write_fu_134   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   tmp_V_read_fu_142   |    0    |    0    |
|   read   | tmp_V_191_read_fu_149 |    0    |    0    |
|          | tmp_V_192_read_fu_156 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   112   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i1_0_reg_185|    5   |
|i5_0_reg_229|    2   |
| i_0_reg_163|    2   |
| i_1_reg_398|    2   |
| i_2_reg_366|    5   |
|  i_reg_350 |    2   |
|j2_0_reg_196|    2   |
|j3_0_reg_207|    5   |
|j4_0_reg_218|    2   |
|j6_0_reg_240|    5   |
| j_0_reg_174|    5   |
| j_5_reg_374|    2   |
| j_6_reg_406|    5   |
| j_7_reg_382|    5   |
| j_8_reg_390|    2   |
|  j_reg_358 |    5   |
+------------+--------+
|    Total   |   56   |
+------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_118 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_126 |  p2  |   2  |  16  |   32   ||    9    |
| grp_write_fu_134 |  p2  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   96   ||  1.809  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   112  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   56   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   56   |   139  |
+-----------+--------+--------+--------+
