{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "1r2w.v",
        "max_rss(MiB)": 93.8,
        "exec_time(ms)": 486.8,
        "elaboration_time(ms)": 360.4,
        "optimization_time(ms)": 5,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 367.2,
        "Pi": 75,
        "Po": 34,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "verilog": "1r2w.v",
        "max_rss(MiB)": 80,
        "exec_time(ms)": 516.9,
        "elaboration_time(ms)": 467.7,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 28.6,
        "synthesis_time(ms)": 496.7,
        "Pi": 75,
        "Po": 34,
        "logic element": 1656,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1656,
        "Total Node": 2168
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "1r.v",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 423,
        "elaboration_time(ms)": 309.7,
        "optimization_time(ms)": 1.4,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 311.6,
        "Latch Drivers": 1,
        "Po": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "verilog": "1r.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 431.1,
        "elaboration_time(ms)": 412.4,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 8,
        "synthesis_time(ms)": 420.6,
        "Latch Drivers": 1,
        "Po": 8,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r1w.v",
        "max_rss(MiB)": 89.4,
        "exec_time(ms)": 476.1,
        "elaboration_time(ms)": 355.4,
        "optimization_time(ms)": 5.3,
        "techmap_time(ms)": 1.7,
        "synthesis_time(ms)": 362.5,
        "Pi": 42,
        "Po": 65,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 32
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "verilog": "2r1w.v",
        "max_rss(MiB)": 77,
        "exec_time(ms)": 513.3,
        "elaboration_time(ms)": 458.6,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 32.1,
        "synthesis_time(ms)": 491.1,
        "Pi": 42,
        "Po": 65,
        "logic element": 1688,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1688,
        "Total Node": 2200
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r2w.v",
        "max_rss(MiB)": 74.8,
        "exec_time(ms)": 442.8,
        "elaboration_time(ms)": 328.8,
        "optimization_time(ms)": 1.4,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 330.9,
        "Pi": 25,
        "Po": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "verilog": "2r2w.v",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 452.8,
        "elaboration_time(ms)": 431.5,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 9.3,
        "synthesis_time(ms)": 441,
        "Pi": 25,
        "Po": 16,
        "logic element": 488,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 616
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "2r.v",
        "max_rss(MiB)": 68.6,
        "exec_time(ms)": 429.8,
        "elaboration_time(ms)": 309.1,
        "optimization_time(ms)": 1.9,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 311.7,
        "Latch Drivers": 1,
        "Po": 16,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "verilog": "2r.v",
        "max_rss(MiB)": 51.3,
        "exec_time(ms)": 444,
        "elaboration_time(ms)": 419.2,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 12.6,
        "synthesis_time(ms)": 432.1,
        "Latch Drivers": 1,
        "Po": 16,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adder.v",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 408.4,
        "elaboration_time(ms)": 297,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 297.3,
        "Pi": 4,
        "Po": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "verilog": "adder.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 408.3,
        "elaboration_time(ms)": 400.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 400.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adffe.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 145.2,
        "elaboration_time(ms)": 54.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "verilog": "adffe.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 47.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.6,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adff.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 113.4,
        "elaboration_time(ms)": 44.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "verilog": "adff.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 44.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 44.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "adlatch.v",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 121.1,
        "elaboration_time(ms)": 32.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 32.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "verilog": "adlatch.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 46.8,
        "elaboration_time(ms)": 43.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bitwise_not.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 124.3,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.1,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "verilog": "bitwise_not.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 40.7,
        "elaboration_time(ms)": 37.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.9,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "bram.v",
        "max_rss(MiB)": 71.7,
        "exec_time(ms)": 154.3,
        "elaboration_time(ms)": 63.9,
        "optimization_time(ms)": 1.1,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 65.4,
        "Pi": 23,
        "Po": 8,
        "logic element": 1,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 9
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "verilog": "bram.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 80.1,
        "elaboration_time(ms)": 65.7,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 8.1,
        "synthesis_time(ms)": 74.1,
        "Pi": 23,
        "Po": 8,
        "logic element": 1877,
        "latch": 512,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 1877,
        "Total Node": 2389
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffe.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 134.8,
        "elaboration_time(ms)": 59.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 59.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "verilog": "dffe.v",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 44.5,
        "elaboration_time(ms)": 41.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dff.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 121.3,
        "elaboration_time(ms)": 40.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "verilog": "dff.v",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 44.9,
        "elaboration_time(ms)": 41.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "latch": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 3
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffsre.v",
        "max_rss(MiB)": 65.4,
        "exec_time(ms)": 139.9,
        "elaboration_time(ms)": 51.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 51.9,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "verilog": "dffsre.v",
        "max_rss(MiB)": 44.9,
        "exec_time(ms)": 69.7,
        "elaboration_time(ms)": 67.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 67.5,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dffsr.v",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 115.1,
        "elaboration_time(ms)": 38.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "verilog": "dffsr.v",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 43.5,
        "elaboration_time(ms)": 40.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "div_by_const.v",
        "warnings": [
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available."
        ],
        "max_rss(MiB)": 102.7,
        "exec_time(ms)": 239.9,
        "elaboration_time(ms)": 95.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 41.7,
        "synthesis_time(ms)": 137.1,
        "Pi": 4,
        "Po": 7,
        "logic element": 133,
        "generic logic size": 4,
        "Longest Path": 38,
        "Average Path": 6,
        "Estimated LUTs": 133,
        "Total Node": 133
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "verilog": "div_by_const.v",
        "warnings": [
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available.",
            "[PARSE_BLIF] Warn: Could not hook up the pin div_by_const^Y_$_OR__Y_B_$_AND__Y_A~31: not available."
        ],
        "max_rss(MiB)": 107.6,
        "exec_time(ms)": 230.5,
        "elaboration_time(ms)": 96.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 105.8,
        "synthesis_time(ms)": 202.4,
        "Pi": 4,
        "Po": 7,
        "logic element": 133,
        "Longest Path": 38,
        "Average Path": 6,
        "Estimated LUTs": 133,
        "Total Node": 133
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "div.v",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 130.2,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 41.4,
        "Pi": 8,
        "Po": 4,
        "logic element": 97,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 9,
        "Estimated LUTs": 97,
        "Total Node": 97
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "verilog": "div.v",
        "max_rss(MiB)": 48.2,
        "exec_time(ms)": 56.2,
        "elaboration_time(ms)": 50.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3,
        "synthesis_time(ms)": 53.1,
        "Pi": 8,
        "Po": 4,
        "logic element": 97,
        "Longest Path": 43,
        "Average Path": 9,
        "Estimated LUTs": 97,
        "Total Node": 97
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dlatch.v",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 125.5,
        "elaboration_time(ms)": 40,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.1,
        "Pi": 2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "verilog": "dlatch.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 59.3,
        "elaboration_time(ms)": 56.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 56.7,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "common/dpram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dpram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "dpram.v",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 166.1,
        "elaboration_time(ms)": 75.8,
        "optimization_time(ms)": 2.1,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 78.9,
        "Pi": 49,
        "Po": 32,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 16
    },
    "common/dpram/no_arch": {
        "test_name": "common/dpram/no_arch",
        "verilog": "dpram.v",
        "max_rss(MiB)": 226.3,
        "exec_time(ms)": 814.5,
        "elaboration_time(ms)": 81.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 296.3,
        "synthesis_time(ms)": 378.2,
        "Pi": 49,
        "Po": 32,
        "logic element": 13616,
        "latch": 4096,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 13616,
        "Total Node": 17712
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "ge.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 127.1,
        "elaboration_time(ms)": 49.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 49.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 14,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 7,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "verilog": "ge.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 42.8,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 39.8,
        "Pi": 4,
        "Po": 1,
        "logic element": 14,
        "Longest Path": 11,
        "Average Path": 7,
        "Estimated LUTs": 14,
        "Total Node": 14
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "gt.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 124.1,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 38.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 13,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "verilog": "gt.v",
        "max_rss(MiB)": 44.1,
        "exec_time(ms)": 37,
        "elaboration_time(ms)": 33.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 34.1,
        "Pi": 4,
        "Po": 1,
        "logic element": 13,
        "Longest Path": 10,
        "Average Path": 7,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "hierarchy.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 145.4,
        "elaboration_time(ms)": 56.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 57.1,
        "Pi": 3,
        "Po": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Total Node": 4
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "verilog": "hierarchy.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 60.4,
        "elaboration_time(ms)": 57.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 57.5,
        "Pi": 3,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "le.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 95.8,
        "elaboration_time(ms)": 32.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 32.5,
        "Pi": 4,
        "Po": 1,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "verilog": "le.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 50.8,
        "elaboration_time(ms)": 47.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 47.9,
        "Pi": 4,
        "Po": 1,
        "logic element": 12,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "logical_not.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 110.5,
        "elaboration_time(ms)": 36.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.7,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "verilog": "logical_not.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 40.2,
        "elaboration_time(ms)": 37.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.5,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "lt.v",
        "max_rss(MiB)": 64.5,
        "exec_time(ms)": 127.9,
        "elaboration_time(ms)": 40.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 40.3,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "verilog": "lt.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 49.5,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.6,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mem.v",
        "max_rss(MiB)": 69.6,
        "exec_time(ms)": 134.2,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 1.3,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 50.9,
        "Pi": 17,
        "Po": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 8
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "verilog": "mem.v",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 71.4,
        "elaboration_time(ms)": 57.8,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 7.6,
        "synthesis_time(ms)": 65.6,
        "Pi": 17,
        "Po": 8,
        "logic element": 480,
        "latch": 128,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 480,
        "Total Node": 608
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "memrd.v",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 140.6,
        "elaboration_time(ms)": 50.4,
        "optimization_time(ms)": 0.8,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 51.5,
        "Latch Drivers": 1,
        "Po": 8,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "verilog": "memrd.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 57.8,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 4,
        "synthesis_time(ms)": 53.2,
        "Latch Drivers": 1,
        "Po": 8,
        "latch": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 2
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mod.v",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 118,
        "elaboration_time(ms)": 34.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.8,
        "synthesis_time(ms)": 34.8,
        "Pi": 8,
        "Po": 4,
        "logic element": 107,
        "generic logic size": 4,
        "Longest Path": 44,
        "Average Path": 9,
        "Estimated LUTs": 107,
        "Total Node": 107
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "verilog": "mod.v",
        "max_rss(MiB)": 48.3,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 38.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.1,
        "synthesis_time(ms)": 40.6,
        "Pi": 8,
        "Po": 4,
        "logic element": 107,
        "Longest Path": 44,
        "Average Path": 9,
        "Estimated LUTs": 107,
        "Total Node": 107
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mult_const.v",
        "max_rss(MiB)": 73.4,
        "exec_time(ms)": 132,
        "elaboration_time(ms)": 57.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 58,
        "Pi": 4,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "verilog": "mult_const.v",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 50.7,
        "elaboration_time(ms)": 46.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 48.1,
        "Pi": 4,
        "Po": 4,
        "logic element": 11,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mult.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 144.4,
        "elaboration_time(ms)": 64.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 64.4,
        "Pi": 8,
        "Po": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 1
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "verilog": "mult.v",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 39.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 40.1,
        "Pi": 8,
        "Po": 4,
        "logic element": 19,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "mux.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 128.3,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.6,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "verilog": "mux.v",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 43.7,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.7,
        "Pi": 8,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nr.v",
        "max_rss(MiB)": 73.3,
        "exec_time(ms)": 164.7,
        "elaboration_time(ms)": 76.3,
        "optimization_time(ms)": 2.5,
        "techmap_time(ms)": 1.3,
        "synthesis_time(ms)": 80.2,
        "Latch Drivers": 1,
        "Po": 24,
        "latch": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Total Node": 25
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "verilog": "nr.v",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 81.2,
        "elaboration_time(ms)": 60.2,
        "optimization_time(ms)": 0.6,
        "techmap_time(ms)": 15.4,
        "synthesis_time(ms)": 76.2,
        "Latch Drivers": 1,
        "Po": 24,
        "latch": 24,
        "Longest Path": 3,
        "Average Path": 2,
        "Total Node": 25
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nrnw.v",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 186.1,
        "elaboration_time(ms)": 110.2,
        "optimization_time(ms)": 1.7,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 113.4,
        "Pi": 38,
        "Po": 24,
        "logic element": 83,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 83,
        "Total Node": 91
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "verilog": "nrnw.v",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 126.5,
        "elaboration_time(ms)": 108.9,
        "optimization_time(ms)": 1.1,
        "techmap_time(ms)": 9.9,
        "synthesis_time(ms)": 120,
        "Pi": 38,
        "Po": 24,
        "logic element": 563,
        "latch": 128,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 563,
        "Total Node": 691
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pmux.v",
        "max_rss(MiB)": 427.7,
        "exec_time(ms)": 817.9,
        "elaboration_time(ms)": 729.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.4,
        "synthesis_time(ms)": 745,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "generic logic size": 4,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "verilog": "pmux.v",
        "max_rss(MiB)": 407.7,
        "exec_time(ms)": 784.7,
        "elaboration_time(ms)": 766,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.5,
        "synthesis_time(ms)": 781.5,
        "Pi": 230,
        "Po": 10,
        "logic element": 200,
        "Longest Path": 22,
        "Average Path": 3,
        "Estimated LUTs": 200,
        "Total Node": 200
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pow_const.v",
        "max_rss(MiB)": 70.1,
        "exec_time(ms)": 132.6,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.8,
        "Pi": 2,
        "Po": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Total Node": 4
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "verilog": "pow_const.v",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 64.3,
        "elaboration_time(ms)": 49.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 9.9,
        "synthesis_time(ms)": 59.7,
        "Pi": 2,
        "Po": 8,
        "logic element": 340,
        "Longest Path": 40,
        "Average Path": 6,
        "Estimated LUTs": 340,
        "Total Node": 340
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pow.v",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 138.5,
        "elaboration_time(ms)": 50.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.1,
        "synthesis_time(ms)": 51.4,
        "Pi": 5,
        "Po": 8,
        "logic element": 56,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 56,
        "Total Node": 62
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "verilog": "pow.v",
        "max_rss(MiB)": 53.1,
        "exec_time(ms)": 78.9,
        "elaboration_time(ms)": 45.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 28.1,
        "synthesis_time(ms)": 73.4,
        "Pi": 5,
        "Po": 8,
        "logic element": 566,
        "Longest Path": 59,
        "Average Path": 5,
        "Estimated LUTs": 566,
        "Total Node": 566
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reduce_and.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 124.9,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 41.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "verilog": "reduce_and.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 54.4,
        "elaboration_time(ms)": 51.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 51.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reduce_bool.v",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 128.3,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.7,
        "Pi": 11,
        "Po": 2,
        "logic element": 11,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "verilog": "reduce_bool.v",
        "max_rss(MiB)": 45.3,
        "exec_time(ms)": 50.4,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.5,
        "Pi": 11,
        "Po": 2,
        "logic element": 11,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 11
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "register.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 128.2,
        "elaboration_time(ms)": 41.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 7
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "verilog": "register.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 45.5,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "latch": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 7
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "rom.v",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 122.4,
        "elaboration_time(ms)": 44.6,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 45.2,
        "Latch Drivers": 1,
        "Po": 8,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Total Node": 9
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "verilog": "rom.v",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 55.1,
        "elaboration_time(ms)": 44.2,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 5.1,
        "synthesis_time(ms)": 49.4,
        "Latch Drivers": 1,
        "Po": 8,
        "latch": 8,
        "Longest Path": 3,
        "Average Path": 2,
        "Total Node": 9
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdffce.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 117.8,
        "elaboration_time(ms)": 38.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.9,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "verilog": "sdffce.v",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.4,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdffe.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 130.9,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "verilog": "sdffe.v",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 55.6,
        "elaboration_time(ms)": 52.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.5,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sdff.v",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 139.9,
        "elaboration_time(ms)": 51.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 51.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "verilog": "sdff.v",
        "max_rss(MiB)": 44.1,
        "exec_time(ms)": 35.4,
        "elaboration_time(ms)": 32.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 32.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/spram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/spram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "spram.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 137.2,
        "elaboration_time(ms)": 57.1,
        "optimization_time(ms)": 1.2,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 58.8,
        "Pi": 26,
        "Po": 16,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 16
    },
    "common/spram/no_arch": {
        "test_name": "common/spram/no_arch",
        "verilog": "spram.v",
        "max_rss(MiB)": 176.5,
        "exec_time(ms)": 380.8,
        "elaboration_time(ms)": 69.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 169.8,
        "synthesis_time(ms)": 239.7,
        "Pi": 26,
        "Po": 16,
        "logic element": 8728,
        "latch": 4096,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 8728,
        "Total Node": 12824
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sr.v",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 119.3,
        "elaboration_time(ms)": 34.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 34.7,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "verilog": "sr.v",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 58.8,
        "elaboration_time(ms)": 55.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.9,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "sub.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 120.7,
        "elaboration_time(ms)": 38.9,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "verilog": "sub.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 36.8,
        "elaboration_time(ms)": 33.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 33.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/shiftx/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "shiftx.v",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 373.3,
        "elaboration_time(ms)": 285.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 285.9,
        "Pi": 6,
        "Po": 4,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/shiftx/no_arch": {
        "test_name": "common/shiftx/no_arch",
        "verilog": "shiftx.v",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 287.3,
        "elaboration_time(ms)": 284.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 284.9,
        "Pi": 6,
        "Po": 4,
        "logic element": 5,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
