// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_dataflow_in_loop_ln131_for_each_patch (
        ap_clk,
        ap_rst,
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        patch,
        x,
        m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR,
        m_axi_inout1_AWID,
        m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID,
        m_axi_inout1_WREADY,
        m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST,
        m_axi_inout1_WID,
        m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR,
        m_axi_inout1_ARID,
        m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID,
        m_axi_inout1_RREADY,
        m_axi_inout1_RDATA,
        m_axi_inout1_RLAST,
        m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER,
        m_axi_inout1_RRESP,
        m_axi_inout1_BVALID,
        m_axi_inout1_BREADY,
        m_axi_inout1_BRESP,
        m_axi_inout1_BID,
        m_axi_inout1_BUSER,
        out_r,
        weights_address0,
        weights_ce0,
        weights_d0,
        weights_q0,
        weights_we0,
        weights_address1,
        weights_ce1,
        weights_d1,
        weights_q1,
        weights_we1,
        bias_address0,
        bias_ce0,
        bias_d0,
        bias_q0,
        bias_we0,
        bias_address1,
        bias_ce1,
        bias_d1,
        bias_q1,
        bias_we1,
        norm_eps_V,
        patch_ap_vld,
        x_ap_vld,
        ap_start,
        out_r_ap_vld,
        norm_eps_V_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input   ap_clk;
input   ap_rst;
output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [7:0] patch;
input  [63:0] x;
output   m_axi_inout1_AWVALID;
input   m_axi_inout1_AWREADY;
output  [63:0] m_axi_inout1_AWADDR;
output  [0:0] m_axi_inout1_AWID;
output  [31:0] m_axi_inout1_AWLEN;
output  [2:0] m_axi_inout1_AWSIZE;
output  [1:0] m_axi_inout1_AWBURST;
output  [1:0] m_axi_inout1_AWLOCK;
output  [3:0] m_axi_inout1_AWCACHE;
output  [2:0] m_axi_inout1_AWPROT;
output  [3:0] m_axi_inout1_AWQOS;
output  [3:0] m_axi_inout1_AWREGION;
output  [0:0] m_axi_inout1_AWUSER;
output   m_axi_inout1_WVALID;
input   m_axi_inout1_WREADY;
output  [255:0] m_axi_inout1_WDATA;
output  [31:0] m_axi_inout1_WSTRB;
output   m_axi_inout1_WLAST;
output  [0:0] m_axi_inout1_WID;
output  [0:0] m_axi_inout1_WUSER;
output   m_axi_inout1_ARVALID;
input   m_axi_inout1_ARREADY;
output  [63:0] m_axi_inout1_ARADDR;
output  [0:0] m_axi_inout1_ARID;
output  [31:0] m_axi_inout1_ARLEN;
output  [2:0] m_axi_inout1_ARSIZE;
output  [1:0] m_axi_inout1_ARBURST;
output  [1:0] m_axi_inout1_ARLOCK;
output  [3:0] m_axi_inout1_ARCACHE;
output  [2:0] m_axi_inout1_ARPROT;
output  [3:0] m_axi_inout1_ARQOS;
output  [3:0] m_axi_inout1_ARREGION;
output  [0:0] m_axi_inout1_ARUSER;
input   m_axi_inout1_RVALID;
output   m_axi_inout1_RREADY;
input  [255:0] m_axi_inout1_RDATA;
input   m_axi_inout1_RLAST;
input  [0:0] m_axi_inout1_RID;
input  [8:0] m_axi_inout1_RFIFONUM;
input  [0:0] m_axi_inout1_RUSER;
input  [1:0] m_axi_inout1_RRESP;
input   m_axi_inout1_BVALID;
output   m_axi_inout1_BREADY;
input  [1:0] m_axi_inout1_BRESP;
input  [0:0] m_axi_inout1_BID;
input  [0:0] m_axi_inout1_BUSER;
input  [63:0] out_r;
output  [4:0] weights_address0;
output   weights_ce0;
output  [127:0] weights_d0;
input  [127:0] weights_q0;
output   weights_we0;
output  [4:0] weights_address1;
output   weights_ce1;
output  [127:0] weights_d1;
input  [127:0] weights_q1;
output   weights_we1;
output  [4:0] bias_address0;
output   bias_ce0;
output  [127:0] bias_d0;
input  [127:0] bias_q0;
output   bias_we0;
output  [4:0] bias_address1;
output   bias_ce1;
output  [127:0] bias_d1;
input  [127:0] bias_q1;
output   bias_we1;
input  [2:0] norm_eps_V;
input   patch_ap_vld;
input   x_ap_vld;
input   ap_start;
input   out_r_ap_vld;
input   norm_eps_V_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire   [31:0] x_patch_data_M_elems_V_i_q0;
wire   [31:0] x_patch_data_M_elems_V_t_q0;
wire   [31:0] x_patch_data_M_elems_V_1_i_q0;
wire   [31:0] x_patch_data_M_elems_V_1_t_q0;
wire   [31:0] x_patch_data_M_elems_V_2_i_q0;
wire   [31:0] x_patch_data_M_elems_V_2_t_q0;
wire   [31:0] x_patch_data_M_elems_V_3_i_q0;
wire   [31:0] x_patch_data_M_elems_V_3_t_q0;
wire   [31:0] x_patch_data_M_elems_V_4_i_q0;
wire   [31:0] x_patch_data_M_elems_V_4_t_q0;
wire   [31:0] x_patch_data_M_elems_V_5_i_q0;
wire   [31:0] x_patch_data_M_elems_V_5_t_q0;
wire   [31:0] x_patch_data_M_elems_V_6_i_q0;
wire   [31:0] x_patch_data_M_elems_V_6_t_q0;
wire   [31:0] x_patch_data_M_elems_V_7_i_q0;
wire   [31:0] x_patch_data_M_elems_V_7_t_q0;
wire    layernorm_accumulate_U0_ap_start;
wire    layernorm_accumulate_U0_ap_done;
wire    layernorm_accumulate_U0_ap_continue;
wire    layernorm_accumulate_U0_ap_idle;
wire    layernorm_accumulate_U0_ap_ready;
wire    layernorm_accumulate_U0_m_axi_inout2_AWVALID;
wire   [63:0] layernorm_accumulate_U0_m_axi_inout2_AWADDR;
wire   [0:0] layernorm_accumulate_U0_m_axi_inout2_AWID;
wire   [31:0] layernorm_accumulate_U0_m_axi_inout2_AWLEN;
wire   [2:0] layernorm_accumulate_U0_m_axi_inout2_AWSIZE;
wire   [1:0] layernorm_accumulate_U0_m_axi_inout2_AWBURST;
wire   [1:0] layernorm_accumulate_U0_m_axi_inout2_AWLOCK;
wire   [3:0] layernorm_accumulate_U0_m_axi_inout2_AWCACHE;
wire   [2:0] layernorm_accumulate_U0_m_axi_inout2_AWPROT;
wire   [3:0] layernorm_accumulate_U0_m_axi_inout2_AWQOS;
wire   [3:0] layernorm_accumulate_U0_m_axi_inout2_AWREGION;
wire   [0:0] layernorm_accumulate_U0_m_axi_inout2_AWUSER;
wire    layernorm_accumulate_U0_m_axi_inout2_WVALID;
wire   [255:0] layernorm_accumulate_U0_m_axi_inout2_WDATA;
wire   [31:0] layernorm_accumulate_U0_m_axi_inout2_WSTRB;
wire    layernorm_accumulate_U0_m_axi_inout2_WLAST;
wire   [0:0] layernorm_accumulate_U0_m_axi_inout2_WID;
wire   [0:0] layernorm_accumulate_U0_m_axi_inout2_WUSER;
wire    layernorm_accumulate_U0_m_axi_inout2_ARVALID;
wire   [63:0] layernorm_accumulate_U0_m_axi_inout2_ARADDR;
wire   [0:0] layernorm_accumulate_U0_m_axi_inout2_ARID;
wire   [31:0] layernorm_accumulate_U0_m_axi_inout2_ARLEN;
wire   [2:0] layernorm_accumulate_U0_m_axi_inout2_ARSIZE;
wire   [1:0] layernorm_accumulate_U0_m_axi_inout2_ARBURST;
wire   [1:0] layernorm_accumulate_U0_m_axi_inout2_ARLOCK;
wire   [3:0] layernorm_accumulate_U0_m_axi_inout2_ARCACHE;
wire   [2:0] layernorm_accumulate_U0_m_axi_inout2_ARPROT;
wire   [3:0] layernorm_accumulate_U0_m_axi_inout2_ARQOS;
wire   [3:0] layernorm_accumulate_U0_m_axi_inout2_ARREGION;
wire   [0:0] layernorm_accumulate_U0_m_axi_inout2_ARUSER;
wire    layernorm_accumulate_U0_m_axi_inout2_RREADY;
wire    layernorm_accumulate_U0_m_axi_inout2_BREADY;
wire   [4:0] layernorm_accumulate_U0_x_patch_data_M_elems_V1_address0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V1_ce0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V1_we0;
wire   [31:0] layernorm_accumulate_U0_x_patch_data_M_elems_V1_d0;
wire   [4:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_12_address0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_12_ce0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_12_we0;
wire   [31:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_12_d0;
wire   [4:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_23_address0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_23_ce0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_23_we0;
wire   [31:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_23_d0;
wire   [4:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_34_address0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_34_ce0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_34_we0;
wire   [31:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_34_d0;
wire   [4:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_45_address0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_45_ce0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_45_we0;
wire   [31:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_45_d0;
wire   [4:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_56_address0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_56_ce0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_56_we0;
wire   [31:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_56_d0;
wire   [4:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_67_address0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_67_ce0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_67_we0;
wire   [31:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_67_d0;
wire   [4:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_78_address0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_78_ce0;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_78_we0;
wire   [31:0] layernorm_accumulate_U0_x_patch_data_M_elems_V_78_d0;
wire   [31:0] layernorm_accumulate_U0_ap_return_0;
wire   [31:0] layernorm_accumulate_U0_ap_return_1;
wire    ap_channel_done_mean_sq_V;
wire    mean_sq_V_full_n;
reg    ap_sync_reg_channel_write_mean_sq_V;
wire    ap_sync_channel_write_mean_sq_V;
wire    ap_channel_done_mean_V;
wire    mean_V_full_n;
reg    ap_sync_reg_channel_write_mean_V;
wire    ap_sync_channel_write_mean_V;
wire    ap_channel_done_x_patch_data_M_elems_V_7;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_78_full_n;
reg    ap_sync_reg_channel_write_x_patch_data_M_elems_V_7;
wire    ap_sync_channel_write_x_patch_data_M_elems_V_7;
wire    ap_channel_done_x_patch_data_M_elems_V_6;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_67_full_n;
reg    ap_sync_reg_channel_write_x_patch_data_M_elems_V_6;
wire    ap_sync_channel_write_x_patch_data_M_elems_V_6;
wire    ap_channel_done_x_patch_data_M_elems_V_5;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_56_full_n;
reg    ap_sync_reg_channel_write_x_patch_data_M_elems_V_5;
wire    ap_sync_channel_write_x_patch_data_M_elems_V_5;
wire    ap_channel_done_x_patch_data_M_elems_V_4;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_45_full_n;
reg    ap_sync_reg_channel_write_x_patch_data_M_elems_V_4;
wire    ap_sync_channel_write_x_patch_data_M_elems_V_4;
wire    ap_channel_done_x_patch_data_M_elems_V_3;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_34_full_n;
reg    ap_sync_reg_channel_write_x_patch_data_M_elems_V_3;
wire    ap_sync_channel_write_x_patch_data_M_elems_V_3;
wire    ap_channel_done_x_patch_data_M_elems_V_2;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_23_full_n;
reg    ap_sync_reg_channel_write_x_patch_data_M_elems_V_2;
wire    ap_sync_channel_write_x_patch_data_M_elems_V_2;
wire    ap_channel_done_x_patch_data_M_elems_V_1;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V_12_full_n;
reg    ap_sync_reg_channel_write_x_patch_data_M_elems_V_1;
wire    ap_sync_channel_write_x_patch_data_M_elems_V_1;
wire    ap_channel_done_x_patch_data_M_elems_V;
wire    layernorm_accumulate_U0_x_patch_data_M_elems_V1_full_n;
reg    ap_sync_reg_channel_write_x_patch_data_M_elems_V;
wire    ap_sync_channel_write_x_patch_data_M_elems_V;
wire    layernorm_output_U0_ap_start;
wire    layernorm_output_U0_ap_done;
wire    layernorm_output_U0_ap_continue;
wire    layernorm_output_U0_ap_idle;
wire    layernorm_output_U0_ap_ready;
wire    layernorm_output_U0_m_axi_inout1_AWVALID;
wire   [63:0] layernorm_output_U0_m_axi_inout1_AWADDR;
wire   [0:0] layernorm_output_U0_m_axi_inout1_AWID;
wire   [31:0] layernorm_output_U0_m_axi_inout1_AWLEN;
wire   [2:0] layernorm_output_U0_m_axi_inout1_AWSIZE;
wire   [1:0] layernorm_output_U0_m_axi_inout1_AWBURST;
wire   [1:0] layernorm_output_U0_m_axi_inout1_AWLOCK;
wire   [3:0] layernorm_output_U0_m_axi_inout1_AWCACHE;
wire   [2:0] layernorm_output_U0_m_axi_inout1_AWPROT;
wire   [3:0] layernorm_output_U0_m_axi_inout1_AWQOS;
wire   [3:0] layernorm_output_U0_m_axi_inout1_AWREGION;
wire   [0:0] layernorm_output_U0_m_axi_inout1_AWUSER;
wire    layernorm_output_U0_m_axi_inout1_WVALID;
wire   [255:0] layernorm_output_U0_m_axi_inout1_WDATA;
wire   [31:0] layernorm_output_U0_m_axi_inout1_WSTRB;
wire    layernorm_output_U0_m_axi_inout1_WLAST;
wire   [0:0] layernorm_output_U0_m_axi_inout1_WID;
wire   [0:0] layernorm_output_U0_m_axi_inout1_WUSER;
wire    layernorm_output_U0_m_axi_inout1_ARVALID;
wire   [63:0] layernorm_output_U0_m_axi_inout1_ARADDR;
wire   [0:0] layernorm_output_U0_m_axi_inout1_ARID;
wire   [31:0] layernorm_output_U0_m_axi_inout1_ARLEN;
wire   [2:0] layernorm_output_U0_m_axi_inout1_ARSIZE;
wire   [1:0] layernorm_output_U0_m_axi_inout1_ARBURST;
wire   [1:0] layernorm_output_U0_m_axi_inout1_ARLOCK;
wire   [3:0] layernorm_output_U0_m_axi_inout1_ARCACHE;
wire   [2:0] layernorm_output_U0_m_axi_inout1_ARPROT;
wire   [3:0] layernorm_output_U0_m_axi_inout1_ARQOS;
wire   [3:0] layernorm_output_U0_m_axi_inout1_ARREGION;
wire   [0:0] layernorm_output_U0_m_axi_inout1_ARUSER;
wire    layernorm_output_U0_m_axi_inout1_RREADY;
wire    layernorm_output_U0_m_axi_inout1_BREADY;
wire   [4:0] layernorm_output_U0_x_patch_data_M_elems_V1_address0;
wire    layernorm_output_U0_x_patch_data_M_elems_V1_ce0;
wire   [4:0] layernorm_output_U0_x_patch_data_M_elems_V_12_address0;
wire    layernorm_output_U0_x_patch_data_M_elems_V_12_ce0;
wire   [4:0] layernorm_output_U0_x_patch_data_M_elems_V_23_address0;
wire    layernorm_output_U0_x_patch_data_M_elems_V_23_ce0;
wire   [4:0] layernorm_output_U0_x_patch_data_M_elems_V_34_address0;
wire    layernorm_output_U0_x_patch_data_M_elems_V_34_ce0;
wire   [4:0] layernorm_output_U0_x_patch_data_M_elems_V_45_address0;
wire    layernorm_output_U0_x_patch_data_M_elems_V_45_ce0;
wire   [4:0] layernorm_output_U0_x_patch_data_M_elems_V_56_address0;
wire    layernorm_output_U0_x_patch_data_M_elems_V_56_ce0;
wire   [4:0] layernorm_output_U0_x_patch_data_M_elems_V_67_address0;
wire    layernorm_output_U0_x_patch_data_M_elems_V_67_ce0;
wire   [4:0] layernorm_output_U0_x_patch_data_M_elems_V_78_address0;
wire    layernorm_output_U0_x_patch_data_M_elems_V_78_ce0;
wire   [4:0] layernorm_output_U0_weights_address0;
wire    layernorm_output_U0_weights_ce0;
wire   [4:0] layernorm_output_U0_bias_address0;
wire    layernorm_output_U0_bias_ce0;
wire    x_patch_data_M_elems_V_i_full_n;
wire    x_patch_data_M_elems_V_t_empty_n;
wire    x_patch_data_M_elems_V_1_i_full_n;
wire    x_patch_data_M_elems_V_1_t_empty_n;
wire    x_patch_data_M_elems_V_2_i_full_n;
wire    x_patch_data_M_elems_V_2_t_empty_n;
wire    x_patch_data_M_elems_V_3_i_full_n;
wire    x_patch_data_M_elems_V_3_t_empty_n;
wire    x_patch_data_M_elems_V_4_i_full_n;
wire    x_patch_data_M_elems_V_4_t_empty_n;
wire    x_patch_data_M_elems_V_5_i_full_n;
wire    x_patch_data_M_elems_V_5_t_empty_n;
wire    x_patch_data_M_elems_V_6_i_full_n;
wire    x_patch_data_M_elems_V_6_t_empty_n;
wire    x_patch_data_M_elems_V_7_i_full_n;
wire    x_patch_data_M_elems_V_7_t_empty_n;
wire   [31:0] mean_V_dout;
wire   [1:0] mean_V_num_data_valid;
wire   [1:0] mean_V_fifo_cap;
wire    mean_V_empty_n;
wire   [31:0] mean_sq_V_dout;
wire   [1:0] mean_sq_V_num_data_valid;
wire   [1:0] mean_sq_V_fifo_cap;
wire    mean_sq_V_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_layernorm_accumulate_U0_ap_ready;
wire    ap_sync_layernorm_accumulate_U0_ap_ready;
reg    ap_sync_reg_layernorm_output_U0_ap_ready;
wire    ap_sync_layernorm_output_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_mean_sq_V = 1'b0;
#0 ap_sync_reg_channel_write_mean_V = 1'b0;
#0 ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 = 1'b0;
#0 ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 = 1'b0;
#0 ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 = 1'b0;
#0 ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_x_patch_data_M_elems_V = 1'b0;
#0 ap_sync_reg_layernorm_accumulate_U0_ap_ready = 1'b0;
#0 ap_sync_reg_layernorm_output_U0_ap_ready = 1'b0;
end

ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
x_patch_data_M_elems_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V1_address0),
    .i_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V1_ce0),
    .i_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V1_we0),
    .i_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V1_d0),
    .i_q0(x_patch_data_M_elems_V_i_q0),
    .t_address0(layernorm_output_U0_x_patch_data_M_elems_V1_address0),
    .t_ce0(layernorm_output_U0_x_patch_data_M_elems_V1_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(x_patch_data_M_elems_V_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_patch_data_M_elems_V_i_full_n),
    .i_write(ap_channel_done_x_patch_data_M_elems_V),
    .t_empty_n(x_patch_data_M_elems_V_t_empty_n),
    .t_read(layernorm_output_U0_ap_ready)
);

ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
x_patch_data_M_elems_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_12_address0),
    .i_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_12_ce0),
    .i_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_12_we0),
    .i_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_12_d0),
    .i_q0(x_patch_data_M_elems_V_1_i_q0),
    .t_address0(layernorm_output_U0_x_patch_data_M_elems_V_12_address0),
    .t_ce0(layernorm_output_U0_x_patch_data_M_elems_V_12_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(x_patch_data_M_elems_V_1_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_patch_data_M_elems_V_1_i_full_n),
    .i_write(ap_channel_done_x_patch_data_M_elems_V_1),
    .t_empty_n(x_patch_data_M_elems_V_1_t_empty_n),
    .t_read(layernorm_output_U0_ap_ready)
);

ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
x_patch_data_M_elems_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_23_address0),
    .i_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_23_ce0),
    .i_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_23_we0),
    .i_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_23_d0),
    .i_q0(x_patch_data_M_elems_V_2_i_q0),
    .t_address0(layernorm_output_U0_x_patch_data_M_elems_V_23_address0),
    .t_ce0(layernorm_output_U0_x_patch_data_M_elems_V_23_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(x_patch_data_M_elems_V_2_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_patch_data_M_elems_V_2_i_full_n),
    .i_write(ap_channel_done_x_patch_data_M_elems_V_2),
    .t_empty_n(x_patch_data_M_elems_V_2_t_empty_n),
    .t_read(layernorm_output_U0_ap_ready)
);

ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
x_patch_data_M_elems_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_34_address0),
    .i_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_34_ce0),
    .i_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_34_we0),
    .i_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_34_d0),
    .i_q0(x_patch_data_M_elems_V_3_i_q0),
    .t_address0(layernorm_output_U0_x_patch_data_M_elems_V_34_address0),
    .t_ce0(layernorm_output_U0_x_patch_data_M_elems_V_34_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(x_patch_data_M_elems_V_3_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_patch_data_M_elems_V_3_i_full_n),
    .i_write(ap_channel_done_x_patch_data_M_elems_V_3),
    .t_empty_n(x_patch_data_M_elems_V_3_t_empty_n),
    .t_read(layernorm_output_U0_ap_ready)
);

ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
x_patch_data_M_elems_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_45_address0),
    .i_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_45_ce0),
    .i_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_45_we0),
    .i_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_45_d0),
    .i_q0(x_patch_data_M_elems_V_4_i_q0),
    .t_address0(layernorm_output_U0_x_patch_data_M_elems_V_45_address0),
    .t_ce0(layernorm_output_U0_x_patch_data_M_elems_V_45_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(x_patch_data_M_elems_V_4_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_patch_data_M_elems_V_4_i_full_n),
    .i_write(ap_channel_done_x_patch_data_M_elems_V_4),
    .t_empty_n(x_patch_data_M_elems_V_4_t_empty_n),
    .t_read(layernorm_output_U0_ap_ready)
);

ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
x_patch_data_M_elems_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_56_address0),
    .i_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_56_ce0),
    .i_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_56_we0),
    .i_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_56_d0),
    .i_q0(x_patch_data_M_elems_V_5_i_q0),
    .t_address0(layernorm_output_U0_x_patch_data_M_elems_V_56_address0),
    .t_ce0(layernorm_output_U0_x_patch_data_M_elems_V_56_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(x_patch_data_M_elems_V_5_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_patch_data_M_elems_V_5_i_full_n),
    .i_write(ap_channel_done_x_patch_data_M_elems_V_5),
    .t_empty_n(x_patch_data_M_elems_V_5_t_empty_n),
    .t_read(layernorm_output_U0_ap_ready)
);

ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
x_patch_data_M_elems_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_67_address0),
    .i_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_67_ce0),
    .i_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_67_we0),
    .i_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_67_d0),
    .i_q0(x_patch_data_M_elems_V_6_i_q0),
    .t_address0(layernorm_output_U0_x_patch_data_M_elems_V_67_address0),
    .t_ce0(layernorm_output_U0_x_patch_data_M_elems_V_67_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(x_patch_data_M_elems_V_6_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_patch_data_M_elems_V_6_i_full_n),
    .i_write(ap_channel_done_x_patch_data_M_elems_V_6),
    .t_empty_n(x_patch_data_M_elems_V_6_t_empty_n),
    .t_read(layernorm_output_U0_ap_ready)
);

ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
x_patch_data_M_elems_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .i_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_78_address0),
    .i_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_78_ce0),
    .i_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_78_we0),
    .i_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_78_d0),
    .i_q0(x_patch_data_M_elems_V_7_i_q0),
    .t_address0(layernorm_output_U0_x_patch_data_M_elems_V_78_address0),
    .t_ce0(layernorm_output_U0_x_patch_data_M_elems_V_78_ce0),
    .t_we0(1'b0),
    .t_d0(32'd0),
    .t_q0(x_patch_data_M_elems_V_7_t_q0),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(x_patch_data_M_elems_V_7_i_full_n),
    .i_write(ap_channel_done_x_patch_data_M_elems_V_7),
    .t_empty_n(x_patch_data_M_elems_V_7_t_empty_n),
    .t_read(layernorm_output_U0_ap_ready)
);

ViT_act_layernorm_accumulate layernorm_accumulate_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(layernorm_accumulate_U0_ap_start),
    .ap_done(layernorm_accumulate_U0_ap_done),
    .ap_continue(layernorm_accumulate_U0_ap_continue),
    .ap_idle(layernorm_accumulate_U0_ap_idle),
    .ap_ready(layernorm_accumulate_U0_ap_ready),
    .m_axi_inout2_AWVALID(layernorm_accumulate_U0_m_axi_inout2_AWVALID),
    .m_axi_inout2_AWREADY(1'b0),
    .m_axi_inout2_AWADDR(layernorm_accumulate_U0_m_axi_inout2_AWADDR),
    .m_axi_inout2_AWID(layernorm_accumulate_U0_m_axi_inout2_AWID),
    .m_axi_inout2_AWLEN(layernorm_accumulate_U0_m_axi_inout2_AWLEN),
    .m_axi_inout2_AWSIZE(layernorm_accumulate_U0_m_axi_inout2_AWSIZE),
    .m_axi_inout2_AWBURST(layernorm_accumulate_U0_m_axi_inout2_AWBURST),
    .m_axi_inout2_AWLOCK(layernorm_accumulate_U0_m_axi_inout2_AWLOCK),
    .m_axi_inout2_AWCACHE(layernorm_accumulate_U0_m_axi_inout2_AWCACHE),
    .m_axi_inout2_AWPROT(layernorm_accumulate_U0_m_axi_inout2_AWPROT),
    .m_axi_inout2_AWQOS(layernorm_accumulate_U0_m_axi_inout2_AWQOS),
    .m_axi_inout2_AWREGION(layernorm_accumulate_U0_m_axi_inout2_AWREGION),
    .m_axi_inout2_AWUSER(layernorm_accumulate_U0_m_axi_inout2_AWUSER),
    .m_axi_inout2_WVALID(layernorm_accumulate_U0_m_axi_inout2_WVALID),
    .m_axi_inout2_WREADY(1'b0),
    .m_axi_inout2_WDATA(layernorm_accumulate_U0_m_axi_inout2_WDATA),
    .m_axi_inout2_WSTRB(layernorm_accumulate_U0_m_axi_inout2_WSTRB),
    .m_axi_inout2_WLAST(layernorm_accumulate_U0_m_axi_inout2_WLAST),
    .m_axi_inout2_WID(layernorm_accumulate_U0_m_axi_inout2_WID),
    .m_axi_inout2_WUSER(layernorm_accumulate_U0_m_axi_inout2_WUSER),
    .m_axi_inout2_ARVALID(layernorm_accumulate_U0_m_axi_inout2_ARVALID),
    .m_axi_inout2_ARREADY(m_axi_inout2_ARREADY),
    .m_axi_inout2_ARADDR(layernorm_accumulate_U0_m_axi_inout2_ARADDR),
    .m_axi_inout2_ARID(layernorm_accumulate_U0_m_axi_inout2_ARID),
    .m_axi_inout2_ARLEN(layernorm_accumulate_U0_m_axi_inout2_ARLEN),
    .m_axi_inout2_ARSIZE(layernorm_accumulate_U0_m_axi_inout2_ARSIZE),
    .m_axi_inout2_ARBURST(layernorm_accumulate_U0_m_axi_inout2_ARBURST),
    .m_axi_inout2_ARLOCK(layernorm_accumulate_U0_m_axi_inout2_ARLOCK),
    .m_axi_inout2_ARCACHE(layernorm_accumulate_U0_m_axi_inout2_ARCACHE),
    .m_axi_inout2_ARPROT(layernorm_accumulate_U0_m_axi_inout2_ARPROT),
    .m_axi_inout2_ARQOS(layernorm_accumulate_U0_m_axi_inout2_ARQOS),
    .m_axi_inout2_ARREGION(layernorm_accumulate_U0_m_axi_inout2_ARREGION),
    .m_axi_inout2_ARUSER(layernorm_accumulate_U0_m_axi_inout2_ARUSER),
    .m_axi_inout2_RVALID(m_axi_inout2_RVALID),
    .m_axi_inout2_RREADY(layernorm_accumulate_U0_m_axi_inout2_RREADY),
    .m_axi_inout2_RDATA(m_axi_inout2_RDATA),
    .m_axi_inout2_RLAST(m_axi_inout2_RLAST),
    .m_axi_inout2_RID(m_axi_inout2_RID),
    .m_axi_inout2_RFIFONUM(m_axi_inout2_RFIFONUM),
    .m_axi_inout2_RUSER(m_axi_inout2_RUSER),
    .m_axi_inout2_RRESP(m_axi_inout2_RRESP),
    .m_axi_inout2_BVALID(1'b0),
    .m_axi_inout2_BREADY(layernorm_accumulate_U0_m_axi_inout2_BREADY),
    .m_axi_inout2_BRESP(2'd0),
    .m_axi_inout2_BID(1'd0),
    .m_axi_inout2_BUSER(1'd0),
    .patch(patch),
    .x(x),
    .x_patch_data_M_elems_V1_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V1_address0),
    .x_patch_data_M_elems_V1_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V1_ce0),
    .x_patch_data_M_elems_V1_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V1_we0),
    .x_patch_data_M_elems_V1_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V1_d0),
    .x_patch_data_M_elems_V_12_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_12_address0),
    .x_patch_data_M_elems_V_12_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_12_ce0),
    .x_patch_data_M_elems_V_12_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_12_we0),
    .x_patch_data_M_elems_V_12_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_12_d0),
    .x_patch_data_M_elems_V_23_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_23_address0),
    .x_patch_data_M_elems_V_23_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_23_ce0),
    .x_patch_data_M_elems_V_23_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_23_we0),
    .x_patch_data_M_elems_V_23_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_23_d0),
    .x_patch_data_M_elems_V_34_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_34_address0),
    .x_patch_data_M_elems_V_34_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_34_ce0),
    .x_patch_data_M_elems_V_34_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_34_we0),
    .x_patch_data_M_elems_V_34_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_34_d0),
    .x_patch_data_M_elems_V_45_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_45_address0),
    .x_patch_data_M_elems_V_45_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_45_ce0),
    .x_patch_data_M_elems_V_45_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_45_we0),
    .x_patch_data_M_elems_V_45_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_45_d0),
    .x_patch_data_M_elems_V_56_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_56_address0),
    .x_patch_data_M_elems_V_56_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_56_ce0),
    .x_patch_data_M_elems_V_56_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_56_we0),
    .x_patch_data_M_elems_V_56_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_56_d0),
    .x_patch_data_M_elems_V_67_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_67_address0),
    .x_patch_data_M_elems_V_67_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_67_ce0),
    .x_patch_data_M_elems_V_67_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_67_we0),
    .x_patch_data_M_elems_V_67_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_67_d0),
    .x_patch_data_M_elems_V_78_address0(layernorm_accumulate_U0_x_patch_data_M_elems_V_78_address0),
    .x_patch_data_M_elems_V_78_ce0(layernorm_accumulate_U0_x_patch_data_M_elems_V_78_ce0),
    .x_patch_data_M_elems_V_78_we0(layernorm_accumulate_U0_x_patch_data_M_elems_V_78_we0),
    .x_patch_data_M_elems_V_78_d0(layernorm_accumulate_U0_x_patch_data_M_elems_V_78_d0),
    .ap_return_0(layernorm_accumulate_U0_ap_return_0),
    .ap_return_1(layernorm_accumulate_U0_ap_return_1)
);

ViT_act_layernorm_output layernorm_output_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(layernorm_output_U0_ap_start),
    .ap_done(layernorm_output_U0_ap_done),
    .ap_continue(layernorm_output_U0_ap_continue),
    .ap_idle(layernorm_output_U0_ap_idle),
    .ap_ready(layernorm_output_U0_ap_ready),
    .m_axi_inout1_AWVALID(layernorm_output_U0_m_axi_inout1_AWVALID),
    .m_axi_inout1_AWREADY(m_axi_inout1_AWREADY),
    .m_axi_inout1_AWADDR(layernorm_output_U0_m_axi_inout1_AWADDR),
    .m_axi_inout1_AWID(layernorm_output_U0_m_axi_inout1_AWID),
    .m_axi_inout1_AWLEN(layernorm_output_U0_m_axi_inout1_AWLEN),
    .m_axi_inout1_AWSIZE(layernorm_output_U0_m_axi_inout1_AWSIZE),
    .m_axi_inout1_AWBURST(layernorm_output_U0_m_axi_inout1_AWBURST),
    .m_axi_inout1_AWLOCK(layernorm_output_U0_m_axi_inout1_AWLOCK),
    .m_axi_inout1_AWCACHE(layernorm_output_U0_m_axi_inout1_AWCACHE),
    .m_axi_inout1_AWPROT(layernorm_output_U0_m_axi_inout1_AWPROT),
    .m_axi_inout1_AWQOS(layernorm_output_U0_m_axi_inout1_AWQOS),
    .m_axi_inout1_AWREGION(layernorm_output_U0_m_axi_inout1_AWREGION),
    .m_axi_inout1_AWUSER(layernorm_output_U0_m_axi_inout1_AWUSER),
    .m_axi_inout1_WVALID(layernorm_output_U0_m_axi_inout1_WVALID),
    .m_axi_inout1_WREADY(m_axi_inout1_WREADY),
    .m_axi_inout1_WDATA(layernorm_output_U0_m_axi_inout1_WDATA),
    .m_axi_inout1_WSTRB(layernorm_output_U0_m_axi_inout1_WSTRB),
    .m_axi_inout1_WLAST(layernorm_output_U0_m_axi_inout1_WLAST),
    .m_axi_inout1_WID(layernorm_output_U0_m_axi_inout1_WID),
    .m_axi_inout1_WUSER(layernorm_output_U0_m_axi_inout1_WUSER),
    .m_axi_inout1_ARVALID(layernorm_output_U0_m_axi_inout1_ARVALID),
    .m_axi_inout1_ARREADY(1'b0),
    .m_axi_inout1_ARADDR(layernorm_output_U0_m_axi_inout1_ARADDR),
    .m_axi_inout1_ARID(layernorm_output_U0_m_axi_inout1_ARID),
    .m_axi_inout1_ARLEN(layernorm_output_U0_m_axi_inout1_ARLEN),
    .m_axi_inout1_ARSIZE(layernorm_output_U0_m_axi_inout1_ARSIZE),
    .m_axi_inout1_ARBURST(layernorm_output_U0_m_axi_inout1_ARBURST),
    .m_axi_inout1_ARLOCK(layernorm_output_U0_m_axi_inout1_ARLOCK),
    .m_axi_inout1_ARCACHE(layernorm_output_U0_m_axi_inout1_ARCACHE),
    .m_axi_inout1_ARPROT(layernorm_output_U0_m_axi_inout1_ARPROT),
    .m_axi_inout1_ARQOS(layernorm_output_U0_m_axi_inout1_ARQOS),
    .m_axi_inout1_ARREGION(layernorm_output_U0_m_axi_inout1_ARREGION),
    .m_axi_inout1_ARUSER(layernorm_output_U0_m_axi_inout1_ARUSER),
    .m_axi_inout1_RVALID(1'b0),
    .m_axi_inout1_RREADY(layernorm_output_U0_m_axi_inout1_RREADY),
    .m_axi_inout1_RDATA(256'd0),
    .m_axi_inout1_RLAST(1'b0),
    .m_axi_inout1_RID(1'd0),
    .m_axi_inout1_RFIFONUM(9'd0),
    .m_axi_inout1_RUSER(1'd0),
    .m_axi_inout1_RRESP(2'd0),
    .m_axi_inout1_BVALID(m_axi_inout1_BVALID),
    .m_axi_inout1_BREADY(layernorm_output_U0_m_axi_inout1_BREADY),
    .m_axi_inout1_BRESP(m_axi_inout1_BRESP),
    .m_axi_inout1_BID(m_axi_inout1_BID),
    .m_axi_inout1_BUSER(m_axi_inout1_BUSER),
    .patch(patch),
    .out_r(out_r),
    .x_patch_data_M_elems_V1_address0(layernorm_output_U0_x_patch_data_M_elems_V1_address0),
    .x_patch_data_M_elems_V1_ce0(layernorm_output_U0_x_patch_data_M_elems_V1_ce0),
    .x_patch_data_M_elems_V1_q0(x_patch_data_M_elems_V_t_q0),
    .x_patch_data_M_elems_V_12_address0(layernorm_output_U0_x_patch_data_M_elems_V_12_address0),
    .x_patch_data_M_elems_V_12_ce0(layernorm_output_U0_x_patch_data_M_elems_V_12_ce0),
    .x_patch_data_M_elems_V_12_q0(x_patch_data_M_elems_V_1_t_q0),
    .x_patch_data_M_elems_V_23_address0(layernorm_output_U0_x_patch_data_M_elems_V_23_address0),
    .x_patch_data_M_elems_V_23_ce0(layernorm_output_U0_x_patch_data_M_elems_V_23_ce0),
    .x_patch_data_M_elems_V_23_q0(x_patch_data_M_elems_V_2_t_q0),
    .x_patch_data_M_elems_V_34_address0(layernorm_output_U0_x_patch_data_M_elems_V_34_address0),
    .x_patch_data_M_elems_V_34_ce0(layernorm_output_U0_x_patch_data_M_elems_V_34_ce0),
    .x_patch_data_M_elems_V_34_q0(x_patch_data_M_elems_V_3_t_q0),
    .x_patch_data_M_elems_V_45_address0(layernorm_output_U0_x_patch_data_M_elems_V_45_address0),
    .x_patch_data_M_elems_V_45_ce0(layernorm_output_U0_x_patch_data_M_elems_V_45_ce0),
    .x_patch_data_M_elems_V_45_q0(x_patch_data_M_elems_V_4_t_q0),
    .x_patch_data_M_elems_V_56_address0(layernorm_output_U0_x_patch_data_M_elems_V_56_address0),
    .x_patch_data_M_elems_V_56_ce0(layernorm_output_U0_x_patch_data_M_elems_V_56_ce0),
    .x_patch_data_M_elems_V_56_q0(x_patch_data_M_elems_V_5_t_q0),
    .x_patch_data_M_elems_V_67_address0(layernorm_output_U0_x_patch_data_M_elems_V_67_address0),
    .x_patch_data_M_elems_V_67_ce0(layernorm_output_U0_x_patch_data_M_elems_V_67_ce0),
    .x_patch_data_M_elems_V_67_q0(x_patch_data_M_elems_V_6_t_q0),
    .x_patch_data_M_elems_V_78_address0(layernorm_output_U0_x_patch_data_M_elems_V_78_address0),
    .x_patch_data_M_elems_V_78_ce0(layernorm_output_U0_x_patch_data_M_elems_V_78_ce0),
    .x_patch_data_M_elems_V_78_q0(x_patch_data_M_elems_V_7_t_q0),
    .p_read(mean_V_dout),
    .p_read1(mean_sq_V_dout),
    .weights_address0(layernorm_output_U0_weights_address0),
    .weights_ce0(layernorm_output_U0_weights_ce0),
    .weights_q0(weights_q0),
    .bias_address0(layernorm_output_U0_bias_address0),
    .bias_ce0(layernorm_output_U0_bias_ce0),
    .bias_q0(bias_q0),
    .norm_eps_V(norm_eps_V)
);

ViT_act_fifo_w32_d2_S mean_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(layernorm_accumulate_U0_ap_return_0),
    .if_full_n(mean_V_full_n),
    .if_write(ap_channel_done_mean_V),
    .if_dout(mean_V_dout),
    .if_num_data_valid(mean_V_num_data_valid),
    .if_fifo_cap(mean_V_fifo_cap),
    .if_empty_n(mean_V_empty_n),
    .if_read(layernorm_output_U0_ap_ready)
);

ViT_act_fifo_w32_d2_S mean_sq_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(layernorm_accumulate_U0_ap_return_1),
    .if_full_n(mean_sq_V_full_n),
    .if_write(ap_channel_done_mean_sq_V),
    .if_dout(mean_sq_V_dout),
    .if_num_data_valid(mean_sq_V_num_data_valid),
    .if_fifo_cap(mean_sq_V_fifo_cap),
    .if_empty_n(mean_sq_V_empty_n),
    .if_read(layernorm_output_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_V <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_V <= ap_sync_channel_write_mean_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_mean_sq_V <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_mean_sq_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_mean_sq_V <= ap_sync_channel_write_mean_sq_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_x_patch_data_M_elems_V <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V <= ap_sync_channel_write_x_patch_data_M_elems_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 <= ap_sync_channel_write_x_patch_data_M_elems_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 <= ap_sync_channel_write_x_patch_data_M_elems_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 <= ap_sync_channel_write_x_patch_data_M_elems_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 <= ap_sync_channel_write_x_patch_data_M_elems_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 <= ap_sync_channel_write_x_patch_data_M_elems_V_5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 <= ap_sync_channel_write_x_patch_data_M_elems_V_6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 <= 1'b0;
    end else begin
        if (((layernorm_accumulate_U0_ap_done & layernorm_accumulate_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 <= ap_sync_channel_write_x_patch_data_M_elems_V_7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_layernorm_accumulate_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_layernorm_accumulate_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_layernorm_accumulate_U0_ap_ready <= ap_sync_layernorm_accumulate_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_layernorm_output_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_layernorm_output_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_layernorm_output_U0_ap_ready <= ap_sync_layernorm_output_U0_ap_ready;
        end
    end
end

assign ap_channel_done_mean_V = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_mean_V ^ 1'b1));

assign ap_channel_done_mean_sq_V = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_mean_sq_V ^ 1'b1));

assign ap_channel_done_x_patch_data_M_elems_V = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_x_patch_data_M_elems_V ^ 1'b1));

assign ap_channel_done_x_patch_data_M_elems_V_1 = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 ^ 1'b1));

assign ap_channel_done_x_patch_data_M_elems_V_2 = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 ^ 1'b1));

assign ap_channel_done_x_patch_data_M_elems_V_3 = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 ^ 1'b1));

assign ap_channel_done_x_patch_data_M_elems_V_4 = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 ^ 1'b1));

assign ap_channel_done_x_patch_data_M_elems_V_5 = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 ^ 1'b1));

assign ap_channel_done_x_patch_data_M_elems_V_6 = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 ^ 1'b1));

assign ap_channel_done_x_patch_data_M_elems_V_7 = (layernorm_accumulate_U0_ap_done & (ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 ^ 1'b1));

assign ap_done = layernorm_output_U0_ap_done;

assign ap_idle = (layernorm_output_U0_ap_idle & layernorm_accumulate_U0_ap_idle & (mean_sq_V_empty_n ^ 1'b1) & (mean_V_empty_n ^ 1'b1) & (x_patch_data_M_elems_V_7_t_empty_n ^ 1'b1) & (x_patch_data_M_elems_V_6_t_empty_n ^ 1'b1) & (x_patch_data_M_elems_V_5_t_empty_n ^ 1'b1) & (x_patch_data_M_elems_V_4_t_empty_n ^ 1'b1) & (x_patch_data_M_elems_V_3_t_empty_n ^ 1'b1) & (x_patch_data_M_elems_V_2_t_empty_n ^ 1'b1) & (x_patch_data_M_elems_V_1_t_empty_n ^ 1'b1) & (x_patch_data_M_elems_V_t_empty_n ^ 1'b1));

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_mean_V = ((mean_V_full_n & ap_channel_done_mean_V) | ap_sync_reg_channel_write_mean_V);

assign ap_sync_channel_write_mean_sq_V = ((mean_sq_V_full_n & ap_channel_done_mean_sq_V) | ap_sync_reg_channel_write_mean_sq_V);

assign ap_sync_channel_write_x_patch_data_M_elems_V = ((layernorm_accumulate_U0_x_patch_data_M_elems_V1_full_n & ap_channel_done_x_patch_data_M_elems_V) | ap_sync_reg_channel_write_x_patch_data_M_elems_V);

assign ap_sync_channel_write_x_patch_data_M_elems_V_1 = ((layernorm_accumulate_U0_x_patch_data_M_elems_V_12_full_n & ap_channel_done_x_patch_data_M_elems_V_1) | ap_sync_reg_channel_write_x_patch_data_M_elems_V_1);

assign ap_sync_channel_write_x_patch_data_M_elems_V_2 = ((layernorm_accumulate_U0_x_patch_data_M_elems_V_23_full_n & ap_channel_done_x_patch_data_M_elems_V_2) | ap_sync_reg_channel_write_x_patch_data_M_elems_V_2);

assign ap_sync_channel_write_x_patch_data_M_elems_V_3 = ((layernorm_accumulate_U0_x_patch_data_M_elems_V_34_full_n & ap_channel_done_x_patch_data_M_elems_V_3) | ap_sync_reg_channel_write_x_patch_data_M_elems_V_3);

assign ap_sync_channel_write_x_patch_data_M_elems_V_4 = ((layernorm_accumulate_U0_x_patch_data_M_elems_V_45_full_n & ap_channel_done_x_patch_data_M_elems_V_4) | ap_sync_reg_channel_write_x_patch_data_M_elems_V_4);

assign ap_sync_channel_write_x_patch_data_M_elems_V_5 = ((layernorm_accumulate_U0_x_patch_data_M_elems_V_56_full_n & ap_channel_done_x_patch_data_M_elems_V_5) | ap_sync_reg_channel_write_x_patch_data_M_elems_V_5);

assign ap_sync_channel_write_x_patch_data_M_elems_V_6 = ((layernorm_accumulate_U0_x_patch_data_M_elems_V_67_full_n & ap_channel_done_x_patch_data_M_elems_V_6) | ap_sync_reg_channel_write_x_patch_data_M_elems_V_6);

assign ap_sync_channel_write_x_patch_data_M_elems_V_7 = ((layernorm_accumulate_U0_x_patch_data_M_elems_V_78_full_n & ap_channel_done_x_patch_data_M_elems_V_7) | ap_sync_reg_channel_write_x_patch_data_M_elems_V_7);

assign ap_sync_layernorm_accumulate_U0_ap_ready = (layernorm_accumulate_U0_ap_ready | ap_sync_reg_layernorm_accumulate_U0_ap_ready);

assign ap_sync_layernorm_output_U0_ap_ready = (layernorm_output_U0_ap_ready | ap_sync_reg_layernorm_output_U0_ap_ready);

assign ap_sync_ready = (ap_sync_layernorm_output_U0_ap_ready & ap_sync_layernorm_accumulate_U0_ap_ready);

assign bias_address0 = layernorm_output_U0_bias_address0;

assign bias_address1 = 5'd0;

assign bias_ce0 = layernorm_output_U0_bias_ce0;

assign bias_ce1 = 1'b0;

assign bias_d0 = 128'd0;

assign bias_d1 = 128'd0;

assign bias_we0 = 1'b0;

assign bias_we1 = 1'b0;

assign layernorm_accumulate_U0_ap_continue = (ap_sync_channel_write_x_patch_data_M_elems_V_7 & ap_sync_channel_write_x_patch_data_M_elems_V_6 & ap_sync_channel_write_x_patch_data_M_elems_V_5 & ap_sync_channel_write_x_patch_data_M_elems_V_4 & ap_sync_channel_write_x_patch_data_M_elems_V_3 & ap_sync_channel_write_x_patch_data_M_elems_V_2 & ap_sync_channel_write_x_patch_data_M_elems_V_1 & ap_sync_channel_write_x_patch_data_M_elems_V & ap_sync_channel_write_mean_sq_V & ap_sync_channel_write_mean_V);

assign layernorm_accumulate_U0_ap_start = ((ap_sync_reg_layernorm_accumulate_U0_ap_ready ^ 1'b1) & ap_start);

assign layernorm_accumulate_U0_x_patch_data_M_elems_V1_full_n = x_patch_data_M_elems_V_i_full_n;

assign layernorm_accumulate_U0_x_patch_data_M_elems_V_12_full_n = x_patch_data_M_elems_V_1_i_full_n;

assign layernorm_accumulate_U0_x_patch_data_M_elems_V_23_full_n = x_patch_data_M_elems_V_2_i_full_n;

assign layernorm_accumulate_U0_x_patch_data_M_elems_V_34_full_n = x_patch_data_M_elems_V_3_i_full_n;

assign layernorm_accumulate_U0_x_patch_data_M_elems_V_45_full_n = x_patch_data_M_elems_V_4_i_full_n;

assign layernorm_accumulate_U0_x_patch_data_M_elems_V_56_full_n = x_patch_data_M_elems_V_5_i_full_n;

assign layernorm_accumulate_U0_x_patch_data_M_elems_V_67_full_n = x_patch_data_M_elems_V_6_i_full_n;

assign layernorm_accumulate_U0_x_patch_data_M_elems_V_78_full_n = x_patch_data_M_elems_V_7_i_full_n;

assign layernorm_output_U0_ap_continue = ap_continue;

assign layernorm_output_U0_ap_start = (x_patch_data_M_elems_V_t_empty_n & x_patch_data_M_elems_V_7_t_empty_n & x_patch_data_M_elems_V_6_t_empty_n & x_patch_data_M_elems_V_5_t_empty_n & x_patch_data_M_elems_V_4_t_empty_n & x_patch_data_M_elems_V_3_t_empty_n & x_patch_data_M_elems_V_2_t_empty_n & x_patch_data_M_elems_V_1_t_empty_n & mean_sq_V_empty_n & mean_V_empty_n & (ap_sync_reg_layernorm_output_U0_ap_ready ^ 1'b1) & ap_start);

assign m_axi_inout1_ARADDR = 64'd0;

assign m_axi_inout1_ARBURST = 2'd0;

assign m_axi_inout1_ARCACHE = 4'd0;

assign m_axi_inout1_ARID = 1'd0;

assign m_axi_inout1_ARLEN = 32'd0;

assign m_axi_inout1_ARLOCK = 2'd0;

assign m_axi_inout1_ARPROT = 3'd0;

assign m_axi_inout1_ARQOS = 4'd0;

assign m_axi_inout1_ARREGION = 4'd0;

assign m_axi_inout1_ARSIZE = 3'd0;

assign m_axi_inout1_ARUSER = 1'd0;

assign m_axi_inout1_ARVALID = 1'b0;

assign m_axi_inout1_AWADDR = layernorm_output_U0_m_axi_inout1_AWADDR;

assign m_axi_inout1_AWBURST = layernorm_output_U0_m_axi_inout1_AWBURST;

assign m_axi_inout1_AWCACHE = layernorm_output_U0_m_axi_inout1_AWCACHE;

assign m_axi_inout1_AWID = layernorm_output_U0_m_axi_inout1_AWID;

assign m_axi_inout1_AWLEN = layernorm_output_U0_m_axi_inout1_AWLEN;

assign m_axi_inout1_AWLOCK = layernorm_output_U0_m_axi_inout1_AWLOCK;

assign m_axi_inout1_AWPROT = layernorm_output_U0_m_axi_inout1_AWPROT;

assign m_axi_inout1_AWQOS = layernorm_output_U0_m_axi_inout1_AWQOS;

assign m_axi_inout1_AWREGION = layernorm_output_U0_m_axi_inout1_AWREGION;

assign m_axi_inout1_AWSIZE = layernorm_output_U0_m_axi_inout1_AWSIZE;

assign m_axi_inout1_AWUSER = layernorm_output_U0_m_axi_inout1_AWUSER;

assign m_axi_inout1_AWVALID = layernorm_output_U0_m_axi_inout1_AWVALID;

assign m_axi_inout1_BREADY = layernorm_output_U0_m_axi_inout1_BREADY;

assign m_axi_inout1_RREADY = 1'b0;

assign m_axi_inout1_WDATA = layernorm_output_U0_m_axi_inout1_WDATA;

assign m_axi_inout1_WID = layernorm_output_U0_m_axi_inout1_WID;

assign m_axi_inout1_WLAST = layernorm_output_U0_m_axi_inout1_WLAST;

assign m_axi_inout1_WSTRB = layernorm_output_U0_m_axi_inout1_WSTRB;

assign m_axi_inout1_WUSER = layernorm_output_U0_m_axi_inout1_WUSER;

assign m_axi_inout1_WVALID = layernorm_output_U0_m_axi_inout1_WVALID;

assign m_axi_inout2_ARADDR = layernorm_accumulate_U0_m_axi_inout2_ARADDR;

assign m_axi_inout2_ARBURST = layernorm_accumulate_U0_m_axi_inout2_ARBURST;

assign m_axi_inout2_ARCACHE = layernorm_accumulate_U0_m_axi_inout2_ARCACHE;

assign m_axi_inout2_ARID = layernorm_accumulate_U0_m_axi_inout2_ARID;

assign m_axi_inout2_ARLEN = layernorm_accumulate_U0_m_axi_inout2_ARLEN;

assign m_axi_inout2_ARLOCK = layernorm_accumulate_U0_m_axi_inout2_ARLOCK;

assign m_axi_inout2_ARPROT = layernorm_accumulate_U0_m_axi_inout2_ARPROT;

assign m_axi_inout2_ARQOS = layernorm_accumulate_U0_m_axi_inout2_ARQOS;

assign m_axi_inout2_ARREGION = layernorm_accumulate_U0_m_axi_inout2_ARREGION;

assign m_axi_inout2_ARSIZE = layernorm_accumulate_U0_m_axi_inout2_ARSIZE;

assign m_axi_inout2_ARUSER = layernorm_accumulate_U0_m_axi_inout2_ARUSER;

assign m_axi_inout2_ARVALID = layernorm_accumulate_U0_m_axi_inout2_ARVALID;

assign m_axi_inout2_AWADDR = 64'd0;

assign m_axi_inout2_AWBURST = 2'd0;

assign m_axi_inout2_AWCACHE = 4'd0;

assign m_axi_inout2_AWID = 1'd0;

assign m_axi_inout2_AWLEN = 32'd0;

assign m_axi_inout2_AWLOCK = 2'd0;

assign m_axi_inout2_AWPROT = 3'd0;

assign m_axi_inout2_AWQOS = 4'd0;

assign m_axi_inout2_AWREGION = 4'd0;

assign m_axi_inout2_AWSIZE = 3'd0;

assign m_axi_inout2_AWUSER = 1'd0;

assign m_axi_inout2_AWVALID = 1'b0;

assign m_axi_inout2_BREADY = 1'b0;

assign m_axi_inout2_RREADY = layernorm_accumulate_U0_m_axi_inout2_RREADY;

assign m_axi_inout2_WDATA = 256'd0;

assign m_axi_inout2_WID = 1'd0;

assign m_axi_inout2_WLAST = 1'b0;

assign m_axi_inout2_WSTRB = 32'd0;

assign m_axi_inout2_WUSER = 1'd0;

assign m_axi_inout2_WVALID = 1'b0;

assign weights_address0 = layernorm_output_U0_weights_address0;

assign weights_address1 = 5'd0;

assign weights_ce0 = layernorm_output_U0_weights_ce0;

assign weights_ce1 = 1'b0;

assign weights_d0 = 128'd0;

assign weights_d1 = 128'd0;

assign weights_we0 = 1'b0;

assign weights_we1 = 1'b0;

endmodule //ViT_act_dataflow_in_loop_ln131_for_each_patch
