Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Oct 12 11:33:28 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_slave_timing_summary_routed.rpt -pb i2c_slave_timing_summary_routed.pb -rpx i2c_slave_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_slave
| Device       : 7a25ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.544        0.000                      0                   35        0.152        0.000                      0                   35        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.544        0.000                      0                   35        0.152        0.000                      0                   35        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.746ns (35.100%)  route 1.379ns (64.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns = ( 14.281 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.498     6.768    data_out[7]_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.281    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  valid_reg/C
                         clock pessimism              0.336    14.617    
                         clock uncertainty           -0.035    14.581    
    SLICE_X0Y7           FDCE (Setup_fdce_C_D)       -0.269    14.312    valid_reg
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                          -6.768    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.746ns (37.726%)  route 1.231ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.350     6.620    data_out[7]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[0]/C
                         clock pessimism              0.336    14.618    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.175    data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.746ns (37.726%)  route 1.231ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.350     6.620    data_out[7]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[1]/C
                         clock pessimism              0.336    14.618    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.175    data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.746ns (37.726%)  route 1.231ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.350     6.620    data_out[7]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[2]/C
                         clock pessimism              0.336    14.618    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.175    data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.746ns (37.726%)  route 1.231ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.350     6.620    data_out[7]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[3]/C
                         clock pessimism              0.336    14.618    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.175    data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.746ns (37.726%)  route 1.231ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.350     6.620    data_out[7]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[4]/C
                         clock pessimism              0.336    14.618    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.175    data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.746ns (37.726%)  route 1.231ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.350     6.620    data_out[7]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[5]/C
                         clock pessimism              0.336    14.618    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.175    data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.746ns (37.726%)  route 1.231ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.350     6.620    data_out[7]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[6]/C
                         clock pessimism              0.336    14.618    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.175    data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.746ns (37.726%)  route 1.231ns (62.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.881     5.943    bit_count[2]
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.327     6.270 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.350     6.620    data_out[7]_i_1_n_0
    SLICE_X0Y5           FDCE                                         r  data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[7]/C
                         clock pessimism              0.336    14.618    
                         clock uncertainty           -0.035    14.582    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.175    data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             8.119ns  (required time - arrival time)
  Source:                 scl_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.619ns  (logic 0.580ns (35.827%)  route 1.039ns (64.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  scl_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.456     5.099 f  scl_d_reg/Q
                         net (fo=2, routed)           0.510     5.608    scl_d
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.124     5.732 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.529     6.262    scl_rise
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817    10.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.282    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[0]/C
                         clock pessimism              0.339    14.621    
                         clock uncertainty           -0.035    14.585    
    SLICE_X1Y4           FDCE (Setup_fdce_C_CE)      -0.205    14.380    bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  8.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.071     1.639    p_0_in[2]
    SLICE_X0Y5           FDCE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[2]/C
                         clock pessimism             -0.503     1.441    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.047     1.488    data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.127     1.695    p_0_in[4]
    SLICE_X0Y5           FDCE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[4]/C
                         clock pessimism             -0.503     1.441    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.075     1.516    data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.501%)  route 0.118ns (45.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.118     1.686    p_0_in[1]
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[1]/C
                         clock pessimism             -0.516     1.428    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.047     1.475    shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.128     1.556 r  shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.120     1.675    p_0_in[6]
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[6]/C
                         clock pessimism             -0.516     1.428    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.023     1.451    shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.181     1.750    p_0_in[4]
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[4]/C
                         clock pessimism             -0.516     1.428    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.075     1.503    shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.306%)  route 0.137ns (51.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.128     1.556 r  shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.137     1.692    p_0_in[5]
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[5]/C
                         clock pessimism             -0.516     1.428    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.017     1.445    shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.585%)  route 0.180ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.128     1.556 r  shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.180     1.735    p_0_in[6]
    SLICE_X0Y5           FDCE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[6]/C
                         clock pessimism             -0.503     1.441    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.023     1.464    data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (59.010%)  route 0.160ns (40.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.128     1.556 r  bit_count_reg[2]/Q
                         net (fo=2, routed)           0.160     1.715    bit_count[2]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.102     1.817 r  bit_count[2]_i_2/O
                         net (fo=1, routed)           0.000     1.817    bit_count[2]_i_2_n_0
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C
                         clock pessimism             -0.516     1.428    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.107     1.535    bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.773%)  route 0.232ns (62.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.232     1.801    p_0_in[2]
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[2]/C
                         clock pessimism             -0.516     1.428    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.047     1.475    shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.528%)  route 0.241ns (56.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     1.569 f  bit_count_reg[0]/Q
                         net (fo=4, routed)           0.241     1.810    bit_count[0]
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    bit_count[0]_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[0]/C
                         clock pessimism             -0.516     1.428    
    SLICE_X1Y4           FDCE (Hold_fdce_C_D)         0.092     1.520    bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     bit_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     bit_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y4     bit_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     data_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     data_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     data_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     data_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     data_out_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     data_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     data_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     data_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     data_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     bit_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     data_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     data_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     data_out_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.964ns  (logic 3.098ns (62.415%)  route 1.866ns (37.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  data_out_reg[1]/Q
                         net (fo=1, routed)           1.866     6.964    data_out_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         2.642     9.606 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.606    data_out[1]
    V9                                                                r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.955ns  (logic 3.096ns (62.486%)  route 1.859ns (37.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  data_out_reg[2]/Q
                         net (fo=1, routed)           1.859     6.958    data_out_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         2.640     9.598 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.598    data_out[2]
    U9                                                                r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.936ns  (logic 3.068ns (62.153%)  route 1.868ns (37.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  data_out_reg[0]/Q
                         net (fo=1, routed)           1.868     6.967    data_out_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         2.612     9.579 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.579    data_out[0]
    U10                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.897ns  (logic 3.219ns (65.739%)  route 1.678ns (34.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  data_out_reg[7]/Q
                         net (fo=1, routed)           1.678     6.739    data_out_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         2.800     9.539 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.539    data_out[7]
    V13                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.892ns  (logic 3.077ns (62.904%)  route 1.815ns (37.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.456     5.099 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.815     6.913    data_out_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         2.621     9.535 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.535    data_out[3]
    V11                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.887ns  (logic 3.208ns (65.639%)  route 1.679ns (34.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  data_out_reg[5]/Q
                         net (fo=1, routed)           1.679     6.741    data_out_OBUF[5]
    U12                  OBUF (Prop_obuf_I_O)         2.789     9.529 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.529    data_out[5]
    U12                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.884ns  (logic 3.212ns (65.757%)  route 1.673ns (34.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  data_out_reg[4]/Q
                         net (fo=1, routed)           1.673     6.734    data_out_OBUF[4]
    U11                  OBUF (Prop_obuf_I_O)         2.793     9.527 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.527    data_out[4]
    U11                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 3.208ns (65.742%)  route 1.672ns (34.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.630     4.643    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.419     5.062 r  data_out_reg[6]/Q
                         net (fo=1, routed)           1.672     6.734    data_out_OBUF[6]
    T12                  OBUF (Prop_obuf_I_O)         2.789     9.523 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.523    data_out[6]
    T12                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.756ns  (logic 3.084ns (64.842%)  route 1.672ns (35.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.916    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.012 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.629     4.642    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.456     5.098 r  valid_reg/Q
                         net (fo=1, routed)           1.672     6.770    valid_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.628     9.397 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     9.397    valid
    V12                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.286ns (79.920%)  route 0.323ns (20.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.590     1.427    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141     1.568 r  valid_reg/Q
                         net (fo=1, routed)           0.323     1.891    valid_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.145     3.035 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.035    valid
    V12                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.637ns  (logic 1.314ns (80.280%)  route 0.323ns (19.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.128     1.556 r  data_out_reg[6]/Q
                         net (fo=1, routed)           0.323     1.878    data_out_OBUF[6]
    T12                  OBUF (Prop_obuf_I_O)         1.186     3.065 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.065    data_out[6]
    T12                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.317ns (80.029%)  route 0.329ns (19.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.128     1.556 r  data_out_reg[4]/Q
                         net (fo=1, routed)           0.329     1.884    data_out_OBUF[4]
    U11                  OBUF (Prop_obuf_I_O)         1.189     3.073 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.073    data_out[4]
    U11                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.662ns  (logic 1.314ns (79.111%)  route 0.347ns (20.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.128     1.556 r  data_out_reg[5]/Q
                         net (fo=1, routed)           0.347     1.903    data_out_OBUF[5]
    U12                  OBUF (Prop_obuf_I_O)         1.186     3.089 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.089    data_out[5]
    U12                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.672ns  (logic 1.323ns (79.142%)  route 0.349ns (20.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.128     1.556 r  data_out_reg[7]/Q
                         net (fo=1, routed)           0.349     1.904    data_out_OBUF[7]
    V13                  OBUF (Prop_obuf_I_O)         1.195     3.099 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.099    data_out[7]
    V13                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.680ns  (logic 1.279ns (76.146%)  route 0.401ns (23.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  data_out_reg[3]/Q
                         net (fo=1, routed)           0.401     1.969    data_out_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         1.138     3.107 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.107    data_out[3]
    V11                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.270ns (75.141%)  route 0.420ns (24.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  data_out_reg[0]/Q
                         net (fo=1, routed)           0.420     1.989    data_out_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         1.129     3.117 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.117    data_out[0]
    U10                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.298ns (75.866%)  route 0.413ns (24.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  data_out_reg[2]/Q
                         net (fo=1, routed)           0.413     1.981    data_out_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.157     3.139 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.139    data_out[2]
    U9                                                                r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.300ns (75.509%)  route 0.422ns (24.491%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.811    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.837 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.428    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.569 r  data_out_reg[1]/Q
                         net (fo=1, routed)           0.422     1.990    data_out_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         1.159     3.149 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.149    data_out[1]
    V9                                                                r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            bit_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.238ns  (logic 1.083ns (33.442%)  route 2.155ns (66.558%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.529     3.238    scl_rise
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[0]/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            bit_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.238ns  (logic 1.083ns (33.442%)  route 2.155ns (66.558%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.529     3.238    scl_rise
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[1]/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            bit_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.238ns  (logic 1.083ns (33.442%)  route 2.155ns (66.558%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.529     3.238    scl_rise
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y4           FDCE                                         r  bit_count_reg[2]/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.236ns  (logic 1.111ns (34.337%)  route 2.125ns (65.663%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT5 (Prop_lut5_I1_O)        0.152     2.737 r  data_out[7]_i_1/O
                         net (fo=9, routed)           0.498     3.236    data_out[7]_i_1_n_0
    SLICE_X0Y7           FDCE                                         r  valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510     4.281    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  valid_reg/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 1.083ns (33.960%)  route 2.106ns (66.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.480     3.189    scl_rise
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[0]/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 1.083ns (33.960%)  route 2.106ns (66.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.480     3.189    scl_rise
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[1]/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 1.083ns (33.960%)  route 2.106ns (66.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.480     3.189    scl_rise
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[2]/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 1.083ns (33.960%)  route 2.106ns (66.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.480     3.189    scl_rise
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[3]/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 1.083ns (33.960%)  route 2.106ns (66.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.480     3.189    scl_rise
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[4]/C

Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.189ns  (logic 1.083ns (33.960%)  route 2.106ns (66.040%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  scl_IBUF_inst/O
                         net (fo=3, routed)           1.626     2.585    scl_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.124     2.709 r  bit_count[2]_i_1/O
                         net (fo=10, routed)          0.480     3.189    scl_rise
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.679    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.770 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511     4.282    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scl
                            (input port)
  Destination:            scl_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.188ns (32.094%)  route 0.398ns (67.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  scl (IN)
                         net (fo=0)                   0.000     0.000    scl
    U14                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  scl_IBUF_inst/O
                         net (fo=3, routed)           0.398     0.585    scl_IBUF
    SLICE_X0Y4           FDRE                                         r  scl_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X0Y4           FDRE                                         r  scl_d_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            valid_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.190ns (31.139%)  route 0.420ns (68.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.420     0.610    reset_IBUF
    SLICE_X0Y7           FDCE                                         f  valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.861     1.943    clk_IBUF_BUFG
    SLICE_X0Y7           FDCE                                         r  valid_reg/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.180ns (29.250%)  route 0.435ns (70.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sda (INOUT)
                         net (fo=0)                   0.000     0.000    sda
    T13                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  sda_IBUF_inst/O
                         net (fo=2, routed)           0.435     0.615    sda_IBUF
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sda
                            (input port)
  Destination:            data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.180ns (29.158%)  route 0.437ns (70.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  sda (INOUT)
                         net (fo=0)                   0.000     0.000    sda
    T13                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  sda_IBUF_inst/O
                         net (fo=2, routed)           0.437     0.617    sda_IBUF
    SLICE_X0Y5           FDCE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  data_out_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shift_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.190ns (27.674%)  route 0.496ns (72.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.496     0.686    reset_IBUF
    SLICE_X1Y5           FDCE                                         f  shift_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shift_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.190ns (27.674%)  route 0.496ns (72.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.496     0.686    reset_IBUF
    SLICE_X1Y5           FDCE                                         f  shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shift_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.190ns (27.674%)  route 0.496ns (72.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.496     0.686    reset_IBUF
    SLICE_X1Y5           FDCE                                         f  shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shift_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.190ns (27.674%)  route 0.496ns (72.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.496     0.686    reset_IBUF
    SLICE_X1Y5           FDCE                                         f  shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shift_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.190ns (27.674%)  route 0.496ns (72.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.496     0.686    reset_IBUF
    SLICE_X1Y5           FDCE                                         f  shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shift_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.190ns (27.674%)  route 0.496ns (72.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.496     0.686    reset_IBUF
    SLICE_X1Y5           FDCE                                         f  shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.369     0.369 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.053    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.082 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.862     1.944    clk_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  shift_reg_reg[5]/C





