$date
	Mon Dec 05 16:52:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and2_tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module and_gate $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 " d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#1
0!
0#
0"
#2
1"
#3
1#
0"
#4
1!
1"
#5
