<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Closed_loop_control.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fuzzy_logic_based_tuner.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Fuzzy_logic_based_tuner.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Fuzzy_logic_based_tuner.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Fuzzy_logic_based_tuner.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Fuzzy_logic_based_tuner.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fuzzylogic_based_tuner_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Fuzzylogic_based_tuner_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Fuzzylogic_based_tuner_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Fuzzylogic_based_tuner_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main_module.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Main_module.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main_module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_module.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Main_module.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main_module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Main_module.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main_module.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Main_module_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_module_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_module_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PID_Controller.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PID_Controller.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PID_Controller.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PID_Controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PID_Controller.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1480622803" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1480622803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480622916" xil_pn:in_ck="-318744999767663512" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1480622916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Fuzzy_logic_based_tuner.v"/>
      <outfile xil_pn:name="Fuzzylogic_based_tuner_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1480622803" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5035019153967672393" xil_pn:start_ts="1480622803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480622805" xil_pn:in_ck="-1497460017199327498" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4836471095502295993" xil_pn:start_ts="1480622803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480622805" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5403337711293162861" xil_pn:start_ts="1480622805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480622916" xil_pn:in_ck="-318744999767663512" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1480622916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Fuzzy_logic_based_tuner.v"/>
      <outfile xil_pn:name="Fuzzylogic_based_tuner_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1480622920" xil_pn:in_ck="-318744999767663512" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="679176664177063823" xil_pn:start_ts="1480622916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Fuzzylogic_based_tuner_test_beh.prj"/>
      <outfile xil_pn:name="Fuzzylogic_based_tuner_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1480622920" xil_pn:in_ck="-7701782871373426257" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8538938496900219186" xil_pn:start_ts="1480622920">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Fuzzylogic_based_tuner_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1475001826" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1475001826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477660802" xil_pn:in_ck="-1497460017199327498" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3596480051118147773" xil_pn:start_ts="1477660800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Main_module.vf"/>
    </transform>
    <transform xil_pn:end_ts="1475001829" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5403337711293162861" xil_pn:start_ts="1475001829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475001829" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1475001829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475001829" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4554655022336356543" xil_pn:start_ts="1475001829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475001829" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1475001829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1475001829" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7099744813889917789" xil_pn:start_ts="1475001829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1477660807" xil_pn:in_ck="710348492637837848" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1982253331366104986" xil_pn:start_ts="1477660802">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Main_module.jhd"/>
      <outfile xil_pn:name="Main_module.lso"/>
      <outfile xil_pn:name="Main_module.prj"/>
      <outfile xil_pn:name="Main_module.syr"/>
      <outfile xil_pn:name="Main_module.xst"/>
      <outfile xil_pn:name="Main_module_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1475001835" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5864617274355669908" xil_pn:start_ts="1475001835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
