LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

entity Emdad_MdShahid_OR2 is
             port (in1, in2: in std_logic;
                   out    1: out std_logic);
     end Emdad_MdShahid_OR2;

architecture behavioral_2 of Emdad_MdShahid_OR2 is

begin
out1 <= in1 OR in2;
end behavioral_2;