# CSF342-16bit-Proc

The project is about design, implementation and testing of a 16-bit multi-cycle RISC processor. Each instruction is of 16-bit (2 bytes) and passes through five cycles (max) IF, ID, EX, MEMR and WB similar to the standard MIPS Processor.

ISA: https://github.com/anantanurag/CSF342-16bit-Proc/wiki 
