#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ff72b4266b0 .scope module, "processor_tb" "processor_tb" 2 1;
 .timescale 0 0;
v0x7ff72b440d70_0 .var "clk", 0 0;
v0x7ff72b440e00_0 .var "direct_memory_write", 0 0;
v0x7ff72b440e90_0 .var "direct_read_address", 7 0;
o0x7ff72b5325a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ff72b440f20_0 .net "direct_read_data", 7 0, o0x7ff72b5325a8;  0 drivers
v0x7ff72b440fb0_0 .var "direct_write_address", 7 0;
v0x7ff72b441080_0 .var "direct_write_data", 7 0;
v0x7ff72b441130_0 .var "haltN", 0 0;
v0x7ff72b4411e0 .array "instructions", 128 0, 11 0;
v0x7ff72b441270_0 .var "resetN", 0 0;
S_0x7ff72b4269a0 .scope module, "p" "processor" 2 11, 3 1 0, S_0x7ff72b4266b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "direct_read_data";
    .port_info 1 /INPUT 8 "direct_read_address";
    .port_info 2 /INPUT 8 "direct_write_address";
    .port_info 3 /INPUT 8 "direct_write_data";
    .port_info 4 /INPUT 1 "direct_memory_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "resetN";
    .port_info 7 /INPUT 1 "haltN";
P_0x7ff72b407600 .param/l "ADD" 1 3 17, C4<0110>;
P_0x7ff72b407640 .param/l "JS" 1 3 16, C4<0101>;
P_0x7ff72b407680 .param/l "JUMP" 1 3 14, C4<0011>;
P_0x7ff72b4076c0 .param/l "JZ" 1 3 15, C4<0100>;
P_0x7ff72b407700 .param/l "POP" 1 3 13, C4<0010>;
P_0x7ff72b407740 .param/l "PUSH" 1 3 12, C4<0001>;
P_0x7ff72b407780 .param/l "PUSHC" 1 3 11, C4<0000>;
P_0x7ff72b4077c0 .param/l "SUB" 1 3 18, C4<0111>;
L_0x7ff72b4427d0 .functor BUFZ 8, L_0x7ff72b4426a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ff72b442840 .functor BUFZ 8, L_0x7ff72b4426a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7ff72b442740 .functor BUFZ 8, L_0x7ff72b4428b0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7ff72b40e100_0 .net *"_ivl_0", 31 0, L_0x7ff72b4413a0;  1 drivers
L_0x7ff72b563098 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43e750_0 .net *"_ivl_11", 27 0, L_0x7ff72b563098;  1 drivers
L_0x7ff72b5630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43e800_0 .net/2u *"_ivl_12", 31 0, L_0x7ff72b5630e0;  1 drivers
L_0x7ff72b563128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43e8c0_0 .net/2s *"_ivl_16", 7 0, L_0x7ff72b563128;  1 drivers
v0x7ff72b43e970_0 .net *"_ivl_18", 7 0, L_0x7ff72b441910;  1 drivers
v0x7ff72b43ea60_0 .net *"_ivl_20", 32 0, L_0x7ff72b4419e0;  1 drivers
L_0x7ff72b563170 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43eb10_0 .net *"_ivl_23", 28 0, L_0x7ff72b563170;  1 drivers
L_0x7ff72b5631b8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43ebc0_0 .net/2u *"_ivl_24", 32 0, L_0x7ff72b5631b8;  1 drivers
v0x7ff72b43ec70_0 .net *"_ivl_26", 32 0, L_0x7ff72b441ae0;  1 drivers
L_0x7ff72b563008 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43ed80_0 .net *"_ivl_3", 27 0, L_0x7ff72b563008;  1 drivers
v0x7ff72b43ee30_0 .net *"_ivl_30", 7 0, L_0x7ff72b441e00;  1 drivers
v0x7ff72b43eee0_0 .net *"_ivl_32", 9 0, L_0x7ff72b441ef0;  1 drivers
L_0x7ff72b563200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43ef90_0 .net *"_ivl_35", 1 0, L_0x7ff72b563200;  1 drivers
v0x7ff72b43f040_0 .net *"_ivl_37", 3 0, L_0x7ff72b441fd0;  1 drivers
v0x7ff72b43f0f0_0 .net *"_ivl_38", 7 0, L_0x7ff72b442110;  1 drivers
L_0x7ff72b563050 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43f1a0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff72b563050;  1 drivers
v0x7ff72b43f250_0 .net *"_ivl_40", 32 0, L_0x7ff72b4421b0;  1 drivers
L_0x7ff72b563248 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43f3e0_0 .net *"_ivl_43", 24 0, L_0x7ff72b563248;  1 drivers
L_0x7ff72b563290 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43f470_0 .net/2u *"_ivl_44", 32 0, L_0x7ff72b563290;  1 drivers
v0x7ff72b43f520_0 .net *"_ivl_46", 32 0, L_0x7ff72b442380;  1 drivers
v0x7ff72b43f5d0_0 .net *"_ivl_58", 7 0, L_0x7ff72b4428b0;  1 drivers
v0x7ff72b43f680_0 .net *"_ivl_60", 9 0, L_0x7ff72b442950;  1 drivers
L_0x7ff72b5632d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff72b43f730_0 .net *"_ivl_63", 1 0, L_0x7ff72b5632d8;  1 drivers
v0x7ff72b43f7e0_0 .net *"_ivl_8", 31 0, L_0x7ff72b441630;  1 drivers
v0x7ff72b43f890_0 .net "clk", 0 0, v0x7ff72b440d70_0;  1 drivers
v0x7ff72b43f930_0 .net "data_from_memory", 7 0, L_0x7ff72b442740;  1 drivers
v0x7ff72b43f9e0 .array/s "data_memory", 255 0, 7 0;
v0x7ff72b43fa80_0 .var/s "data_to_memory", 7 0;
v0x7ff72b43fb30_0 .var/s "data_to_stack", 7 0;
v0x7ff72b43fbe0_0 .net "direct_memory_write", 0 0, v0x7ff72b440e00_0;  1 drivers
v0x7ff72b43fc80_0 .net "direct_read_address", 7 0, v0x7ff72b440e90_0;  1 drivers
v0x7ff72b43fd30_0 .net "direct_read_data", 7 0, o0x7ff72b5325a8;  alias, 0 drivers
v0x7ff72b43fde0_0 .net "direct_write_address", 7 0, v0x7ff72b440fb0_0;  1 drivers
v0x7ff72b43f300_0 .net "direct_write_data", 7 0, v0x7ff72b441080_0;  1 drivers
v0x7ff72b440070_0 .net "haltN", 0 0, v0x7ff72b441130_0;  1 drivers
v0x7ff72b440100_0 .net "instruction", 11 0, L_0x7ff72b442460;  1 drivers
v0x7ff72b440190_0 .var "mem_write", 0 0;
v0x7ff72b440230_0 .net "memory_read_address", 7 0, L_0x7ff72b4427d0;  1 drivers
v0x7ff72b4402e0_0 .net "memory_write_address", 7 0, L_0x7ff72b442840;  1 drivers
v0x7ff72b440390_0 .var "next_pc", 7 0;
v0x7ff72b440440_0 .net "opcode", 3 0, L_0x7ff72b442600;  1 drivers
v0x7ff72b4404f0_0 .net "operand", 7 0, L_0x7ff72b4426a0;  1 drivers
v0x7ff72b4405a0_0 .var "pc", 7 0;
v0x7ff72b440650_0 .var "pop", 0 0;
v0x7ff72b4406f0_0 .var "push", 0 0;
v0x7ff72b440790_0 .net "resetN", 0 0, v0x7ff72b441270_0;  1 drivers
v0x7ff72b440830_0 .var "s_flag", 0 0;
v0x7ff72b4408d0_0 .net "stack_empty", 0 0, L_0x7ff72b441790;  1 drivers
v0x7ff72b440970_0 .net "stack_full", 0 0, L_0x7ff72b441510;  1 drivers
v0x7ff72b440a10 .array/s "stack_mem", 7 0, 7 0;
v0x7ff72b440ab0_0 .var "stack_pointer", 3 0;
v0x7ff72b440b60_0 .net "top_of_stack", 7 0, L_0x7ff72b441ca0;  1 drivers
v0x7ff72b440c10_0 .var "z_flag", 0 0;
E_0x7ff72b421540/0 .event negedge, v0x7ff72b440790_0;
E_0x7ff72b421540/1 .event posedge, v0x7ff72b43f890_0;
E_0x7ff72b421540 .event/or E_0x7ff72b421540/0, E_0x7ff72b421540/1;
E_0x7ff72b422370/0 .event edge, v0x7ff72b4405a0_0, v0x7ff72b440440_0, v0x7ff72b4404f0_0, v0x7ff72b43f930_0;
E_0x7ff72b422370/1 .event edge, v0x7ff72b440b60_0, v0x7ff72b440c10_0, v0x7ff72b440830_0;
E_0x7ff72b422370 .event/or E_0x7ff72b422370/0, E_0x7ff72b422370/1;
L_0x7ff72b4413a0 .concat [ 4 28 0 0], v0x7ff72b440ab0_0, L_0x7ff72b563008;
L_0x7ff72b441510 .cmp/eq 32, L_0x7ff72b4413a0, L_0x7ff72b563050;
L_0x7ff72b441630 .concat [ 4 28 0 0], v0x7ff72b440ab0_0, L_0x7ff72b563098;
L_0x7ff72b441790 .cmp/eq 32, L_0x7ff72b441630, L_0x7ff72b5630e0;
L_0x7ff72b441910 .array/port v0x7ff72b440a10, L_0x7ff72b441ae0;
L_0x7ff72b4419e0 .concat [ 4 29 0 0], v0x7ff72b440ab0_0, L_0x7ff72b563170;
L_0x7ff72b441ae0 .arith/sub 33, L_0x7ff72b4419e0, L_0x7ff72b5631b8;
L_0x7ff72b441ca0 .functor MUXZ 8, L_0x7ff72b441910, L_0x7ff72b563128, L_0x7ff72b441790, C4<>;
L_0x7ff72b441e00 .array/port v0x7ff72b43f9e0, L_0x7ff72b441ef0;
L_0x7ff72b441ef0 .concat [ 8 2 0 0], v0x7ff72b4405a0_0, L_0x7ff72b563200;
L_0x7ff72b441fd0 .part L_0x7ff72b441e00, 4, 4;
L_0x7ff72b442110 .array/port v0x7ff72b43f9e0, L_0x7ff72b442380;
L_0x7ff72b4421b0 .concat [ 8 25 0 0], v0x7ff72b4405a0_0, L_0x7ff72b563248;
L_0x7ff72b442380 .arith/sum 33, L_0x7ff72b4421b0, L_0x7ff72b563290;
L_0x7ff72b442460 .concat [ 8 4 0 0], L_0x7ff72b442110, L_0x7ff72b441fd0;
L_0x7ff72b442600 .part L_0x7ff72b442460, 8, 4;
L_0x7ff72b4426a0 .part L_0x7ff72b442460, 0, 8;
L_0x7ff72b4428b0 .array/port v0x7ff72b43f9e0, L_0x7ff72b442950;
L_0x7ff72b442950 .concat [ 8 2 0 0], L_0x7ff72b4427d0, L_0x7ff72b5632d8;
    .scope S_0x7ff72b4269a0;
T_0 ;
    %wait E_0x7ff72b422370;
    %load/vec4 v0x7ff72b4405a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ff72b440390_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff72b4406f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff72b440650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff72b440190_0, 0, 1;
    %load/vec4 v0x7ff72b440440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x7ff72b4405a0_0;
    %addi 2, 0, 8;
    %store/vec4 v0x7ff72b440390_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b4406f0_0, 0, 1;
    %load/vec4 v0x7ff72b4404f0_0;
    %store/vec4 v0x7ff72b43fb30_0, 0, 8;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x7ff72b4405a0_0;
    %addi 2, 0, 8;
    %store/vec4 v0x7ff72b440390_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b4406f0_0, 0, 1;
    %load/vec4 v0x7ff72b43f930_0;
    %store/vec4 v0x7ff72b43fb30_0, 0, 8;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x7ff72b4405a0_0;
    %addi 2, 0, 8;
    %store/vec4 v0x7ff72b440390_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b440650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b440190_0, 0, 1;
    %load/vec4 v0x7ff72b440b60_0;
    %store/vec4 v0x7ff72b43fa80_0, 0, 8;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b440650_0, 0, 1;
    %load/vec4 v0x7ff72b440b60_0;
    %store/vec4 v0x7ff72b440390_0, 0, 8;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x7ff72b440c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b440650_0, 0, 1;
    %load/vec4 v0x7ff72b440b60_0;
    %store/vec4 v0x7ff72b440390_0, 0, 8;
T_0.7 ;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x7ff72b440830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b440650_0, 0, 1;
    %load/vec4 v0x7ff72b440b60_0;
    %store/vec4 v0x7ff72b440390_0, 0, 8;
T_0.9 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ff72b4269a0;
T_1 ;
    %wait E_0x7ff72b421540;
    %load/vec4 v0x7ff72b440790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff72b4405a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff72b440c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff72b440830_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ff72b440070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7ff72b440390_0;
    %assign/vec4 v0x7ff72b4405a0_0, 0;
    %load/vec4 v0x7ff72b440440_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %load/vec4 v0x7ff72b440650_0;
    %load/vec4 v0x7ff72b4408d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x7ff72b440ab0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7ff72b440ab0_0, 0;
T_1.8 ;
    %load/vec4 v0x7ff72b4406f0_0;
    %load/vec4 v0x7ff72b440970_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x7ff72b43fb30_0;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff72b440a10, 0, 4;
    %load/vec4 v0x7ff72b440ab0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7ff72b440ab0_0, 0;
T_1.10 ;
    %load/vec4 v0x7ff72b440190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x7ff72b43fa80_0;
    %load/vec4 v0x7ff72b4402e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff72b43f9e0, 0, 4;
T_1.12 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %add;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff72b440a10, 0, 4;
    %load/vec4 v0x7ff72b440ab0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7ff72b440ab0_0, 0;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %pad/s 32;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %pad/s 32;
    %add;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7ff72b440c10_0, 0;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %pad/s 32;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %pad/s 32;
    %add;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x7ff72b440830_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %sub;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff72b440a10, 0, 4;
    %load/vec4 v0x7ff72b440ab0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7ff72b440ab0_0, 0;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %pad/s 32;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %pad/s 32;
    %sub;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7ff72b440c10_0, 0;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %pad/s 32;
    %load/vec4 v0x7ff72b440ab0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b440a10, 4;
    %pad/s 32;
    %sub;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %assign/vec4 v0x7ff72b440830_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7ff72b43fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x7ff72b43f300_0;
    %load/vec4 v0x7ff72b43fde0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff72b43f9e0, 0, 4;
T_1.14 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff72b4266b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff72b440d70_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0x7ff72b440d70_0;
    %inv;
    %store/vec4 v0x7ff72b440d70_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7ff72b4266b0;
T_3 ;
    %vpi_call 2 29 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff72b4266b0 {0 0 0};
    %pushi/vec4 3015, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 1919, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 3584, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 10, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 1223, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 3015, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 3015, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 3584, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 1100, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 3840, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 10, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff72b4411e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff72b441130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff72b441270_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7ff72b440e90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b441270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b440e00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff72b440fb0_0, 0, 8;
T_3.0 ;
    %load/vec4 v0x7ff72b440fb0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7ff72b440fb0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7ff72b4411e0, 4;
    %pad/u 8;
    %store/vec4 v0x7ff72b441080_0, 0, 8;
    %delay 10, 0;
    %load/vec4 v0x7ff72b440fb0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7ff72b440fb0_0, 0, 8;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff72b441130_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff72b441130_0, 0, 1;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
