

================================================================
== Vivado HLS Report for 'subconv_1x1_8p'
================================================================
* Date:           Tue Dec 11 23:53:05 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6551233|  6551233|  6551233|  6551233|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  6551232|  6551232|     68242|          -|          -|    96|    no    |
        | + Loop 1.1          |    68240|    68240|      8530|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |     8528|     8528|      1066|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1  |     1056|     1056|        11|          -|          -|    96|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     356|    217|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     316|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1086|   1340|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U74  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_x_U76  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_x_U75  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  414|  950|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |ci_1_fu_288_p2           |     +    |      0|  26|  12|           7|           1|
    |co_7_fu_174_p2           |     +    |      0|  26|  12|           7|           1|
    |h_7_fu_233_p2            |     +    |      0|  17|   9|           4|           1|
    |tmp_92_fu_243_p2         |     +    |      0|  38|  16|          11|          11|
    |tmp_93_fu_272_p2         |     +    |      0|  47|  19|          14|          14|
    |tmp_94_fu_298_p2         |     +    |      0|  50|  20|          15|          15|
    |tmp_96_fu_320_p2         |     +    |      0|  38|  16|          11|          11|
    |tmp_97_fu_333_p2         |     +    |      0|  47|  19|          14|          14|
    |w_7_fu_262_p2            |     +    |      0|  17|   9|           4|           1|
    |tmp_90_fu_209_p2         |     -    |      0|  50|  20|          15|          15|
    |tmp_5_fu_378_p2          |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_256_p2      |   icmp   |      0|   0|   2|           4|           5|
    |exitcond2_fu_227_p2      |   icmp   |      0|   0|   2|           4|           5|
    |exitcond3_fu_168_p2      |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_282_p2       |   icmp   |      0|   0|   4|           7|           7|
    |notlhs_fu_360_p2         |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_366_p2         |   icmp   |      0|   0|  13|          23|           1|
    |tmp_3_fu_372_p2          |    or    |      0|   0|   2|           1|           1|
    |ShuffleConvs_2_Downs_d0  |  select  |      0|   0|  32|           1|          32|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 356| 217|         158|         145|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         24|    1|         24|
    |ci_reg_143     |    9|          2|    7|         14|
    |co_reg_98      |    9|          2|    7|         14|
    |grp_fu_154_p1  |   15|          3|   32|         96|
    |h_reg_109      |    9|          2|    4|          8|
    |sum_reg_131    |    9|          2|   32|         64|
    |w_reg_120      |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  173|         37|   87|        228|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ShuffleConvs_2_Downs_reg_445    |  13|   0|   13|          0|
    |ap_CS_fsm                       |  23|   0|   23|          0|
    |bias_addr_reg_409               |   7|   0|    7|          0|
    |bias_load_reg_488               |  32|   0|   32|          0|
    |ci_1_reg_453                    |   7|   0|    7|          0|
    |ci_reg_143                      |   7|   0|    7|          0|
    |co_7_reg_394                    |   7|   0|    7|          0|
    |co_reg_98                       |   7|   0|    7|          0|
    |h_7_reg_417                     |   4|   0|    4|          0|
    |h_reg_109                       |   4|   0|    4|          0|
    |result_reg_493                  |  32|   0|   32|          0|
    |shuffleunit1_7_outpu_1_reg_473  |  32|   0|   32|          0|
    |sum_reg_131                     |  32|   0|   32|          0|
    |tmp_126_cast_reg_404            |   7|   0|   11|          4|
    |tmp_129_cast_reg_427            |  11|   0|   14|          3|
    |tmp_4_reg_500                   |   1|   0|    1|          0|
    |tmp_79_cast_reg_440             |   4|   0|   14|         10|
    |tmp_81_reg_478                  |  32|   0|   32|          0|
    |tmp_90_reg_399                  |  10|   0|   15|          5|
    |tmp_cast_reg_422                |   4|   0|   11|          7|
    |w_7_reg_435                     |   4|   0|    4|          0|
    |w_reg_120                       |   4|   0|    4|          0|
    |weight_load_reg_468             |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 316|   0|  345|         29|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_done                        | out |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |    subconv_1x1_8p    | return value |
|weight_address0                | out |   14|  ap_memory |        weight        |     array    |
|weight_ce0                     | out |    1|  ap_memory |        weight        |     array    |
|weight_q0                      |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0                  | out |    7|  ap_memory |         bias         |     array    |
|bias_ce0                       | out |    1|  ap_memory |         bias         |     array    |
|bias_q0                        |  in |   32|  ap_memory |         bias         |     array    |
|shuffleunit1_7_outpu_address0  | out |   13|  ap_memory | shuffleunit1_7_outpu |     array    |
|shuffleunit1_7_outpu_ce0       | out |    1|  ap_memory | shuffleunit1_7_outpu |     array    |
|shuffleunit1_7_outpu_q0        |  in |   32|  ap_memory | shuffleunit1_7_outpu |     array    |
|ShuffleConvs_2_Downs_address0  | out |   13|  ap_memory | ShuffleConvs_2_Downs |     array    |
|ShuffleConvs_2_Downs_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs |     array    |
|ShuffleConvs_2_Downs_we0       | out |    1|  ap_memory | ShuffleConvs_2_Downs |     array    |
|ShuffleConvs_2_Downs_d0        | out |   32|  ap_memory | ShuffleConvs_2_Downs |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

