
---------- Begin Simulation Statistics ----------
simSeconds                                   1.019499                       # Number of seconds simulated (Second)
simTicks                                 1019498761000                       # Number of ticks simulated (Tick)
finalTick                                1019498761000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4986.76                       # Real time elapsed on the host (Second)
hostTickRate                                204441107                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8625436                       # Number of bytes of host memory used (Byte)
simInsts                                   1128501112                       # Number of instructions simulated (Count)
simOps                                     2471413970                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   226299                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     495595                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       1019498762                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.903410                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.106918                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      2483996488                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2390                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     2480107233                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 289468                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12584896                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          20011075                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 179                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1019368457                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.432984                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.711483                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 124961259     12.26%     12.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 229783386     22.54%     34.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 210361850     20.64%     55.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                 181152892     17.77%     73.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                 160238417     15.72%     88.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  51700086      5.07%     94.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  43643549      4.28%     98.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  15390065      1.51%     99.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   2136953      0.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1019368457                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 2298197     87.72%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    133      0.01%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    223      0.01%     87.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    25      0.00%     87.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     87.73% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   77      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     87.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 309477     11.81%     99.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9847      0.38%     99.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1301      0.05%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              692      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       436648      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1808110284     72.90%     72.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         8942      0.00%     72.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         42681      0.00%     72.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        26726      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1242      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7224      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       233482      0.01%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           12      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16077      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        44742      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3788      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         4370      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt         8741      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         4370      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     72.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    448802481     18.10%     91.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    221524789      8.93%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       357413      0.01%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       473221      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     2480107233                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.432673                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2619973                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001056                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               5980111587                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2495300918                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      2478161795                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2380777                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1293130                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1118115                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  2481099135                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1191423                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    564380                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            3310                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          130305                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      449549507                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     222271061                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads    218932369                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores    219032242                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2022      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        318998      0.14%      0.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       349036      0.15%      0.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1350      0.00%      0.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    226690940     99.39%     99.68% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       710933      0.31%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        19156      0.01%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      228092435                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1741      0.08%      0.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        82685      3.92%      4.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       113321      5.38%      9.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          747      0.04%      9.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      1708060     81.04%     90.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond       193823      9.20%     99.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         7378      0.35%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       2107755                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          481      0.22%      0.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           18      0.01%      0.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          738      0.34%      0.57% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          252      0.12%      0.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       214367     98.51%     99.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          594      0.27%     99.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1156      0.53%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       217606                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          281      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       236312      0.10%      0.10% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       235714      0.10%      0.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          603      0.00%      0.21% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    224982880     99.56%     99.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       517110      0.23%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        11778      0.01%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    225984678                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          281      0.14%      0.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          475      0.24%      0.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          213      0.11%      0.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       199432     98.82%     99.30% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          351      0.17%     99.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1061      0.53%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       201813                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      4074962      1.79%      1.79% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB    223684390     98.07%     99.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       318997      0.14%     99.99% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        14086      0.01%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    228092435                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        88552     41.10%     41.10% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       126724     58.82%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           18      0.01%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          150      0.07%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       215444                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         226692962                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken    222630622                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            217606                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1654                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        90249                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        127357                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            228092435                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                88342                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               225454750                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.988436                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2507                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           20506                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              14086                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             6420                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2022      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       318998      0.14%      0.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       349036      0.15%      0.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1350      0.00%      0.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    226690940     99.39%     99.68% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       710933      0.31%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        19156      0.01%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    228092435                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          376      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       318990     12.09%     12.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1227      0.05%     12.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1350      0.05%     12.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      2295719     87.04%     99.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          867      0.03%     99.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        19156      0.73%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2637685                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          738      0.84%      0.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        87010     98.49%     99.33% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          594      0.67%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        88342                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          738      0.84%      0.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        87010     98.49%     99.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          594      0.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        88342                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        20506                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        14086                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         6420                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1408                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        21914                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               433071                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 433066                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             196753                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 236312                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              236312                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        12509841                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2211                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            216546                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1017590665                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.428692                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.937741                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       131234446     12.90%     12.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       643624101     63.25%     76.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          807208      0.08%     76.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1981616      0.19%     76.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        14034916      1.38%     77.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        13938926      1.37%     79.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          531135      0.05%     79.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          297035      0.03%     79.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       211141282     20.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1017590665                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1006                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                236317                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       344076      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1801364774     72.89%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         4467      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        38798      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        16197      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6510      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       217470      0.01%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13514      0.00%     72.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        33429      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1931      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         2186      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         4372      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         2186      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     72.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    447583015     18.11%     91.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    221036898      8.94%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       275889      0.01%     99.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       467014      0.02%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   2471413970                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     211141282                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts           1128501112                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             2471413970                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP     1128501112                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       2471413970                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.903410                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.106918                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          669362816                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1048148                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        2470772970                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        447858904                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       221503912                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       344076      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1801364774     72.89%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         4467      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        38798      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        16197      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6510      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       217470      0.01%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           12      0.00%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13514      0.00%     72.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        33429      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1931      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         2186      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt         4372      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         2186      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    447583015     18.11%     91.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    221036898      8.94%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       275889      0.01%     99.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       467014      0.02%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   2471413970                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    225984678                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    225735704                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       248693                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    224982880                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1001517                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       236317                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       236312                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                100498468                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             605958715                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  53723586                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles             258958476                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 229212                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved            223479337                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1500                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             2488007259                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7789                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts          2479542853                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        226615592                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       448989770                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      221902175                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.432120                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads     1130839791                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites    1340836241                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1144376                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        632254                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    3146106641                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1804387915                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         670891945                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads   1124929126                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          224017473                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1018761561                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  461366                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  464                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3822                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   5595186                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  3725                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1019368457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.444432                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.091960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                513165247     50.34%     50.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 56221850      5.52%     55.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 55091307      5.40%     61.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                112853978     11.07%     72.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 25890434      2.54%     74.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 28482411      2.79%     77.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 27183930      2.67%     80.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 26101078      2.56%     82.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                174378222     17.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1019368457                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts            1139301324                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.117511                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          228092435                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.223730                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles       371927                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    229212                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   38526123                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2069089                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             2483998878                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4691                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                449549507                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               222271061                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1265                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   1453538                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    31927                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          10295                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         169731                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        95130                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               264861                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               2479437483                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              2479279910                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1753418393                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                2222414101                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.431862                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.788970                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data         462408067                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total            462408067                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data        462408067                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total           462408067                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data       205785942                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total          205785942                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data      205785942                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total         205785942                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 7775349115999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  7775349115999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 7775349115999                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 7775349115999                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data     668194009                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total        668194009                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data    668194009                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total       668194009                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.307973                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.307973                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.307973                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.307973                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 37783.674825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 37783.674825                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 37783.674825                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 37783.674825                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs          41337                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets         1213                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs           2274                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets           18                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs         18.178100                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets       67.388889                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks           83554                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                83554                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data     191900496                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total        191900496                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data    191900496                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total       191900496                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data     13885446                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total       13885446                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data     13885446                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total      13885446                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 891068701999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 891068701999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 891068701999                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 891068701999                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.020781                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.020781                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.020781                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.020781                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 64172.854224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 64172.854224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 64172.854224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 64172.854224                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                  13885444                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          437                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          437                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           66                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           66                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      4486000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      4486000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          503                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          503                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.131213                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.131213                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 67969.696970                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 67969.696970                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           66                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     11522000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     11522000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.131213                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.131213                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 174575.757576                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 174575.757576                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          503                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          503                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          503                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          503                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data       240957459                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total          240957459                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data     205733129                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total        205733129                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 7772034984000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 7772034984000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data    446690588                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total      446690588                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.460572                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.460572                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 37777.265245                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 37777.265245                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data    191899579                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total      191899579                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data     13833550                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total     13833550                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 887823577000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 887823577000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.030969                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.030969                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 64179.012401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 64179.012401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data      221450608                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total         221450608                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data        52813                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total           52813                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data   3314131999                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total   3314131999                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data    221503421                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total     221503421                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.000238                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.000238                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 62752.201144                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 62752.201144                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          917                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           917                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data        51896                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total        51896                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data   3245124999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total   3245124999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.000234                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.000234                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 62531.312606                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 62531.312606                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999901                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                71272058                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs              13885444                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  5.132861                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.999901                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999998                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              47                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses            2686665568                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses           2686665568                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst           5580113                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total              5580113                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst          5580113                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total             5580113                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           15073                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              15073                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          15073                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             15073                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    498680000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     498680000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    498680000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    498680000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst       5595186                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total          5595186                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst      5595186                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total         5595186                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.002694                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.002694                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.002694                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.002694                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 33084.322962                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 33084.322962                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 33084.322962                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 33084.322962                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst          1252                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total             1252                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst         1252                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total            1252                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst        13821                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          13821                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        13821                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         13821                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    434019000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    434019000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    434019000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    434019000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.002470                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.002470                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.002470                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.002470                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 31402.865205                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 31402.865205                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 31402.865205                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 31402.865205                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     13752                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst         5580113                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total            5580113                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         15073                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            15073                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    498680000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    498680000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst      5595186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total        5595186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.002694                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.002694                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 33084.322962                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 33084.322962                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst         1252                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total           1252                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        13821                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        13821                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    434019000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    434019000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.002470                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.002470                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 31402.865205                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 31402.865205                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.999732                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 5378037                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 13756                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                390.959363                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                  79000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.999732                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              60                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              22394564                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             22394564                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2239293                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1690601                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  438                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               10295                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 767148                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                54256                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   2280                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          447858904                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             19.514336                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            28.147516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              254338407     56.79%     56.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19             26282586      5.87%     62.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29             38920541      8.69%     71.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39             28081336      6.27%     77.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49             39586847      8.84%     86.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59             32016877      7.15%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69             23989319      5.36%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              2546454      0.57%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                14199      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                18970      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                534      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                417      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2580      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                445      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                410      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                425      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                512      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                246      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                238      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                247      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                372      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                471      0.00%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              19399      0.00%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              39140      0.01%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              53425      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259             127155      0.03%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269             174233      0.04%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279             244324      0.05%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289             302928      0.07%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299             261013      0.06%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           834854      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              524                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            447858904                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               448986769                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               221902196                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    240774                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      6430                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 5595674                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       870                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 229212                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                179068772                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                65322029                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          11280                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 233950318                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             540786846                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             2486538701                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                272344                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              283318215                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              271382723                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 763504                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             287                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          5397163059                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  9024314327                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               3156021803                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1284296                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            5369498177                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 27664869                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     768                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 756                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                1253100865                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       3290327954                       # The number of ROB reads (Count)
system.cpu.rob.writes                      4969625986                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts               1128501112                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 2471413970                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  2283                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp            13847357                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty        141794                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict          27616892                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeReq                 4                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeResp                4                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq              51971                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp             51971                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq       13847358                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port     41656468                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port        41388                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                41697856                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port    894019968                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port       884160                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                894904128                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                         13859495                       # Total snoops (Count)
system.l2_bus.snoopTraffic                    3727680                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples           27758828                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.000618                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.024874                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                 27741675     99.94%     99.94% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                    17142      0.06%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                       11      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total             27758828                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy         27965665986                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy        41656557970                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy           41564895                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests       27798544                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests     13899206                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests          489                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops            16664                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops        16653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst             9286                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data            45592                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total               54878                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst            9286                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data           45592                       # number of overall hits (Count)
system.l2_cache.overallHits::total              54878                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst           4530                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data       13839916                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total          13844446                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst          4530                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data      13839916                       # number of overall misses (Count)
system.l2_cache.overallMisses::total         13844446                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst    321831999                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data 862859642995                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total 863181474994                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst    321831999                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data 862859642995                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total 863181474994                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst        13816                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data     13885508                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total        13899324                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst        13816                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data     13885508                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total       13899324                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.327881                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.996717                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.996052                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.327881                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.996717                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.996052                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 71044.591391                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 62345.728326                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 62348.574655                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 71044.591391                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 62345.728326                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 62348.574655                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs         34720                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs          2231                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs        15.562528                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks          58240                       # number of writebacks (Count)
system.l2_cache.writebacks::total               58240                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst         4530                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data     13839916                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total      13844446                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst         4530                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data     13839916                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total     13844446                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst    317302999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data 849019726995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total 849337029994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst    317302999                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data 849019726995                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total 849337029994                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.327881                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.996717                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.996052                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.327881                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.996717                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.996052                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 70044.812141                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 61345.728326                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 61348.574728                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 70044.812141                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 61345.728326                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 61348.574728                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                 13859490                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks         1013                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total         1013                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data         3977                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total            3977                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data        47994                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total         47994                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data   3100441000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total   3100441000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data        51971                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total        51971                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.923477                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.923477                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 64600.595908                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 64600.595908                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data        47994                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total        47994                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data   3052447000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total   3052447000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.923477                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.923477                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 63600.595908                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 63600.595908                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst         9286                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data        41615                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total        50901                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst         4530                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data     13791922                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total     13796452                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst    321831999                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data 859759201995                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total 860081033994                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst        13816                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data     13833537                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total     13847353                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.327881                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.996992                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.996324                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 71044.591391                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 62337.881696                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 62340.740503                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst         4530                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data     13791922                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total     13796452                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst    317302999                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data 845967279995                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total 846284582994                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.327881                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.996992                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.996324                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 70044.812141                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 61337.881696                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 61340.740575                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.hits::total              2                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.misses::cpu.data            2                       # number of UpgradeReq misses (Count)
system.l2_cache.UpgradeReq.misses::total            2                       # number of UpgradeReq misses (Count)
system.l2_cache.UpgradeReq.accesses::cpu.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.UpgradeReq.missRate::cpu.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.missRate::total     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.mshrMisses::cpu.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2_cache.UpgradeReq.mshrMisses::total            2                       # number of UpgradeReq MSHR misses (Count)
system.l2_cache.UpgradeReq.mshrMissLatency::cpu.data        36000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_cache.UpgradeReq.mshrMissLatency::total        36000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2_cache.UpgradeReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.mshrMissRate::total     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2_cache.UpgradeReq.avgMshrMissLatency::cpu.data        18000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_cache.UpgradeReq.avgMshrMissLatency::total        18000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks        83554                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total        83554                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks        83554                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total        83554                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse             511.994826                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs               27796512                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs             13859490                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 2.005594                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                 77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     0.538539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst     0.216006                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   511.240282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.001052                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.000422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.998516                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total          0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0            155                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            357                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses            236248010                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses           236248010                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     45121.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      4529.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  13826614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.005511410500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2631                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2631                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             27974490                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               42550                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     13844445                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       58240                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   13844445                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     58240                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   13302                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  13119                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       32.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               13844445                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 58240                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 13765178                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    34772                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    15355                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     9557                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     6193                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       46                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       38                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1450                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1469                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2602                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2623                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2641                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2636                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2633                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2641                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2641                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2653                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2645                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2652                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2651                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2631                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       53.256556                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      29.427131                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     510.609566                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023          2627     99.85%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-3071            2      0.08%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-7167            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-25599            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2631                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2631                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.143292                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.111796                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.036406                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1163     44.20%     44.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                16      0.61%     44.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1364     51.84%     96.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                88      3.34%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2631                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   851328                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                886044480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3727360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               869098143.02363837                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               3656071.14259161                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1019498634000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       73331.06                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       289856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    884903296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      2886656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 284312.263131823507                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 867978785.115953683853                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 2831446.305210370105                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         4529                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     13839916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        58240                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    138880000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 305691310750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 483444493000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30664.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     22087.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   8300901.32                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       289856                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    885754624                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       886044480                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       289856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       289856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      3727360                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3727360                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          4529                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      13839916                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         13844445                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        58240                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           58240                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          284312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       868813831                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          869098143                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       284312                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         284312                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      3656071                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           3656071                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      3656071                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         284312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      868813831                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         872754214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              13831143                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                45104                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        854485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        847574                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        982660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        945425                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        847960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        847365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        847740                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        847663                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        847975                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        853581                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       846775                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       849557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       853933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       853351                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       857864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       847235                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          3029                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2828                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2705                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2935                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2851                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2909                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2697                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2693                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2874                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2773                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              46496259500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            69155715000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        305830190750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  3361.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            22111.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             12825794                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               40782                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.73                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1009663                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   879.578648                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   774.947918                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   284.146429                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        34404      3.41%      3.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        38540      3.82%      7.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        33739      3.34%     10.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        27471      2.72%     13.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        28778      2.85%     16.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        47324      4.69%     20.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        25190      2.49%     23.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        26317      2.61%     25.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       747900     74.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1009663                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          885193152                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2886656                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               868.263097                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 2.831446                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.78                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3629526180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1929127530                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     50129026080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      119663280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 80477888400.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 248615125020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 182127419040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   567027775530                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    556.182898                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 468086625500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  34043100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 517369035500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       3579524760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1902543555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     48625334940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      115779600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 80477888400.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 244678537440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 185442440160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   564822048855                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    554.019358                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 476782494250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  34043100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 508673166750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            13796451                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         58240                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          13785612                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              47994                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             47994                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       13796451                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port     41532744                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total     41532744                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                41532744                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port    889771840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total    889771840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                889771840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13844447                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13844447    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13844447                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1019498761000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         27921259005                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        72907989751                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       27688299                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13843857                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000464                       # Number of seconds simulated (Second)
simTicks                                    464131000                       # Number of ticks simulated (Tick)
finalTick                                1019962892000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.21                       # Real time elapsed on the host (Second)
hostTickRate                                209659977                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8625436                       # Number of bytes of host memory used (Byte)
simInsts                                   1129001296                       # Number of instructions simulated (Count)
simOps                                     2472514286                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                509686882                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 1115844671                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           464131                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.927921                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.077679                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1100484                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1100425                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                  155                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined               355                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples              464020                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.371503                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.597663                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     62092     13.38%     13.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     83122     17.91%     31.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    120074     25.88%     57.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     86620     18.67%     75.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     62070     13.38%     89.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     31260      6.74%     95.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     18766      4.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         9      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         7      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                464020                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       6    100.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            3      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        800285     72.73%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            1      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            8      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     72.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       200081     18.18%     90.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       100047      9.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1100425                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.370936                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   6                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000005                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2664856                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1100632                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1100397                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        20                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       10                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               10                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1100418                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           10                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                         9                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                               4                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             111                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         200097                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        100062                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       100000                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       100000                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             3      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            4      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       100036     99.99%     99.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            2      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            4      0.00%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         100049                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            1      5.00%      5.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      5.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond           14     70.00%     75.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            2     10.00%     85.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     85.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            3     15.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total            20                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            2     50.00%     50.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     50.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            1     25.00%     75.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0      0.00%     75.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     75.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            1     25.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            4                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            3      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            3      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       100021     99.99%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            1      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       100028                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            2     50.00%     50.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     50.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            1     25.00%     75.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0      0.00%     75.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     75.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            1     25.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            4                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget           24      0.02%      0.02% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       100020     99.97%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            3      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            2      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       100049                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            3     75.00%     75.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            1     25.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            4                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            100036                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       100016                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              2                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            3                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             1                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               100049                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    2                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  100022                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999730                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               2                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               4                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  2                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                2                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            3      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            4      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       100036     99.99%     99.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            2      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            4      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       100049                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            3     11.11%     11.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            2      7.41%     18.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     18.52% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond           18     66.67%     85.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0      0.00%     85.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     85.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            4     14.81%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total            27                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            2    100.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            2                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            2    100.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            2                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            4                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            2                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            2                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            1                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            5                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                    4                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      4                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  1                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      3                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   3                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts             155                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 2                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       463999                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.371376                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.915001                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           63918     13.78%     13.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          293774     63.31%     77.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2              15      0.00%     77.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3              17      0.00%     77.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            6247      1.35%     78.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            6248      1.35%     79.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               3      0.00%     79.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.00%     79.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8           93776     20.21%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       463999                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                     3                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       800211     72.73%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            1      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            8      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     72.73% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       200060     18.18%     90.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       100033      9.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1100316                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples         93776                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               500184                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                1100316                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         500184                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          1100316                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.927921                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.077679                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             300093                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 10                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           1100305                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           200060                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          100033                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            3      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       800211     72.73%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            1      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            8      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       200060     18.18%     90.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       100033      9.09%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      1100316                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       100028                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       100024                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            4                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       100021                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl            7                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall            3                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            3                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    38202                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                288233                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     30887                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                106694                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                      4                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               100019                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1100526                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     7                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             1100416                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           100036                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          200080                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         100047                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.370917                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         500154                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        600122                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads             18                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites             9                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       1400492                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       800289                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            300127                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       500210                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             100025                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        463742                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      12                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                        37                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     4                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             464020                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.371850                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.087169                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   238932     51.49%     51.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    25001      5.39%     56.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25002      5.39%     62.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    56704     12.22%     74.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    12061      2.60%     77.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     6255      1.35%     78.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     6252      1.35%     79.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    12066      2.60%     82.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    81747     17.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               464020                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                500302                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.077933                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             100049                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.215562                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles          272                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                         4                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      16773                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      906                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                1100485                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   200097                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  100062                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       445                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       16                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect              1                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                    2                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  1100409                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 1100407                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                    768154                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    944256                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.370897                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.813502                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            205552                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               205552                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           205552                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              205552                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           94209                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              94209                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          94209                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             94209                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data   3649235000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total    3649235000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data   3649235000                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total   3649235000                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        299761                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           299761                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       299761                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          299761                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.314280                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.314280                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.314280                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.314280                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 38735.524207                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 38735.524207                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 38735.524207                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 38735.524207                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks              16                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                   16                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         87938                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            87938                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        87938                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           87938                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         6271                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           6271                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         6271                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          6271                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    402205000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    402205000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    402205000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    402205000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.020920                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.020920                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.020920                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.020920                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 64137.298676                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 64137.298676                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 64137.298676                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 64137.298676                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      6271                       # number of replacements (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          105523                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             105523                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         94205                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            94205                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data   3649055000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total   3649055000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       199728                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         199728                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.471666                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.471666                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 38735.258213                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 38735.258213                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        87937                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          87937                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         6268                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         6268                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    402052000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    402052000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.031383                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.031383                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 64143.586471                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 64143.586471                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         100029                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            100029                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data            4                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total               4                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data       180000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total       180000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       100033                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        100033                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.000040                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.000040                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data        45000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total        45000                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             1                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data            3                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total            3                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data       153000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total       153000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.000030                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.000030                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data        51000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total        51000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   26581                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  6271                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  4.238718                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              47                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4              15                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               1205315                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              1205315                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst                27                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                   27                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst               27                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                  27                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst              10                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                 10                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst             10                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                10                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst       641000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total        641000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst       641000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total       641000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst            37                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total               37                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst           37                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total              37                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.270270                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.270270                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.270270                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.270270                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst        64100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total        64100                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst        64100                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total        64100                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total                3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total               3                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total              7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst            7                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total             7                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst       436000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total       436000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst       436000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total       436000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.189189                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.189189                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.189189                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.189189                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 62285.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 62285.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 62285.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 62285.714286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                         6                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst              27                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total                 27                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst            10                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total               10                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst       641000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total       641000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst           37                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total             37                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.270270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.270270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst        64100                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total        64100                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst            3                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total              3                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst            7                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total            7                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst       436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total       436000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.189189                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.189189                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 62285.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 62285.714286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   45909                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                     6                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               7651.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              54                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                   154                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                  154                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                         352                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                      35                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   2                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                     25                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             200060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             20.396581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            28.303930                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 111667     55.82%     55.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                12002      6.00%     61.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                12813      6.40%     68.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                17750      8.87%     77.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                13197      6.60%     83.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                17742      8.87%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                12764      6.38%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1156      0.58%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    4      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  5      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 47      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 79      0.04%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                144      0.07%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                142      0.07%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                156      0.08%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                147      0.07%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              239      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               200060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  200080                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  100047                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       101                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      37                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                      4                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    81510                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   30182                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     94273                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                258051                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1100508                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 133442                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 131313                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             2400862                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4001814                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1400674                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        18                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2400507                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                      345                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    616546                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          1470694                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2200977                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   500184                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1100316                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp                6274                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty            24                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict             12528                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq                  3                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp                 3                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq           6275                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port        18813                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port           19                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                   18832                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port       402368                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                   402752                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                             6275                       # Total snoops (Count)
system.l2_bus.snoopTraffic                        512                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples              12553                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.001354                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.036777                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                    12536     99.86%     99.86% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                       17      0.14%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total                12553                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy            12587000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy           18813000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy              18000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests          12555                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests         6277                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops               16                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops           16                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.data                9                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total                   9                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.data               9                       # number of overall hits (Count)
system.l2_cache.overallHits::total                  9                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst              7                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data           6262                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total              6269                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst             7                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data          6262                       # number of overall misses (Count)
system.l2_cache.overallMisses::total             6269                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst       424000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data    389572000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total    389996000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst       424000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data    389572000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total    389996000                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst            7                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data         6271                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total            6278                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst            7                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data         6271                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total           6278                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst            1                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.998565                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.998566                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.998565                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.998566                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 60571.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 62212.072820                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 62210.240868                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 60571.428571                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 62212.072820                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 62210.240868                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks              8                       # number of writebacks (Count)
system.l2_cache.writebacks::total                   8                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst            7                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data         6262                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total          6269                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst            7                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data         6262                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total         6269                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst       418000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data    383310000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total    383728000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst       418000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data    383310000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total    383728000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.998565                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.998566                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.998565                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.998566                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 59714.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 61212.072820                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 61210.400383                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 59714.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 61212.072820                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 61210.400383                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                     6275                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks            6                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total            6                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.misses::cpu.data            3                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total             3                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data       147000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total       147000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data            3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total            3                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data        49000                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total        49000                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data            3                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total            3                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data       144000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total       144000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data        48000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total        48000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.data            9                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total            9                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst            7                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data         6259                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total         6266                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst       424000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data    389425000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total    389849000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data         6268                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total         6275                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.998564                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.998566                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 60571.428571                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 62218.405496                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 62216.565592                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst            7                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data         6259                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total         6266                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst       418000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data    383166000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total    383584000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.998564                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.998566                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 59714.285714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 61218.405496                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 61216.725184                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.WritebackDirty.hits::writebacks           16                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total           16                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks           16                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total           16                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                  12544                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs                 6275                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 1.999044                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     0.525636                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst     0.613465                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   510.860899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.001027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.001198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.997775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0            142                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            370                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses               106707                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses              106707                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      6255.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000514000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                12653                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         6270                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           8                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       6270                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         8                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       7                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      6                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       20.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   6270                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     8                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     6257                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   401280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               864583490.43696713                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1103136.82990363                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      464229000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       73945.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       400320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1103136.829903626349                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 862515108.880897879601                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         6262                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks            8                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst       232500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    137489500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     21956.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       400768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          401216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks          512                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          512                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          6262                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             6269                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks            8                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total               8                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          965245                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       863480354                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          864445598                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       965245                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         965245                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      1103137                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           1103137                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      1103137                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         965245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      863480354                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         865548735                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  6263                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           447                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          386                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          385                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 20290750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               31315000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           137722000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  3239.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            21989.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 5813                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             92.81                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          455                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   884.325275                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   792.536226                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   276.106600                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127            9      1.98%      1.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           21      4.62%      6.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           12      2.64%      9.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           16      3.52%     12.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           22      4.84%     17.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           10      2.20%     19.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           15      3.30%     23.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           10      2.20%     25.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          340     74.73%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          455                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             400832                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               863.618246                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.75                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.75                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1642200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           876645                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        22740900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 36878400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    113844960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     82356960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      258340065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    556.610235                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    211530000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     15600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    237001000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1570800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           850080                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        21976920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 36878400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    110168460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     85452960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      256897620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    553.502395                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    219660750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     15600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    228870250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6265                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             8                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              6258                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  3                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 3                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6267                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port        18804                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total        18804                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   18804                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port       401664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total       401664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   401664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               6270                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     6270    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 6270                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    464131000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            12568000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           33010250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          12536                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         6266                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000129                       # Number of seconds simulated (Second)
simTicks                                    128924000                       # Number of ticks simulated (Tick)
finalTick                                1020091816000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.33                       # Real time elapsed on the host (Second)
hostTickRate                                387161484                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8638748                       # Number of bytes of host memory used (Byte)
simInsts                                   1129040496                       # Number of instructions simulated (Count)
simOps                                     2472589847                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               3381525064                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 7405358161                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           128924                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.288878                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.304055                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          118200                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1444                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         106753                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    418                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                43926                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             65160                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 587                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               89804                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.188733                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.023134                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     57600     64.14%     64.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      8948      9.96%     74.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      5218      5.81%     79.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      4312      4.80%     84.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      4252      4.73%     89.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      3514      3.91%     93.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      2948      3.28%     96.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                      1929      2.15%     98.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      1083      1.21%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 89804                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1077     48.95%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     48.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     11      0.50%     49.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     49.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      3      0.14%     49.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     49.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.05%     49.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    16      0.73%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     50.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    546     24.82%     75.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   409     18.59%     93.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               113      5.14%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               24      1.09%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3375      3.16%      3.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         75694     70.91%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           25      0.02%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           466      0.44%     74.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          247      0.23%     74.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          332      0.31%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          328      0.31%     75.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          308      0.29%     75.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          184      0.17%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          699      0.65%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     76.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           36      0.03%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            2      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            2      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        15937     14.93%     91.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         7142      6.69%     98.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1082      1.01%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          890      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         106753                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.828030                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                2200                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020608                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   296410                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  157990                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           98719                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      9518                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     5695                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             4553                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      100739                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4839                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      1703                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             968                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           39120                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          19359                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          9239                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         2890                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1589                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           19      0.12%      0.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return           967      6.35%      6.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect          977      6.42%     12.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          219      1.44%     14.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond        10233     67.21%     81.54% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1114      7.32%     88.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     88.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         1697     11.15%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total          15226                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           17      0.22%      0.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          443      5.74%      5.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          542      7.02%     12.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          130      1.68%     14.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         4393     56.88%     71.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          742      9.61%     81.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     81.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1456     18.85%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total          7723                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.37%      0.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            5      0.37%      0.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          197     14.66%     15.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           78      5.80%     21.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond          702     52.23%     73.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          151     11.24%     84.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     84.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          206     15.33%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         1344                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          525      7.02%      7.05% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          436      5.83%     12.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           89      1.19%     14.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond         5810     77.73%     91.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          372      4.98%     96.78% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.78% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          241      3.22%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total         7475                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.19%      0.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            1      0.09%      0.28% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          107     10.13%     10.42% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           73      6.91%     17.33% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond          597     56.53%     73.86% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           99      9.38%     83.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     83.24% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          177     16.76%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         1056                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget         9319     61.20%     61.20% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB         4798     31.51%     92.72% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS          967      6.35%     99.07% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          142      0.93%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total        15226                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1123     85.33%     85.33% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          182     13.83%     99.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            5      0.38%     99.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            6      0.46%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         1316                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted             10252                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken         3725                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              1344                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            428                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         1167                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           177                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                15226                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  873                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    6884                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.452121                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             632                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            1916                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                142                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1774                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           19      0.12%      0.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return          967      6.35%      6.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect          977      6.42%     12.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          219      1.44%     14.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond        10233     67.21%     81.54% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1114      7.32%     88.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     88.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         1697     11.15%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total        15226                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch           10      0.12%      0.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return          964     11.56%     11.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          252      3.02%     14.70% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          219      2.63%     17.32% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond         4987     59.78%     77.10% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          213      2.55%     79.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     79.66% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         1697     20.34%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total          8342                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          197     22.57%     22.57% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     22.57% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond          525     60.14%     82.70% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          151     17.30%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total          873                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          197     22.57%     22.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     22.57% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond          525     60.14%     82.70% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          151     17.30%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total          873                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         1916                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          142                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1774                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          284                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         2200                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 1639                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   1639                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1115                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    525                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 524                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 1                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           43762                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             857                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1234                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        82882                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.911670                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.109742                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           62910     75.90%     75.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            6030      7.28%     83.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2825      3.41%     86.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            3302      3.98%     90.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1146      1.38%     91.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             616      0.74%     92.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             655      0.79%     93.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             803      0.97%     94.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            4595      5.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        82882                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         412                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   525                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1027      1.36%      1.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        53951     71.40%     72.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           23      0.03%     72.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          340      0.45%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          210      0.28%     73.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     73.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          320      0.42%     73.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     73.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     73.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     73.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          324      0.43%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          222      0.29%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          178      0.24%     74.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          672      0.89%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           14      0.02%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        11230     14.86%     90.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5232      6.92%     97.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          961      1.27%     98.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          852      1.13%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        75561                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          4595                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts                39200                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  75561                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP          39200                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP            75561                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.288878                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.304055                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              18275                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               4301                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts             72135                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            12191                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            6084                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1027      1.36%      1.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        53951     71.40%     72.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           23      0.03%     72.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          340      0.45%     73.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          210      0.28%     73.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     73.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          320      0.42%     73.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          324      0.43%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          222      0.29%     74.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          178      0.24%     74.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          672      0.89%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.02%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.81% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        11230     14.86%     90.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         5232      6.92%     97.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          961      1.27%     98.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          852      1.13%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        75561                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl         7475                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         6618                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl          855                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         5810                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         1663                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          525                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          525                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                    39540                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 29909                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     15871                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  3098                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1386                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 4702                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   353                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 128967                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1769                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts              105050                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches             9740                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           16687                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts           7823                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.814821                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads          39939                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites         30466                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads           5939                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          3230                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        109225                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        73999                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             24510                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        47223                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          180                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches               5907                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         43580                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3474                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  273                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2127                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                      8615                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   735                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              89804                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.591432                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.981497                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    67325     74.97%     74.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                     1070      1.19%     76.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     1069      1.19%     77.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1639      1.83%     79.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     1767      1.97%     81.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     1120      1.25%     82.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1543      1.72%     84.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                     1302      1.45%     85.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    12969     14.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                89804                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                 73312                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.568645                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              15226                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.118101                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        42087                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1386                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      12873                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      558                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                 119644                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   53                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    19359                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    9239                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   660                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       186                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      270                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            117                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            206                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1294                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1500                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                   104238                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                  103272                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     71271                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                    110388                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.801030                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.645641                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             16584                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                16584                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            16584                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               16584                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            4502                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               4502                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           4502                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              4502                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    189473000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     189473000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    189473000                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    189473000                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         21086                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            21086                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        21086                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           21086                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.213507                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.213507                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.213507                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.213507                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 42086.406042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 42086.406042                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 42086.406042                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 42086.406042                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets          213                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets              71                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             688                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  688                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data          2232                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total             2232                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data         2232                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total            2232                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         2270                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           2270                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         2270                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          2270                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data     95681000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total     95681000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data     95681000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total     95681000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.107654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.107654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.107654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.107654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 42150.220264                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 42150.220264                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 42150.220264                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 42150.220264                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      2293                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          182                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          182                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           24                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           24                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data       722000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total       722000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          206                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          206                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.116505                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.116505                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 30083.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 30083.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           24                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           24                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data      2641000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total      2641000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.116505                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.116505                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 110041.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 110041.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          206                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          206                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          206                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          206                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           10938                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              10938                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          4266                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             4266                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    182989000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    182989000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        15204                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          15204                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.280584                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.280584                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 42894.749180                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 42894.749180                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data         2228                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total           2228                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         2038                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         2038                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data     89553000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total     89553000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.134044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.134044                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 43941.609421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 43941.609421                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           5646                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              5646                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          236                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             236                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data      6484000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total      6484000                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         5882                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          5882                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.040122                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.040122                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 27474.576271                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 27474.576271                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data            4                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total             4                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          232                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          232                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data      6128000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total      6128000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.039442                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.039442                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 26413.793103                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 26413.793103                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs               405226973                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  2357                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs              171924.893084                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0              62                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 88285                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                88285                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              5826                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 5826                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             5826                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                5826                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            2789                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               2789                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           2789                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              2789                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    115708000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     115708000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    115708000                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    115708000                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst          8615                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             8615                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         8615                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            8615                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.323738                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.323738                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.323738                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.323738                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 41487.271423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 41487.271423                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 41487.271423                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 41487.271423                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           184                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              184                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          184                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             184                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         2605                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2605                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2605                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          2605                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    104393000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    104393000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    104393000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    104393000                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.302380                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.302380                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.302380                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.302380                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 40074.088292                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 40074.088292                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 40074.088292                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 40074.088292                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      2606                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            5826                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               5826                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          2789                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             2789                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    115708000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    115708000                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst         8615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           8615                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.323738                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.323738                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 41487.271423                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 41487.271423                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          184                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            184                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2605                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2605                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    104393000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    104393000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.302380                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.302380                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 40074.088292                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 40074.088292                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.995393                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  178453                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  2671                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 66.811307                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.995393                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              63                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 37067                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                37067                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                        1193                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    7172                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 117                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3160                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   16                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      3                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              12191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             12.294644                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            25.706253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   9254     75.91%     75.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1531     12.56%     88.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   22      0.18%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   38      0.31%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   33      0.27%     89.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  127      1.04%     90.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  481      3.95%     94.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  178      1.46%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   73      0.60%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  411      3.37%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  5      0.04%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  6      0.05%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.03%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  7      0.06%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.02%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  1      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  3      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               10      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              352                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                12191                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   16680                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    7827                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       311                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        10                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    8911                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       504                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1386                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    41135                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   20185                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2774                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     17107                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  7217                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 125421                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   474                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   3315                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1357                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1329                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              195745                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      398458                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   137123                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      6878                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                124597                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    70921                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     184                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 185                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     13248                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           196895                       # The number of ROB reads (Count)
system.cpu.rob.writes                          245761                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    39200                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      75561                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2_bus.transDist::ReadResp                4645                       # Transaction distribution (Count)
system.l2_bus.transDist::WritebackDirty           871                       # Transaction distribution (Count)
system.l2_bus.transDist::CleanEvict              6309                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.l2_bus.transDist::UpgradeResp                1                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExReq                255                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadExResp               255                       # Transaction distribution (Count)
system.l2_bus.transDist::ReadSharedReq           4643                       # Transaction distribution (Count)
system.l2_bus.pktCount_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port         6881                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port         7817                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktCount::total                   14698                       # Packet count per connected requestor and responder (Count)
system.l2_bus.pktSize_system.cpu.l1d.mem_side_port::system.l2_cache.cpu_side_port       190784                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize_system.cpu.l1i.mem_side_port::system.l2_cache.cpu_side_port       166784                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.pktSize::total                   357568                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2_bus.snoops                             2282                       # Total snoops (Count)
system.l2_bus.snoopTraffic                      11776                       # Total snoop traffic (Byte)
system.l2_bus.snoopFanout::samples               7180                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::mean              0.017270                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::stdev             0.130285                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::0                     7056     98.27%     98.27% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::1                      124      1.73%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.l2_bus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.l2_bus.snoopFanout::total                 7180                       # Request fanout histogram (Count)
system.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_bus.reqLayer0.occupancy            11174000                       # Layer occupancy (ticks) (Tick)
system.l2_bus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer0.occupancy            6885994                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.respLayer1.occupancy            7836984                       # Layer occupancy (ticks) (Tick)
system.l2_bus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.l2_bus.snoop_filter.totRequests           9798                       # Total number of requests made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleRequests         4903                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiRequests           52                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_bus.snoop_filter.totSnoops               68                       # Total number of snoops made to the snoop filter. (Count)
system.l2_bus.snoop_filter.hitSingleSnoops           68                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2_cache.demandHits::cpu.inst             1384                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::cpu.data             1267                       # number of demand (read+write) hits (Count)
system.l2_cache.demandHits::total                2651                       # number of demand (read+write) hits (Count)
system.l2_cache.overallHits::cpu.inst            1384                       # number of overall hits (Count)
system.l2_cache.overallHits::cpu.data            1267                       # number of overall hits (Count)
system.l2_cache.overallHits::total               2651                       # number of overall hits (Count)
system.l2_cache.demandMisses::cpu.inst           1220                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::cpu.data           1026                       # number of demand (read+write) misses (Count)
system.l2_cache.demandMisses::total              2246                       # number of demand (read+write) misses (Count)
system.l2_cache.overallMisses::cpu.inst          1220                       # number of overall misses (Count)
system.l2_cache.overallMisses::cpu.data          1026                       # number of overall misses (Count)
system.l2_cache.overallMisses::total             2246                       # number of overall misses (Count)
system.l2_cache.demandMissLatency::cpu.inst     86549000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::cpu.data     79251000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.demandMissLatency::total    165800000                       # number of demand (read+write) miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.inst     86549000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::cpu.data     79251000                       # number of overall miss ticks (Tick)
system.l2_cache.overallMissLatency::total    165800000                       # number of overall miss ticks (Tick)
system.l2_cache.demandAccesses::cpu.inst         2604                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::cpu.data         2293                       # number of demand (read+write) accesses (Count)
system.l2_cache.demandAccesses::total            4897                       # number of demand (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.inst         2604                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::cpu.data         2293                       # number of overall (read+write) accesses (Count)
system.l2_cache.overallAccesses::total           4897                       # number of overall (read+write) accesses (Count)
system.l2_cache.demandMissRate::cpu.inst     0.468510                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::cpu.data     0.447449                       # miss rate for demand accesses (Ratio)
system.l2_cache.demandMissRate::total        0.458648                       # miss rate for demand accesses (Ratio)
system.l2_cache.overallMissRate::cpu.inst     0.468510                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::cpu.data     0.447449                       # miss rate for overall accesses (Ratio)
system.l2_cache.overallMissRate::total       0.458648                       # miss rate for overall accesses (Ratio)
system.l2_cache.demandAvgMissLatency::cpu.inst 70941.803279                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::cpu.data 77242.690058                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.demandAvgMissLatency::total 73820.124666                       # average overall miss latency in ticks ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.inst 70941.803279                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::cpu.data 77242.690058                       # average overall miss latency ((Tick/Count))
system.l2_cache.overallAvgMissLatency::total 73820.124666                       # average overall miss latency ((Tick/Count))
system.l2_cache.blockedCycles::no_mshrs            77                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2_cache.blockedCauses::no_mshrs             2                       # number of times access was blocked (Count)
system.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2_cache.avgBlocked::no_mshrs        38.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2_cache.writebacks::writebacks            183                       # number of writebacks (Count)
system.l2_cache.writebacks::total                 183                       # number of writebacks (Count)
system.l2_cache.demandMshrMisses::cpu.inst         1220                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::cpu.data         1026                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.demandMshrMisses::total          2246                       # number of demand (read+write) MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.inst         1220                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::cpu.data         1026                       # number of overall MSHR misses (Count)
system.l2_cache.overallMshrMisses::total         2246                       # number of overall MSHR misses (Count)
system.l2_cache.demandMshrMissLatency::cpu.inst     85327000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::cpu.data     78225000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissLatency::total    163552000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.inst     85327000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::cpu.data     78225000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.overallMshrMissLatency::total    163552000                       # number of overall MSHR miss ticks (Tick)
system.l2_cache.demandMshrMissRate::cpu.inst     0.468510                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::cpu.data     0.447449                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.demandMshrMissRate::total     0.458648                       # mshr miss ratio for demand accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.inst     0.468510                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::cpu.data     0.447449                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.overallMshrMissRate::total     0.458648                       # mshr miss ratio for overall accesses (Ratio)
system.l2_cache.demandAvgMshrMissLatency::cpu.inst 69940.163934                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::cpu.data 76242.690058                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.demandAvgMshrMissLatency::total 72819.234194                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.inst 69940.163934                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::cpu.data 76242.690058                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.overallAvgMshrMissLatency::total 72819.234194                       # average overall mshr miss latency ((Tick/Count))
system.l2_cache.replacements                     2281                       # number of replacements (Count)
system.l2_cache.CleanEvict.mshrMisses::writebacks          113                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMisses::total          113                       # number of CleanEvict MSHR misses (Count)
system.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2_cache.ReadExReq.hits::cpu.data          188                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.hits::total             188                       # number of ReadExReq hits (Count)
system.l2_cache.ReadExReq.misses::cpu.data           67                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.misses::total            67                       # number of ReadExReq misses (Count)
system.l2_cache.ReadExReq.missLatency::cpu.data      4535000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.missLatency::total      4535000                       # number of ReadExReq miss ticks (Tick)
system.l2_cache.ReadExReq.accesses::cpu.data          255                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.accesses::total          255                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2_cache.ReadExReq.missRate::cpu.data     0.262745                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.missRate::total     0.262745                       # miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMissLatency::cpu.data 67686.567164                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMissLatency::total 67686.567164                       # average ReadExReq miss latency ((Tick/Count))
system.l2_cache.ReadExReq.mshrMisses::cpu.data           67                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMisses::total           67                       # number of ReadExReq MSHR misses (Count)
system.l2_cache.ReadExReq.mshrMissLatency::cpu.data      4468000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissLatency::total      4468000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2_cache.ReadExReq.mshrMissRate::cpu.data     0.262745                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.mshrMissRate::total     0.262745                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2_cache.ReadExReq.avgMshrMissLatency::cpu.data 66686.567164                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadExReq.avgMshrMissLatency::total 66686.567164                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.hits::cpu.inst         1384                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::cpu.data         1079                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.hits::total         2463                       # number of ReadSharedReq hits (Count)
system.l2_cache.ReadSharedReq.misses::cpu.inst         1220                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::cpu.data          959                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.misses::total         2179                       # number of ReadSharedReq misses (Count)
system.l2_cache.ReadSharedReq.missLatency::cpu.inst     86549000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::cpu.data     74716000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.missLatency::total    161265000                       # number of ReadSharedReq miss ticks (Tick)
system.l2_cache.ReadSharedReq.accesses::cpu.inst         2604                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::cpu.data         2038                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.accesses::total         4642                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2_cache.ReadSharedReq.missRate::cpu.inst     0.468510                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::cpu.data     0.470559                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.missRate::total     0.469410                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.inst 70941.803279                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::cpu.data 77910.323253                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMissLatency::total 74008.719596                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.mshrMisses::cpu.inst         1220                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::cpu.data          959                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMisses::total         2179                       # number of ReadSharedReq MSHR misses (Count)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.inst     85327000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::cpu.data     73757000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissLatency::total    159084000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.inst     0.468510                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::cpu.data     0.470559                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.mshrMissRate::total     0.469410                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 69940.163934                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76910.323253                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.ReadSharedReq.avgMshrMissLatency::total 73007.801744                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2_cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.hits::total              1                       # number of UpgradeReq hits (Count)
system.l2_cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.hits::writebacks          688                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.hits::total          688                       # number of WritebackDirty hits (Count)
system.l2_cache.WritebackDirty.accesses::writebacks          688                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.WritebackDirty.accesses::total          688                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2_cache.tags.tagsInUse                    512                       # Average ticks per tags in use ((Tick/Count))
system.l2_cache.tags.totalRefs                  10655                       # Total number of references to valid blocks. (Count)
system.l2_cache.tags.sampledRefs                 2793                       # Sample count of references to valid blocks. (Count)
system.l2_cache.tags.avgRefs                 3.814894                       # Average number of references to valid blocks. ((Count/Count))
system.l2_cache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
system.l2_cache.tags.occupancies::writebacks     5.995408                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.inst   240.200428                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.occupancies::cpu.data   265.804164                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2_cache.tags.avgOccs::writebacks     0.011710                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.inst       0.469141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::cpu.data       0.519149                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.avgOccs::total                 1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2_cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2_cache.tags.ageTaskId_1024::0            160                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::1            327                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ageTaskId_1024::2             25                       # Occupied blocks per task id, per block age (Count)
system.l2_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2_cache.tags.tagAccesses                80601                       # Number of tag accesses (Count)
system.l2_cache.tags.dataAccesses               80601                       # Number of data accesses (Count)
system.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       182.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1220.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       2.000577073250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 4507                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 172                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         2246                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         183                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       2246                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       183                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      18                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.57                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.32                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   2246                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   183                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     1385                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      612                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      162                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       49                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       14                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    1245406.363636                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     385.338909                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   4130014.297518                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-524287           10     90.91%     90.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1.36315e+07-1.41558e+07            1      9.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.636364                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.613618                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.924416                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 7     63.64%     63.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      9.09%     72.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 3     27.27%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1152                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   143744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 11712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1114951444.26173568                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               90844218.29915300                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      128860000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       53050.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        78080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        64512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        11712                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 605628121.994353294373                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 500387825.385498464108                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 90844218.299153000116                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1220                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          183                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     37159750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     37860250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 17006482351250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30458.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     36900.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 92931597547.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        78144                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        65664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          143808                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        78144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        78144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        11712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        11712                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1221                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          1026                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             2247                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          183                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             183                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       606124538                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       509323322                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1115447861                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    606124538                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      606124538                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     90844218                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          90844218                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     90844218                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      606124538                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      509323322                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1206292079                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  2228                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  183                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           185                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           131                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            72                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           61                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           97                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 33245000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               11140000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            75020000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14921.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33671.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1433                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 143                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             64.32                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.14                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          822                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   183.902676                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   126.240024                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   206.857893                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          379     46.11%     46.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          261     31.75%     77.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           84     10.22%     88.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           30      3.65%     91.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           21      2.55%     94.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           12      1.46%     95.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            8      0.97%     96.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            6      0.73%     97.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           21      2.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          822                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             142592                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           11712                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              1106.015947                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                90.844218                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     9.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 8.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.71                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                65.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          3334380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1749495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         9096360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         574200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 9834240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     58181610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy       511680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy       83281965                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    645.977204                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE       877750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      4160000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    123886250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2627520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1369995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         6811560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         381060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 9834240.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     57474810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy      1106880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy       79606065                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    617.465057                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      2440500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      4160000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    122323500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2181                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           183                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2142                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 67                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                67                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2179                       # Transaction distribution (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::system.mem_ctrl.port         6819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2_cache.mem_side_port::total         6819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6819                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2_cache.mem_side_port::system.mem_ctrl.port       155584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2_cache.mem_side_port::total       155584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   155584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2246                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2246    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2246                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    128924000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             5303000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           12069000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4571                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2326                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
