// Seed: 3801236357
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input wire id_2
);
  wire id_4;
  assign id_0 = 1'b0;
  assign id_4 = 1'b0;
  assign id_4 = id_2;
  assign {1, 1 + 1} = id_4;
  assign id_0 = id_4 - id_4;
  assign id_1 = id_2 + 1'b0;
  wire id_5;
  initial begin
    return 1;
  end
endmodule
module module_1 (
    input wire id_0,
    input wire id_1
);
  supply1 id_3 = id_0;
  module_0(
      id_3, id_3, id_1
  );
endmodule
