Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/cristian/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_rx_tb_behav xil_defaultlib.uart_rx_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_rx.sv" Line 1. Module uart_rx(BAUD_RATE=115200) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/sources_1/new/uart_rx.sv" Line 1. Module uart_rx(BAUD_RATE=115200) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_rx(BAUD_RATE=115200)
Compiling module xil_defaultlib.uart_rx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_rx_tb_behav
