// Seed: 4039052391
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wor id_4
);
  reg id_6;
  initial begin
    if (id_0 && 1) begin
      fork
        #1;
        id_7;
      join
    end
    assign id_1 = id_6;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4
);
  wire id_6;
  module_0(
      id_2, id_3, id_2, id_3, id_3
  );
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3
);
  logic [7:0] id_5;
  assign id_3 = id_0;
  assign id_5[1'b0] = 1;
  module_0(
      id_0, id_3, id_2, id_3, id_3
  );
  wire id_6;
  always @(posedge id_0) #1;
  wand id_7, id_8, id_9, id_10;
  wire id_11;
  assign id_8 = 1;
  wire id_12;
endmodule
