INTSTYLE=ise
INFILE=C:\FPGA_Projects\Verilog_Example\PWM\PWM.ncd
OUTFILE=C:\FPGA_Projects\Verilog_Example\PWM\PWM.bit
FAMILY=Spartan3A and Spartan3AN
PART=xc3s50an-4tqg144
WORKINGDIR=C:\FPGA_Projects\Verilog_Example\PWM
LICENSE=WebPack
USER_INFO=0_0_070
