$comment
	File created using the following command:
		vcd file Aff7SegBcd.msim.vcd -direction
$end
$date
	Thu Oct 14 18:47:08 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Aff7SegBcd_vlg_vec_tst $end
$var reg 4 ! Byte [3:0] $end
$var wire 1 " Aff [6] $end
$var wire 1 # Aff [5] $end
$var wire 1 $ Aff [4] $end
$var wire 1 % Aff [3] $end
$var wire 1 & Aff [2] $end
$var wire 1 ' Aff [1] $end
$var wire 1 ( Aff [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / Aff[0]~output_o $end
$var wire 1 0 Aff[1]~output_o $end
$var wire 1 1 Aff[2]~output_o $end
$var wire 1 2 Aff[3]~output_o $end
$var wire 1 3 Aff[4]~output_o $end
$var wire 1 4 Aff[5]~output_o $end
$var wire 1 5 Aff[6]~output_o $end
$var wire 1 6 Byte[0]~input_o $end
$var wire 1 7 Byte[1]~input_o $end
$var wire 1 8 Byte[2]~input_o $end
$var wire 1 9 Byte[3]~input_o $end
$var wire 1 : Mux0~0_combout $end
$var wire 1 ; Mux1~0_combout $end
$var wire 1 < Mux2~0_combout $end
$var wire 1 = Mux3~0_combout $end
$var wire 1 > Mux4~0_combout $end
$var wire 1 ? Mux5~0_combout $end
$var wire 1 @ Mux6~0_combout $end
$var wire 1 A Mux7~0_combout $end
$var wire 1 B iAff [6] $end
$var wire 1 C iAff [5] $end
$var wire 1 D iAff [4] $end
$var wire 1 E iAff [3] $end
$var wire 1 F iAff [2] $end
$var wire 1 G iAff [1] $end
$var wire 1 H iAff [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
1(
1'
1&
1%
0$
0#
0"
0)
1*
x+
1,
1-
1.
1/
10
11
12
03
04
05
16
17
18
09
0:
1;
1<
1=
1>
0?
1@
0A
0H
0G
0F
0E
1D
1C
1B
$end
#100000000
