/*
 * Arm SCP/MCP Software
 * Copyright (c) 2021-2022, Arm Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include "clock_soc.h"
#include "cpu_pik.h"
#include "scp_pik.h"
#include "system_pik.h"

#include <mod_pik_clock.h>

#include <fwk_element.h>
#include <fwk_id.h>
#include <fwk_macros.h>
#include <fwk_module.h>

/*
 * Rate lookup tables
 */
static const struct mod_pik_clock_rate rate_table_cpu_group_cortex_a510[1] = {
    {
        .rate = 1537 * FWK_MHZ,
        .source = MOD_PIK_CLOCK_CLUSCLK_SOURCE_TC1_PLL0,
        .divider_reg = MOD_PIK_CLOCK_MSCLOCK_DIVIDER_DIV_EXT,
        .divider = 1, /* Rate adjusted via CPU PLL */
    },
};

static const struct fwk_element
    pik_clock_element_table[CLOCK_PIK_IDX_CLUS0_CPU3 + 2] =
        {
            [CLOCK_PIK_IDX_CLUS0_CPU0] =
                {
                    .name = "CLUS0_CPU0",
                    .data = &((struct mod_pik_clock_dev_config){
                        .type = MOD_PIK_CLOCK_TYPE_CLUSTER,
                        .is_group_member = true,
                        .control_reg = &CLUSTER_PIK_PTR->CORECLK[0].CTRL,
                        .divext_reg = &CLUSTER_PIK_PTR->CORECLK[0].DIV,
                        .modulator_reg = &CLUSTER_PIK_PTR->CORECLK[0].MOD,
                        .rate_table = rate_table_cpu_group_cortex_a510,
                        .rate_count =
                            FWK_ARRAY_SIZE(rate_table_cpu_group_cortex_a510),
                    }),
                },
            [CLOCK_PIK_IDX_CLUS0_CPU1] =
                {
                    .name = "CLUS0_CPU1",
                    .data = &((struct mod_pik_clock_dev_config){
                        .type = MOD_PIK_CLOCK_TYPE_CLUSTER,
                        .is_group_member = true,
                        .control_reg = &CLUSTER_PIK_PTR->CORECLK[1].CTRL,
                        .divext_reg = &CLUSTER_PIK_PTR->CORECLK[1].DIV,
                        .modulator_reg = &CLUSTER_PIK_PTR->CORECLK[1].MOD,
                        .rate_table = rate_table_cpu_group_cortex_a510,
                        .rate_count =
                            FWK_ARRAY_SIZE(rate_table_cpu_group_cortex_a510),
                    }),
                },
            [CLOCK_PIK_IDX_CLUS0_CPU2] =
                {
                    .name = "CLUS0_CPU2",
                    .data = &((struct mod_pik_clock_dev_config){
                        .type = MOD_PIK_CLOCK_TYPE_CLUSTER,
                        .is_group_member = true,
                        .control_reg = &CLUSTER_PIK_PTR->CORECLK[2].CTRL,
                        .divext_reg = &CLUSTER_PIK_PTR->CORECLK[2].DIV,
                        .modulator_reg = &CLUSTER_PIK_PTR->CORECLK[2].MOD,
                        .rate_table = rate_table_cpu_group_cortex_a510,
                        .rate_count =
                            FWK_ARRAY_SIZE(rate_table_cpu_group_cortex_a510),
                    }),
                },
            [CLOCK_PIK_IDX_CLUS0_CPU3] =
                {
                    .name = "CLUS0_CPU3",
                    .data = &((struct mod_pik_clock_dev_config){
                        .type = MOD_PIK_CLOCK_TYPE_CLUSTER,
                        .is_group_member = true,
                        .control_reg = &CLUSTER_PIK_PTR->CORECLK[3].CTRL,
                        .divext_reg = &CLUSTER_PIK_PTR->CORECLK[3].DIV,
                        .modulator_reg = &CLUSTER_PIK_PTR->CORECLK[3].MOD,
                        .rate_table = rate_table_cpu_group_cortex_a510,
                        .rate_count =
                            FWK_ARRAY_SIZE(rate_table_cpu_group_cortex_a510),
                    }),
                },
            {0}
        };

static const struct fwk_element *pik_clock_get_element_table(fwk_id_t module_id)
{
    return pik_clock_element_table;
}

const struct fwk_module_config config_pik_clock = {
    .elements = FWK_MODULE_DYNAMIC_ELEMENTS(pik_clock_get_element_table),
};
