TRACE::2024-10-09.16:01:11::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-09.16:01:19::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-10-09.16:01:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-10-09.16:01:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1"
		}]
}
TRACE::2024-10-09.16:01:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-10-09.16:01:19::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.16:01:19::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.16:01:19::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.16:01:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:19::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-10-09.16:01:19::SCWPlatform::Generating the sources  .
TRACE::2024-10-09.16:01:19::SCWBDomain::Generating boot domain sources.
TRACE::2024-10-09.16:01:19::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-10-09.16:01:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-09.16:01:19::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:19::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:19::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:19::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:19::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:19::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:19::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-09.16:01:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-09.16:01:20::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-09.16:01:20::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-09.16:01:35::SCWPlatform::Generating sources Done.
TRACE::2024-10-09.16:01:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-10-09.16:01:35::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-10-09.16:01:35::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-10-09.16:01:35::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-09.16:01:35::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-09.16:01:35::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.16:01:35::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:35::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-09.16:01:36::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.16:01:36::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.16:01:36::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-09.16:01:36::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-09.16:01:36::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:36::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:36::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:36::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-09.16:01:36::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-10-09.16:01:39::SCWPlatform::Started generating the artifacts platform design_1
TRACE::2024-10-09.16:01:39::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-09.16:01:39::SCWPlatform::Started generating the artifacts for system configuration design_1
LOG::2024-10-09.16:01:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-09.16:01:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-09.16:01:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-09.16:01:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-09.16:01:39::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-09.16:01:39::SCWSystem::Not a boot domain 
LOG::2024-10-09.16:01:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-09.16:01:39::SCWDomain::Generating domain artifcats
TRACE::2024-10-09.16:01:39::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-09.16:01:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/qemu/
TRACE::2024-10-09.16:01:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/standalone_domain/qemu/
TRACE::2024-10-09.16:01:39::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-09.16:01:39::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-10-09.16:01:39::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-10-09.16:01:39::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-09.16:01:39::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-09.16:01:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.16:01:39::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-09.16:01:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-09.16:01:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-09.16:01:39::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-09.16:01:39::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-09.16:01:39::SCWMssOS::Copying to export directory.
TRACE::2024-10-09.16:01:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-09.16:01:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-10-09.16:01:39::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-10-09.16:01:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-09.16:01:39::SCWSystem::Completed Processing the sysconfig design_1
LOG::2024-10-09.16:01:39::SCWPlatform::Completed generating the artifacts for system configuration design_1
TRACE::2024-10-09.16:01:39::SCWPlatform::Started preparing the platform 
TRACE::2024-10-09.16:01:39::SCWSystem::Writing the bif file for system config design_1
TRACE::2024-10-09.16:01:39::SCWSystem::dir created 
TRACE::2024-10-09.16:01:39::SCWSystem::Writing the bif 
TRACE::2024-10-09.16:01:39::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-09.16:01:39::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-09.16:01:39::SCWPlatform::Completed generating the platform
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-09.16:01:39::SCWPlatform::updated the xpfm file.
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.16:01:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-09.16:01:39::SCWPlatform::Clearing the existing platform
TRACE::2024-10-09.16:01:39::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-09.16:01:39::SCWBDomain::clearing the fsbl build
TRACE::2024-10-09.16:01:39::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:39::SCWSystem::Clearing the domains completed.
TRACE::2024-10-09.16:01:39::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWReader::Active system found as  design_1
TRACE::2024-10-09.16:01:45::SCWReader::Handling sysconfig design_1
TRACE::2024-10-09.16:01:45::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.16:01:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.16:01:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-09.16:01:45::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-09.16:01:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.16:01:45::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:45::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:45::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-09.16:01:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-09.16:01:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:45::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWReader::No isolation master present  
TRACE::2024-10-09.16:01:45::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.16:01:45::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.16:01:45::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:45::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-09.16:01:45::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.16:01:45::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-09.16:01:45::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:45::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWReader::No isolation master present  
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:45::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:45::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:45::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:45::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:45::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:45::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::In reload Mss file.
TRACE::2024-10-09.16:01:46::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:46::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:46::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-09.16:01:46::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-09.16:01:46::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-09.16:01:46::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-09.16:01:46::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-09.16:01:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.16:01:46::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:46::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:46::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:46::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::In reload Mss file.
TRACE::2024-10-09.16:01:46::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:46::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:46::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:46::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-09.16:01:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.16:01:46::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:46::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:46::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:46::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:46::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:01:46::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2024-10-09.16:01:59::SCWPlatform::Started generating the artifacts platform design_1
TRACE::2024-10-09.16:01:59::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-09.16:01:59::SCWPlatform::Started generating the artifacts for system configuration design_1
LOG::2024-10-09.16:01:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-09.16:01:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-09.16:01:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-09.16:01:59::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-10-09.16:01:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:01:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:01:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:01:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:01:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:01:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:01:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:01:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:01:59::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-09.16:01:59::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-09.16:01:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-09.16:01:59::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl & make 
TRACE::2024-10-09.16:02:00::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-10-09.16:02:00::SCWBDomain::make[1]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-09.16:02:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-09.16:02:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-09.16:02:00::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-09.16:02:00::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:00::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:00::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-09.16:02:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-09.16:02:00::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-09.16:02:00::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:00::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:00::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-09.16:02:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-09.16:02:00::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-09.16:02:00::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:00::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:00::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-09.16:02:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:00::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:00::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:00::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-09.16:02:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-09.16:02:00::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-09.16:02:00::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:00::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:00::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-09.16:02:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-09.16:02:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-09.16:02:00::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:00::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:00::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-09.16:02:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-09.16:02:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:00::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:00::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:01::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-09.16:02:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-09.16:02:01::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-09.16:02:01::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:01::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:01::SCWBDomain::src/gpio_v4_5/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-09.16:02:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:01::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:01::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-09.16:02:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:01::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:01::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-09.16:02:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-09.16:02:01::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-09.16:02:01::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:01::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:01::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-09.16:02:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:01::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:01::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:01::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-09.16:02:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-09.16:02:01::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-09.16:02:01::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:01::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:01::SCWBDomain::src/sdps_v3_8/src'

TRACE::2024-10-09.16:02:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-09.16:02:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-09.16:02:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-09.16:02:01::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:01::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::make[3]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:02::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2024-10-09.16:02:02::SCWBDomain::make[3]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:02::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:02::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-09.16:02:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:02::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:02::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-09.16:02:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:02::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:02::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-09.16:02:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-09.16:02:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-09.16:02:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:02::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:02::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-09.16:02:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:02::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:02::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-09.16:02:02::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:02::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-09.16:02:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-09.16:02:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:03::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:03::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-09.16:02:03::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:03::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-09.16:02:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-09.16:02:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:03::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:03::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-09.16:02:03::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:03::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-09.16:02:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-09.16:02:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-09.16:02:03::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-09.16:02:03::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:03::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:03::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-09.16:02:03::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-10-09.16:02:05::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:05::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-09.16:02:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-09.16:02:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-09.16:02:05::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-09.16:02:05::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:05::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:05::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-09.16:02:05::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-10-09.16:02:05::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:05::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-09.16:02:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-09.16:02:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-09.16:02:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-09.16:02:05::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:05::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:05::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-09.16:02:05::SCWBDomain::"Compiling ddrps"

TRACE::2024-10-09.16:02:05::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:05::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-09.16:02:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-09.16:02:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:05::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:05::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-09.16:02:05::SCWBDomain::"Compiling devcfg"

TRACE::2024-10-09.16:02:07::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:07::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-09.16:02:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-09.16:02:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-09.16:02:07::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-09.16:02:07::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:07::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:07::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-09.16:02:07::SCWBDomain::"Compiling dmaps"

TRACE::2024-10-09.16:02:09::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:09::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-09.16:02:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-09.16:02:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-09.16:02:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-09.16:02:09::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:09::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:09::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-09.16:02:09::SCWBDomain::"Compiling emacps"

TRACE::2024-10-09.16:02:11::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:11::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-09.16:02:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-09.16:02:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:11::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:11::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-09.16:02:11::SCWBDomain::"Compiling gpiops"

TRACE::2024-10-09.16:02:12::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:12::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-09.16:02:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-09.16:02:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-09.16:02:12::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-09.16:02:12::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-10-09.16:02:12::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:12::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2024-10-09.16:02:12::SCWBDomain::"Compiling gpio"

TRACE::2024-10-09.16:02:13::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:13::SCWBDomain::src/gpio_v4_5/src'

TRACE::2024-10-09.16:02:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-09.16:02:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:14::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:14::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-09.16:02:14::SCWBDomain::"Compiling qspips"

TRACE::2024-10-09.16:02:15::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:15::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-09.16:02:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-09.16:02:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:15::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:15::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-09.16:02:15::SCWBDomain::"Compiling scugic"

TRACE::2024-10-09.16:02:16::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:16::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-09.16:02:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-09.16:02:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-09.16:02:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-09.16:02:16::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:17::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:17::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-09.16:02:17::SCWBDomain::"Compiling scutimer"

TRACE::2024-10-09.16:02:17::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:17::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-09.16:02:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-09.16:02:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:17::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:17::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-09.16:02:18::SCWBDomain::"Compiling scuwdt"

TRACE::2024-10-09.16:02:18::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:18::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-09.16:02:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-09.16:02:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-09.16:02:18::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-09.16:02:18::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-10-09.16:02:18::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:18::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2024-10-09.16:02:18::SCWBDomain::"Compiling sdps"

TRACE::2024-10-09.16:02:20::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:20::SCWBDomain::src/sdps_v3_8/src'

TRACE::2024-10-09.16:02:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-09.16:02:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-09.16:02:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-09.16:02:20::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:20::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:20::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-09.16:02:20::SCWBDomain::"Compiling standalone"

TRACE::2024-10-09.16:02:26::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:26::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-09.16:02:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-09.16:02:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:26::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:26::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-09.16:02:26::SCWBDomain::"Compiling ttcps"

TRACE::2024-10-09.16:02:27::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:27::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-09.16:02:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-09.16:02:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:27::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:27::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-09.16:02:27::SCWBDomain::"Compiling uartps"

TRACE::2024-10-09.16:02:29::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:29::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-09.16:02:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-09.16:02:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-09.16:02:29::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-09.16:02:29::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:29::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:29::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-09.16:02:29::SCWBDomain::"Compiling usbps"

TRACE::2024-10-09.16:02:30::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:30::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-09.16:02:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-09.16:02:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:30::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:30::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-09.16:02:30::SCWBDomain::"Compiling xadcps"

TRACE::2024-10-09.16:02:32::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:32::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-09.16:02:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-09.16:02:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:32::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:32::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-09.16:02:32::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-10-09.16:02:34::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:34::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-09.16:02:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-09.16:02:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:35::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-09.16:02:35::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-09.16:02:35::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-09.16:02:35::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-09.16:02:35::SCWBDomain::'Finished building libraries'

TRACE::2024-10-09.16:02:35::SCWBDomain::make[1]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-09.16:02:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2024-10-09.16:02:35::SCWBDomain::include -I.

TRACE::2024-10-09.16:02:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-09.16:02:35::SCWBDomain::9_0/include -I.

TRACE::2024-10-09.16:02:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-09.16:02:35::SCWBDomain::0/include -I.

TRACE::2024-10-09.16:02:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2024-10-09.16:02:35::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2024-10-09.16:02:35::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-09.16:02:35::SCWBDomain::0/include -I.

TRACE::2024-10-09.16:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2024-10-09.16:02:36::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2024-10-09.16:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-09.16:02:36::SCWBDomain::9_0/include -I.

TRACE::2024-10-09.16:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-09.16:02:36::SCWBDomain::0/include -I.

TRACE::2024-10-09.16:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-09.16:02:36::SCWBDomain::9_0/include -I.

TRACE::2024-10-09.16:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2024-10-09.16:02:36::SCWBDomain::_cortexa9_0/include -I.

TRACE::2024-10-09.16:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-09.16:02:36::SCWBDomain::9_0/include -I.

TRACE::2024-10-09.16:02:36::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2024-10-09.16:02:36::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-09.16:02:37::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2024-10-09.16:02:37::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-09.16:02:37::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-10-09.16:02:37::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                         -Wl,--gc-se
TRACE::2024-10-09.16:02:37::SCWBDomain::ctions -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-10-09.16:02:37::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-09.16:02:37::SCWSystem::Not a boot domain 
LOG::2024-10-09.16:02:37::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-09.16:02:37::SCWDomain::Generating domain artifcats
TRACE::2024-10-09.16:02:37::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-09.16:02:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/qemu/
TRACE::2024-10-09.16:02:37::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/standalone_domain/qemu/
TRACE::2024-10-09.16:02:37::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-09.16:02:37::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:02:37::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:02:37::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:02:37::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:02:37::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:02:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:02:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:02:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:02:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:02:37::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:02:37::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:02:37::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:02:37::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:02:37::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:02:37::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-09.16:02:37::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.16:02:37::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:02:37::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-09.16:02:37::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:02:37::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-09.16:02:37::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-09.16:02:37::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-10-09.16:02:37::SCWMssOS::doing bsp build ... 
TRACE::2024-10-09.16:02:37::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-09.16:02:38::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-09.16:02:38::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-09.16:02:38::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-09.16:02:38::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-09.16:02:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-09.16:02:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-09.16:02:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-09.16:02:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-09.16:02:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-09.16:02:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-09.16:02:38::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-09.16:02:38::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:38::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-09.16:02:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:38::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:38::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-09.16:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-09.16:02:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-09.16:02:39::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-09.16:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-09.16:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-09.16:02:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-09.16:02:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-09.16:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-09.16:02:39::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-09.16:02:39::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-09.16:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-09.16:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-09.16:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-09.16:02:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-09.16:02:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-09.16:02:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-09.16:02:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-09.16:02:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-09.16:02:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-09.16:02:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-09.16:02:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:40::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-10-09.16:02:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-09.16:02:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-09.16:02:40::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-09.16:02:40::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:40::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-10-09.16:02:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-09.16:02:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-09.16:02:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-09.16:02:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:40::SCWMssOS::"Compiling ddrps"

TRACE::2024-10-09.16:02:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-09.16:02:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:40::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:40::SCWMssOS::"Compiling devcfg"

TRACE::2024-10-09.16:02:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-09.16:02:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-09.16:02:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-09.16:02:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:41::SCWMssOS::"Compiling dmaps"

TRACE::2024-10-09.16:02:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-09.16:02:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-09.16:02:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-09.16:02:43::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:43::SCWMssOS::"Compiling emacps"

TRACE::2024-10-09.16:02:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-09.16:02:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:44::SCWMssOS::"Compiling gpiops"

TRACE::2024-10-09.16:02:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-09.16:02:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-09.16:02:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-09.16:02:46::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-09.16:02:46::SCWMssOS::"Compiling gpio"

TRACE::2024-10-09.16:02:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-09.16:02:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:47::SCWMssOS::"Compiling qspips"

TRACE::2024-10-09.16:02:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-09.16:02:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:48::SCWMssOS::"Compiling scugic"

TRACE::2024-10-09.16:02:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-09.16:02:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-09.16:02:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-09.16:02:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:49::SCWMssOS::"Compiling scutimer"

TRACE::2024-10-09.16:02:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-09.16:02:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:50::SCWMssOS::"Compiling scuwdt"

TRACE::2024-10-09.16:02:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-09.16:02:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-09.16:02:50::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-09.16:02:50::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-09.16:02:51::SCWMssOS::"Compiling sdps"

TRACE::2024-10-09.16:02:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-09.16:02:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-09.16:02:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-09.16:02:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-09.16:02:52::SCWMssOS::"Compiling standalone"

TRACE::2024-10-09.16:02:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-09.16:02:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:58::SCWMssOS::"Compiling ttcps"

TRACE::2024-10-09.16:02:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-09.16:02:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:02:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:02:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-09.16:02:59::SCWMssOS::"Compiling uartps"

TRACE::2024-10-09.16:03:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-09.16:03:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-09.16:03:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-09.16:03:00::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-09.16:03:00::SCWMssOS::"Compiling usbps"

TRACE::2024-10-09.16:03:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-09.16:03:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-09.16:03:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-09.16:03:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-09.16:03:02::SCWMssOS::"Compiling xadcps"

TRACE::2024-10-09.16:03:03::SCWMssOS::'Finished building libraries'

TRACE::2024-10-09.16:03:03::SCWMssOS::Copying to export directory.
TRACE::2024-10-09.16:03:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-09.16:03:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-09.16:03:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-09.16:03:03::SCWSystem::Completed Processing the sysconfig design_1
LOG::2024-10-09.16:03:03::SCWPlatform::Completed generating the artifacts for system configuration design_1
TRACE::2024-10-09.16:03:03::SCWPlatform::Started preparing the platform 
TRACE::2024-10-09.16:03:03::SCWSystem::Writing the bif file for system config design_1
TRACE::2024-10-09.16:03:03::SCWSystem::dir created 
TRACE::2024-10-09.16:03:03::SCWSystem::Writing the bif 
TRACE::2024-10-09.16:03:03::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-09.16:03:03::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-09.16:03:03::SCWPlatform::Completed generating the platform
TRACE::2024-10-09.16:03:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:03:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:03:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:03:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:03:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:03:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:03:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:03:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.16:03:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:03:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:03:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:03:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:03:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:03:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:03:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:03:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:03:03::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-09.16:03:03::SCWPlatform::updated the xpfm file.
TRACE::2024-10-09.16:03:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.16:03:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.16:03:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.16:03:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.16:03:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.16:03:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.16:03:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.16:03:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.16:03:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:46::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:46::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:46::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWReader::Active system found as  design_1
TRACE::2024-10-09.17:36:55::SCWReader::Handling sysconfig design_1
TRACE::2024-10-09.17:36:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.17:36:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.17:36:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-09.17:36:55::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-09.17:36:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.17:36:55::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:36:55::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:36:55::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-09.17:36:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-09.17:36:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:36:55::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWReader::No isolation master present  
TRACE::2024-10-09.17:36:55::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.17:36:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.17:36:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:36:55::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-09.17:36:55::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.17:36:55::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-09.17:36:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:36:55::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:36:55::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:36:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:36:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:36:55::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:36:55::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:36:55::SCWReader::No isolation master present  
TRACE::2024-10-09.17:37:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:06::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-09.17:37:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:15::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:15::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:37:15::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:15::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.17:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:15::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-09.17:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-09.17:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:15::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:15::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:15::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:15::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-09.17:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:15::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-09.17:37:15::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-09.17:37:15::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-09.17:37:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2024-10-09.17:37:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.17:37:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.17:37:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:22::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:37:22::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:22::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:37:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.17:37:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.17:37:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:22::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:37:22::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:22::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:37:22::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:22::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:22::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.17:37:22::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.17:37:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:22::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:22::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:22::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:22::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-09.17:37:47::SCWPlatform::Started generating the artifacts platform design_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-09.17:37:47::SCWPlatform::Started generating the artifacts for system configuration design_1
LOG::2024-10-09.17:37:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-09.17:37:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-09.17:37:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-09.17:37:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-09.17:37:47::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-09.17:37:47::SCWSystem::Not a boot domain 
LOG::2024-10-09.17:37:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-09.17:37:47::SCWDomain::Generating domain artifcats
TRACE::2024-10-09.17:37:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-09.17:37:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/qemu/
TRACE::2024-10-09.17:37:47::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/standalone_domain/qemu/
TRACE::2024-10-09.17:37:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-09.17:37:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:47::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:47::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-09.17:37:47::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-09.17:37:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-09.17:37:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-09.17:37:47::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-09.17:37:47::SCWMssOS::Copying to export directory.
TRACE::2024-10-09.17:37:47::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-09.17:37:47::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-09.17:37:47::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-09.17:37:47::SCWSystem::Completed Processing the sysconfig design_1
LOG::2024-10-09.17:37:47::SCWPlatform::Completed generating the artifacts for system configuration design_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Started preparing the platform 
TRACE::2024-10-09.17:37:47::SCWSystem::Writing the bif file for system config design_1
TRACE::2024-10-09.17:37:47::SCWSystem::dir created 
TRACE::2024-10-09.17:37:47::SCWSystem::Writing the bif 
TRACE::2024-10-09.17:37:47::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-09.17:37:47::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-09.17:37:47::SCWPlatform::Completed generating the platform
TRACE::2024-10-09.17:37:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:37:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:47::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:37:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:47::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:47::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-09.17:37:47::SCWPlatform::updated the xpfm file.
TRACE::2024-10-09.17:37:47::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:37:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:37:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:37:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-09.17:37:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:37:47::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:37:47::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:37:47::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:47::SCWPlatform::Clearing the existing platform
TRACE::2024-10-09.17:41:47::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-09.17:41:47::SCWBDomain::clearing the fsbl build
TRACE::2024-10-09.17:41:47::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:47::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:47::SCWSystem::Clearing the domains completed.
TRACE::2024-10-09.17:41:47::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-09.17:41:47::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:47::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:47::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:47::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:47::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:47::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-09.17:41:53::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2024-10-09.17:41:53::SCWReader::Active system found as  design_1
TRACE::2024-10-09.17:41:53::SCWReader::Handling sysconfig design_1
TRACE::2024-10-09.17:41:53::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.17:41:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.17:41:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.17:41:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:53::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-09.17:41:53::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:53::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:53::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:53::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:53::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-09.17:41:53::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:53::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:53::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:53::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-09.17:41:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.17:41:54::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:41:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:41:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-09.17:41:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-09.17:41:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:41:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWReader::No isolation master present  
TRACE::2024-10-09.17:41:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.17:41:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.17:41:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:41:54::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-09.17:41:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.17:41:54::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-09.17:41:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.17:41:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.17:41:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.17:41:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-09.17:41:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.17:41:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.17:41:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.17:41:54::SCWReader::No isolation master present  
TRACE::2024-10-09.18:21:56::SCWPlatform::Clearing the existing platform
TRACE::2024-10-09.18:21:56::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-09.18:21:56::SCWBDomain::clearing the fsbl build
TRACE::2024-10-09.18:21:56::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:21:56::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:21:56::SCWSystem::Clearing the domains completed.
TRACE::2024-10-09.18:21:56::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-09.18:21:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:21:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:21:56::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:21:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:21:56::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:21:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:21:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:21:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:21:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:21:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:21:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:21:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWReader::Active system found as  design_1
TRACE::2024-10-09.18:22:06::SCWReader::Handling sysconfig design_1
TRACE::2024-10-09.18:22:06::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.18:22:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.18:22:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:06::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-09.18:22:06::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-09.18:22:06::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.18:22:06::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-09.18:22:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-09.18:22:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWReader::No isolation master present  
TRACE::2024-10-09.18:22:06::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-09.18:22:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-09.18:22:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:06::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:06::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-09.18:22:06::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-09.18:22:07::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:07::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-09.18:22:07::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-09.18:22:07::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:07::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:07::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:07::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:07::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:07::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:07::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:07::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:07::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:07::SCWReader::No isolation master present  
TRACE::2024-10-09.18:22:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:12::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-09.18:22:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:28::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:28::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:28::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:28::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:28::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:28::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:28::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2024-10-09.18:22:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:28::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:28::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-09.18:22:28::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-09.18:22:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:28::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:28::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:28::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:28::SCWPlatform::update - Opened existing hwdb design_1_wrapper_6
TRACE::2024-10-09.18:22:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:28::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-09.18:22:28::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-09.18:22:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-09.18:22:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2024-10-09.18:22:40::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:40::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-10-09.18:22:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-10-09.18:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:40::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:40::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:40::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:40::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:40::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-10-09.18:22:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-10-09.18:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:40::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:40::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:40::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:22:40::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:22:40::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:22:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:22:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-10-09.18:22:40::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-10-09.18:22:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:22:40::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:40::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:22:40::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:22:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-09.18:23:06::SCWPlatform::Started generating the artifacts platform design_1
TRACE::2024-10-09.18:23:06::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-09.18:23:06::SCWPlatform::Started generating the artifacts for system configuration design_1
LOG::2024-10-09.18:23:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-09.18:23:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-09.18:23:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-09.18:23:06::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-09.18:23:06::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-09.18:23:06::SCWSystem::Not a boot domain 
LOG::2024-10-09.18:23:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-09.18:23:06::SCWDomain::Generating domain artifcats
TRACE::2024-10-09.18:23:06::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-09.18:23:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/qemu/
TRACE::2024-10-09.18:23:06::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/standalone_domain/qemu/
TRACE::2024-10-09.18:23:06::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-09.18:23:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:23:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:23:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-10-09.18:23:06::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-10-09.18:23:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:23:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:23:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:23:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:23:06::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-09.18:23:06::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:23:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-09.18:23:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-09.18:23:06::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-09.18:23:06::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-09.18:23:06::SCWMssOS::Copying to export directory.
TRACE::2024-10-09.18:23:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-09.18:23:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-09.18:23:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-09.18:23:07::SCWSystem::Completed Processing the sysconfig design_1
LOG::2024-10-09.18:23:07::SCWPlatform::Completed generating the artifacts for system configuration design_1
TRACE::2024-10-09.18:23:07::SCWPlatform::Started preparing the platform 
TRACE::2024-10-09.18:23:07::SCWSystem::Writing the bif file for system config design_1
TRACE::2024-10-09.18:23:07::SCWSystem::dir created 
TRACE::2024-10-09.18:23:07::SCWSystem::Writing the bif 
TRACE::2024-10-09.18:23:07::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-09.18:23:07::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-09.18:23:07::SCWPlatform::Completed generating the platform
TRACE::2024-10-09.18:23:07::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:07::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:07::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:07::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:23:07::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:23:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-10-09.18:23:07::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-10-09.18:23:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:23:07::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:23:07::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:23:07::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-09.18:23:07::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:07::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:07::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:07::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:23:07::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:23:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-10-09.18:23:07::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-10-09.18:23:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:23:07::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:23:07::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:23:07::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:23:07::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-09.18:23:07::SCWPlatform::updated the xpfm file.
TRACE::2024-10-09.18:23:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-09.18:23:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-09.18:23:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-09.18:23:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2024-10-09.18:23:08::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2024-10-09.18:23:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-09.18:23:08::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-09.18:23:08::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-09.18:23:08::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:01:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:50::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:51::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:51::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWReader::Active system found as  design_1
TRACE::2024-10-11.11:01:54::SCWReader::Handling sysconfig design_1
TRACE::2024-10-11.11:01:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-11.11:01:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-11.11:01:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-11.11:01:54::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-11.11:01:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-11.11:01:54::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:01:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:01:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-11.11:01:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-11.11:01:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:01:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWReader::No isolation master present  
TRACE::2024-10-11.11:01:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-11.11:01:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-11.11:01:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:01:54::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-11.11:01:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-11.11:01:54::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-11.11:01:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:01:54::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:01:54::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:01:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:01:54::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:01:54::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:01:54::SCWReader::No isolation master present  
TRACE::2024-10-11.11:02:05::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:05::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:05::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-11.11:02:05::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:05::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:08::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:08::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:02:08::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-11.11:02:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-11.11:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-11.11:02:08::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-11.11:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:08::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:02:08::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:02:08::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:02:08::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-11.11:02:08::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:08::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_0
TRACE::2024-10-11.11:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:08::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-11.11:02:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-11.11:02:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-11.11:02:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2024-10-11.11:02:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:12::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:02:12::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:12::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:02:12::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:12::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:12::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:12::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:12::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:02:12::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:02:12::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:02:12::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e47c6ca034b708a2a6ba47f3e56a717b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"42884a5d45ed572e981d2964817984a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-11.11:02:41::SCWPlatform::Started generating the artifacts platform design_1
TRACE::2024-10-11.11:02:41::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-11.11:02:41::SCWPlatform::Started generating the artifacts for system configuration design_1
LOG::2024-10-11.11:02:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-11.11:02:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-11.11:02:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-11.11:02:41::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-10-11.11:02:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:02:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:02:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:41::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:41::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:02:41::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:41::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-10-11.11:02:41::SCWBDomain::bsp generated is stale removing and regenerating. 
TRACE::2024-10-11.11:02:43::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-10-11.11:02:43::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:43::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:43::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:43::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:02:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:02:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:02:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:02:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:02:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:02:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-10-11.11:02:43::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-10-11.11:02:43::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-10-11.11:02:43::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-11.11:02:43::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:43::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:43::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:43::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-11.11:02:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-11.11:02:44::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:02:51::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-10-11.11:02:51::SCWBDomain::Makefile is Updated.
TRACE::2024-10-11.11:02:51::SCWBDomain::doing clean.
TRACE::2024-10-11.11:02:51::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl & make clean
TRACE::2024-10-11.11:02:51::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-10-11.11:02:51::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2024-10-11.11:02:51::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl & make 
TRACE::2024-10-11.11:02:51::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-10-11.11:02:51::SCWBDomain::make[1]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-11.11:02:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-11.11:02:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-11.11:02:51::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-11.11:02:51::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:51::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:52::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-11.11:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-11.11:02:52::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-11.11:02:52::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:52::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:52::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-11.11:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-11.11:02:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-11.11:02:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:52::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:52::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-11.11:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:52::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:52::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-11.11:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-11.11:02:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-11.11:02:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:52::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:52::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-11.11:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-11.11:02:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-11.11:02:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:52::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:52::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-11.11:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:52::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:52::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-11.11:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-11.11:02:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-11.11:02:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:52::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:52::SCWBDomain::src/gpio_v4_5/src'

TRACE::2024-10-11.11:02:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-11.11:02:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:52::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:53::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-11.11:02:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:53::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:53::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-11.11:02:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-11.11:02:53::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-11.11:02:53::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:53::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:53::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-11.11:02:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:53::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:53::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-11.11:02:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-11.11:02:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-11.11:02:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:53::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:53::SCWBDomain::src/sdps_v3_8/src'

TRACE::2024-10-11.11:02:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-11.11:02:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-11.11:02:53::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-11.11:02:53::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:53::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[3]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:54::SCWBDomain::bsrc/standalone_v7_1/src/profile'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[3]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:54::SCWBDomain::src/standalone_v7_1/src/profile'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:54::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-11.11:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:54::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:54::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-11.11:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:54::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:54::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-11.11:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-11.11:02:54::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-11.11:02:54::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:54::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:54::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-11.11:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:54::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:54::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-11.11:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:54::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:54::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-11.11:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:02:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:02:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:54::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:54::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-11.11:02:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-11.11:02:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-11.11:02:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-11.11:02:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:55::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:55::SCWBDomain::bsrc/coresightps_dcc_v1_6/src'

TRACE::2024-10-11.11:02:55::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-10-11.11:02:57::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:57::SCWBDomain::src/coresightps_dcc_v1_6/src'

TRACE::2024-10-11.11:02:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-11.11:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-11.11:02:57::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-11.11:02:57::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:57::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:57::SCWBDomain::bsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-10-11.11:02:57::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-10-11.11:02:57::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:57::SCWBDomain::src/cpu_cortexa9_v2_8/src'

TRACE::2024-10-11.11:02:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-11.11:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-11.11:02:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-11.11:02:57::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:57::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:57::SCWBDomain::bsrc/ddrps_v1_0/src'

TRACE::2024-10-11.11:02:57::SCWBDomain::"Compiling ddrps"

TRACE::2024-10-11.11:02:57::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:57::SCWBDomain::src/ddrps_v1_0/src'

TRACE::2024-10-11.11:02:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-11.11:02:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:02:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:02:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:02:57::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:57::SCWBDomain::bsrc/devcfg_v3_5/src'

TRACE::2024-10-11.11:02:57::SCWBDomain::"Compiling devcfg"

TRACE::2024-10-11.11:02:58::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:58::SCWBDomain::src/devcfg_v3_5/src'

TRACE::2024-10-11.11:02:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-11.11:02:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-11.11:02:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-11.11:02:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:58::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:58::SCWBDomain::bsrc/dmaps_v2_5/src'

TRACE::2024-10-11.11:02:58::SCWBDomain::"Compiling dmaps"

TRACE::2024-10-11.11:02:59::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:02:59::SCWBDomain::src/dmaps_v2_5/src'

TRACE::2024-10-11.11:02:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-11.11:02:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-11.11:02:59::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-11.11:02:59::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:02:59::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:02:59::SCWBDomain::bsrc/emacps_v3_10/src'

TRACE::2024-10-11.11:02:59::SCWBDomain::"Compiling emacps"

TRACE::2024-10-11.11:03:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:01::SCWBDomain::src/emacps_v3_10/src'

TRACE::2024-10-11.11:03:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-11.11:03:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:01::SCWBDomain::bsrc/gpiops_v3_6/src'

TRACE::2024-10-11.11:03:01::SCWBDomain::"Compiling gpiops"

TRACE::2024-10-11.11:03:02::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:02::SCWBDomain::src/gpiops_v3_6/src'

TRACE::2024-10-11.11:03:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-11.11:03:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-11.11:03:02::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-11.11:03:02::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-10-11.11:03:02::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:02::SCWBDomain::bsrc/gpio_v4_5/src'

TRACE::2024-10-11.11:03:02::SCWBDomain::"Compiling gpio"

TRACE::2024-10-11.11:03:03::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:03::SCWBDomain::src/gpio_v4_5/src'

TRACE::2024-10-11.11:03:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-11.11:03:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:03::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:03::SCWBDomain::bsrc/qspips_v3_6/src'

TRACE::2024-10-11.11:03:03::SCWBDomain::"Compiling qspips"

TRACE::2024-10-11.11:03:05::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:05::SCWBDomain::src/qspips_v3_6/src'

TRACE::2024-10-11.11:03:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-11.11:03:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:05::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:05::SCWBDomain::bsrc/scugic_v4_1/src'

TRACE::2024-10-11.11:03:05::SCWBDomain::"Compiling scugic"

TRACE::2024-10-11.11:03:06::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:06::SCWBDomain::src/scugic_v4_1/src'

TRACE::2024-10-11.11:03:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-11.11:03:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-11.11:03:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-11.11:03:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:06::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:06::SCWBDomain::bsrc/scutimer_v2_1/src'

TRACE::2024-10-11.11:03:06::SCWBDomain::"Compiling scutimer"

TRACE::2024-10-11.11:03:07::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:07::SCWBDomain::src/scutimer_v2_1/src'

TRACE::2024-10-11.11:03:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-11.11:03:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:07::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:07::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:07::SCWBDomain::bsrc/scuwdt_v2_1/src'

TRACE::2024-10-11.11:03:07::SCWBDomain::"Compiling scuwdt"

TRACE::2024-10-11.11:03:07::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:07::SCWBDomain::src/scuwdt_v2_1/src'

TRACE::2024-10-11.11:03:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-11.11:03:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-11.11:03:07::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-11.11:03:07::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-10-11.11:03:07::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:07::SCWBDomain::bsrc/sdps_v3_8/src'

TRACE::2024-10-11.11:03:07::SCWBDomain::"Compiling sdps"

TRACE::2024-10-11.11:03:09::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:09::SCWBDomain::src/sdps_v3_8/src'

TRACE::2024-10-11.11:03:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-11.11:03:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-11.11:03:09::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-11.11:03:09::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:09::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:09::SCWBDomain::bsrc/standalone_v7_1/src'

TRACE::2024-10-11.11:03:09::SCWBDomain::"Compiling standalone"

TRACE::2024-10-11.11:03:14::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:14::SCWBDomain::src/standalone_v7_1/src'

TRACE::2024-10-11.11:03:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-11.11:03:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:14::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:14::SCWBDomain::bsrc/ttcps_v3_10/src'

TRACE::2024-10-11.11:03:14::SCWBDomain::"Compiling ttcps"

TRACE::2024-10-11.11:03:15::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:15::SCWBDomain::src/ttcps_v3_10/src'

TRACE::2024-10-11.11:03:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-11.11:03:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:15::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:15::SCWBDomain::bsrc/uartps_v3_8/src'

TRACE::2024-10-11.11:03:15::SCWBDomain::"Compiling uartps"

TRACE::2024-10-11.11:03:17::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:17::SCWBDomain::src/uartps_v3_8/src'

TRACE::2024-10-11.11:03:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-11.11:03:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-11.11:03:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-11.11:03:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:17::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:17::SCWBDomain::bsrc/usbps_v2_4/src'

TRACE::2024-10-11.11:03:17::SCWBDomain::"Compiling usbps"

TRACE::2024-10-11.11:03:18::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:18::SCWBDomain::src/usbps_v2_4/src'

TRACE::2024-10-11.11:03:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-11.11:03:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:18::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:18::SCWBDomain::bsrc/xadcps_v2_3/src'

TRACE::2024-10-11.11:03:18::SCWBDomain::"Compiling xadcps"

TRACE::2024-10-11.11:03:20::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:20::SCWBDomain::src/xadcps_v2_3/src'

TRACE::2024-10-11.11:03:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-10-11.11:03:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:20::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:20::SCWBDomain::bsrc/xilffs_v4_2/src'

TRACE::2024-10-11.11:03:20::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-10-11.11:03:22::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:22::SCWBDomain::src/xilffs_v4_2/src'

TRACE::2024-10-11.11:03:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-10-11.11:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:22::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/li
TRACE::2024-10-11.11:03:22::SCWBDomain::bsrc/xilrsa_v1_5/src'

TRACE::2024-10-11.11:03:22::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/lib
TRACE::2024-10-11.11:03:22::SCWBDomain::src/xilrsa_v1_5/src'

TRACE::2024-10-11.11:03:22::SCWBDomain::'Finished building libraries'

TRACE::2024-10-11.11:03:22::SCWBDomain::make[1]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-10-11.11:03:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2024-10-11.11:03:22::SCWBDomain::include -I.

TRACE::2024-10-11.11:03:22::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-11.11:03:22::SCWBDomain::9_0/include -I.

TRACE::2024-10-11.11:03:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2024-10-11.11:03:23::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2024-10-11.11:03:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-11.11:03:23::SCWBDomain::0/include -I.

TRACE::2024-10-11.11:03:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2024-10-11.11:03:23::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2024-10-11.11:03:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-11.11:03:23::SCWBDomain::9_0/include -I.

TRACE::2024-10-11.11:03:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-11.11:03:23::SCWBDomain::0/include -I.

TRACE::2024-10-11.11:03:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-10-11.11:03:23::SCWBDomain::0/include -I.

TRACE::2024-10-11.11:03:23::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-11.11:03:23::SCWBDomain::9_0/include -I.

TRACE::2024-10-11.11:03:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2024-10-11.11:03:24::SCWBDomain::_cortexa9_0/include -I.

TRACE::2024-10-11.11:03:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-10-11.11:03:24::SCWBDomain::9_0/include -I.

TRACE::2024-10-11.11:03:24::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2024-10-11.11:03:24::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-10-11.11:03:24::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2024-10-11.11:03:24::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-10-11.11:03:24::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-10-11.11:03:24::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                          -Wl,--gc-s
TRACE::2024-10-11.11:03:24::SCWBDomain::ections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-10-11.11:03:24::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-11.11:03:25::SCWSystem::Not a boot domain 
LOG::2024-10-11.11:03:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-11.11:03:25::SCWDomain::Generating domain artifcats
TRACE::2024-10-11.11:03:25::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-11.11:03:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/qemu/
TRACE::2024-10-11.11:03:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/standalone_domain/qemu/
TRACE::2024-10-11.11:03:25::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-11.11:03:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:03:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:03:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:03:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:03:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:03:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:03:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:03:25::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:03:25::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-11.11:03:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:03:25::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-11.11:03:26::SCWMssOS::doing bsp build ... 
TRACE::2024-10-11.11:03:26::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-10-11.11:03:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-11.11:03:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-10-11.11:03:26::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-10-11.11:03:26::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-11.11:03:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-11.11:03:26::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-11.11:03:26::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-11.11:03:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-11.11:03:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-11.11:03:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-11.11:03:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:03:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:03:26::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-11.11:03:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-11.11:03:26::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-11.11:03:26::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-11.11:03:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-11.11:03:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-11.11:03:27::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-11.11:03:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:03:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:03:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-11.11:03:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-11.11:03:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-11.11:03:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-11.11:03:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:03:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:03:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-11.11:03:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:03:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:03:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-11.11:03:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-10-11.11:03:27::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-10-11.11:03:27::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-11.11:03:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:03:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:03:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-11.11:03:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-11.11:03:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-11.11:03:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-11.11:03:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-10-11.11:03:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-10-11.11:03:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-11.11:03:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:03:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:03:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-11.11:03:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:03:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:03:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-11.11:03:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-11.11:03:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-11.11:03:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-11.11:03:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-10-11.11:03:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-10-11.11:03:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-10-11.11:03:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-10-11.11:03:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-10-11.11:03:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:29::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-10-11.11:03:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-10-11.11:03:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-10-11.11:03:29::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-10-11.11:03:29::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:29::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-10-11.11:03:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-10-11.11:03:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-11.11:03:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-11.11:03:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:29::SCWMssOS::"Compiling ddrps"

TRACE::2024-10-11.11:03:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-10-11.11:03:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:29::SCWMssOS::"Compiling devcfg"

TRACE::2024-10-11.11:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-10-11.11:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-11.11:03:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-11.11:03:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:30::SCWMssOS::"Compiling dmaps"

TRACE::2024-10-11.11:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-10-11.11:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-10-11.11:03:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-10-11.11:03:31::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:31::SCWMssOS::"Compiling emacps"

TRACE::2024-10-11.11:03:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-10-11.11:03:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:33::SCWMssOS::"Compiling gpiops"

TRACE::2024-10-11.11:03:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2024-10-11.11:03:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-11.11:03:35::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-11.11:03:35::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-11.11:03:35::SCWMssOS::"Compiling gpio"

TRACE::2024-10-11.11:03:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-10-11.11:03:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:36::SCWMssOS::"Compiling qspips"

TRACE::2024-10-11.11:03:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-10-11.11:03:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:37::SCWMssOS::"Compiling scugic"

TRACE::2024-10-11.11:03:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-10-11.11:03:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-10-11.11:03:38::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-10-11.11:03:38::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:38::SCWMssOS::"Compiling scutimer"

TRACE::2024-10-11.11:03:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-10-11.11:03:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:39::SCWMssOS::"Compiling scuwdt"

TRACE::2024-10-11.11:03:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-10-11.11:03:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-10-11.11:03:39::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-10-11.11:03:39::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-10-11.11:03:40::SCWMssOS::"Compiling sdps"

TRACE::2024-10-11.11:03:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-10-11.11:03:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-10-11.11:03:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-10-11.11:03:41::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:41::SCWMssOS::"Compiling standalone"

TRACE::2024-10-11.11:03:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-10-11.11:03:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:47::SCWMssOS::"Compiling ttcps"

TRACE::2024-10-11.11:03:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-10-11.11:03:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:48::SCWMssOS::"Compiling uartps"

TRACE::2024-10-11.11:03:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-10-11.11:03:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-10-11.11:03:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-10-11.11:03:49::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-10-11.11:03:49::SCWMssOS::"Compiling usbps"

TRACE::2024-10-11.11:03:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-10-11.11:03:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-10-11.11:03:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-10-11.11:03:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-10-11.11:03:51::SCWMssOS::"Compiling xadcps"

TRACE::2024-10-11.11:03:52::SCWMssOS::'Finished building libraries'

TRACE::2024-10-11.11:03:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-11.11:03:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-11.11:03:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-11.11:03:52::SCWSystem::Completed Processing the sysconfig design_1
LOG::2024-10-11.11:03:52::SCWPlatform::Completed generating the artifacts for system configuration design_1
TRACE::2024-10-11.11:03:52::SCWPlatform::Started preparing the platform 
TRACE::2024-10-11.11:03:52::SCWSystem::Writing the bif file for system config design_1
TRACE::2024-10-11.11:03:52::SCWSystem::dir created 
TRACE::2024-10-11.11:03:52::SCWSystem::Writing the bif 
TRACE::2024-10-11.11:03:52::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-11.11:03:52::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-11.11:03:52::SCWPlatform::Completed generating the platform
KEYINFO::2024-10-11.11:03:52::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-10-11.11:03:52::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-10-11.11:03:52::SCWMssOS::Cleared the swdb table entry
TRACE::2024-10-11.11:03:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-11.11:03:52::SCWMssOS::Writing the mss file completed C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:03:52::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:03:52::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:03:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:03:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:03:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:03:52::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:03:52::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:03:52::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.11:03:52::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:03:52::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:03:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:03:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:03:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:03:52::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:03:52::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:03:52::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:03:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47b93d9a61fbb0402994e3fdb2c69641",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e6c079fe436dde4acf86c4648900eb61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-11.11:03:52::SCWPlatform::updated the xpfm file.
TRACE::2024-10-11.11:03:52::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.11:03:52::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.11:03:52::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.11:03:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2024-10-11.11:03:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2024-10-11.11:03:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.11:03:52::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.11:03:52::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.11:03:52::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:11::SCWPlatform::Clearing the existing platform
TRACE::2024-10-11.16:17:11::SCWSystem::Clearing the existing sysconfig
TRACE::2024-10-11.16:17:11::SCWBDomain::clearing the fsbl build
TRACE::2024-10-11.16:17:11::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:11::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:11::SCWSystem::Clearing the domains completed.
TRACE::2024-10-11.16:17:11::SCWPlatform::Clearing the opened hw db.
TRACE::2024-10-11.16:17:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:11::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:11::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:11::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:11::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:11::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:11::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:11::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:11::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:11::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:11::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:11::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWReader::Active system found as  design_1
TRACE::2024-10-11.16:17:25::SCWReader::Handling sysconfig design_1
TRACE::2024-10-11.16:17:25::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-11.16:17:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-11.16:17:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-11.16:17:25::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-10-11.16:17:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-11.16:17:25::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:25::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:25::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-10-11.16:17:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-11.16:17:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:25::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWReader::No isolation master present  
TRACE::2024-10-11.16:17:25::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-11.16:17:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-10-11.16:17:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:25::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-10-11.16:17:25::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-11.16:17:25::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-11.16:17:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:25::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:25::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:25::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:25::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:25::SCWReader::No isolation master present  
TRACE::2024-10-11.16:17:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:31::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-11.16:17:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:44::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:44::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:44::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-11.16:17:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2024-10-11.16:17:44::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2024-10-11.16:17:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:44::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:44::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:44::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/tempdsa/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:44::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2024-10-11.16:17:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-10-11.16:17:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-11.16:17:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-11.16:17:56::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2024-10-11.16:17:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-11.16:17:56::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-11.16:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-11.16:17:56::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-11.16:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:17:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:17:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:17:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:17:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-11.16:17:56::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-11.16:17:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:17:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:17:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:17:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47b93d9a61fbb0402994e3fdb2c69641",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e6c079fe436dde4acf86c4648900eb61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-11.16:18:33::SCWPlatform::Started generating the artifacts platform design_1
TRACE::2024-10-11.16:18:33::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-11.16:18:33::SCWPlatform::Started generating the artifacts for system configuration design_1
LOG::2024-10-11.16:18:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-10-11.16:18:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-10-11.16:18:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-10-11.16:18:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-10-11.16:18:33::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-11.16:18:33::SCWSystem::Not a boot domain 
LOG::2024-10-11.16:18:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-11.16:18:33::SCWDomain::Generating domain artifcats
TRACE::2024-10-11.16:18:33::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-11.16:18:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/qemu/
TRACE::2024-10-11.16:18:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/export/design_1/sw/design_1/standalone_domain/qemu/
TRACE::2024-10-11.16:18:33::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-11.16:18:33::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:33::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:33::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:33::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:18:33::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:33::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:18:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-11.16:18:33::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-11.16:18:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:18:33::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:18:33::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:18:33::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:18:33::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-10-11.16:18:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:18:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-11.16:18:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-11.16:18:33::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-11.16:18:33::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-11.16:18:33::SCWMssOS::Copying to export directory.
TRACE::2024-10-11.16:18:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-11.16:18:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-11.16:18:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-11.16:18:34::SCWSystem::Completed Processing the sysconfig design_1
LOG::2024-10-11.16:18:34::SCWPlatform::Completed generating the artifacts for system configuration design_1
TRACE::2024-10-11.16:18:34::SCWPlatform::Started preparing the platform 
TRACE::2024-10-11.16:18:34::SCWSystem::Writing the bif file for system config design_1
TRACE::2024-10-11.16:18:34::SCWSystem::dir created 
TRACE::2024-10-11.16:18:34::SCWSystem::Writing the bif 
TRACE::2024-10-11.16:18:34::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-11.16:18:34::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-11.16:18:34::SCWPlatform::Completed generating the platform
TRACE::2024-10-11.16:18:34::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:18:34::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-11.16:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-11.16:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:18:34::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:18:34::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:18:34::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-10-11.16:18:34::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:18:34::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-11.16:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-11.16:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:18:34::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:18:34::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:18:34::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:18:34::SCWWriter::formatted JSON is {
	"platformName":	"design_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1",
	"platHandOff":	"<platformDir>_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1",
	"systems":	[{
			"systemName":	"design_1",
			"systemDesc":	"design_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"47b93d9a61fbb0402994e3fdb2c69641",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e6c079fe436dde4acf86c4648900eb61",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-11.16:18:34::SCWPlatform::updated the xpfm file.
TRACE::2024-10-11.16:18:34::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw
TRACE::2024-10-11.16:18:34::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/hw/design_1_wrapper.xsa
TRACE::2024-10-11.16:18:34::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-10-11.16:18:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2024-10-11.16:18:34::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2024-10-11.16:18:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-11.16:18:34::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-10-11.16:18:34::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-10-11.16:18:34::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/projects/10_9/design_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
