h Vdd!
l GND!

vector STATE InSt1* InSt0*
vector CLOCK p1 p1- p2 p2-
clock CLOCK 0101 1001 0101 0110
l load iter
h RESET
ana STATE
c
l RESET
c
h load
c
c
c
c
l load
h iter
c
c
c
c
c
c

