{
  "module_name": "k3-udma-glue.h",
  "hash_id": "ee673040f5c516dbe446fc6196d885787e944ba3c9078d338f3710e033f22861",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/dma/k3-udma-glue.h",
  "human_readable_source": " \n \n\n#ifndef K3_UDMA_GLUE_H_\n#define K3_UDMA_GLUE_H_\n\n#include <linux/types.h>\n#include <linux/soc/ti/k3-ringacc.h>\n#include <linux/dma/ti-cppi5.h>\n\nstruct k3_udma_glue_tx_channel_cfg {\n\tstruct k3_ring_cfg tx_cfg;\n\tstruct k3_ring_cfg txcq_cfg;\n\n\tbool tx_pause_on_err;\n\tbool tx_filt_einfo;\n\tbool tx_filt_pswords;\n\tbool tx_supr_tdpkt;\n\tu32  swdata_size;\n};\n\nstruct k3_udma_glue_tx_channel;\n\nstruct k3_udma_glue_tx_channel *k3_udma_glue_request_tx_chn(struct device *dev,\n\t\tconst char *name, struct k3_udma_glue_tx_channel_cfg *cfg);\n\nvoid k3_udma_glue_release_tx_chn(struct k3_udma_glue_tx_channel *tx_chn);\nint k3_udma_glue_push_tx_chn(struct k3_udma_glue_tx_channel *tx_chn,\n\t\t\t     struct cppi5_host_desc_t *desc_tx,\n\t\t\t     dma_addr_t desc_dma);\nint k3_udma_glue_pop_tx_chn(struct k3_udma_glue_tx_channel *tx_chn,\n\t\t\t    dma_addr_t *desc_dma);\nint k3_udma_glue_enable_tx_chn(struct k3_udma_glue_tx_channel *tx_chn);\nvoid k3_udma_glue_disable_tx_chn(struct k3_udma_glue_tx_channel *tx_chn);\nvoid k3_udma_glue_tdown_tx_chn(struct k3_udma_glue_tx_channel *tx_chn,\n\t\t\t       bool sync);\nvoid k3_udma_glue_reset_tx_chn(struct k3_udma_glue_tx_channel *tx_chn,\n\t\tvoid *data, void (*cleanup)(void *data, dma_addr_t desc_dma));\nu32 k3_udma_glue_tx_get_hdesc_size(struct k3_udma_glue_tx_channel *tx_chn);\nu32 k3_udma_glue_tx_get_txcq_id(struct k3_udma_glue_tx_channel *tx_chn);\nint k3_udma_glue_tx_get_irq(struct k3_udma_glue_tx_channel *tx_chn);\nstruct device *\n\tk3_udma_glue_tx_get_dma_device(struct k3_udma_glue_tx_channel *tx_chn);\nvoid k3_udma_glue_tx_dma_to_cppi5_addr(struct k3_udma_glue_tx_channel *tx_chn,\n\t\t\t\t       dma_addr_t *addr);\nvoid k3_udma_glue_tx_cppi5_to_dma_addr(struct k3_udma_glue_tx_channel *tx_chn,\n\t\t\t\t       dma_addr_t *addr);\n\nenum {\n\tK3_UDMA_GLUE_SRC_TAG_LO_KEEP = 0,\n\tK3_UDMA_GLUE_SRC_TAG_LO_USE_FLOW_REG = 1,\n\tK3_UDMA_GLUE_SRC_TAG_LO_USE_REMOTE_FLOW_ID = 2,\n\tK3_UDMA_GLUE_SRC_TAG_LO_USE_REMOTE_SRC_TAG = 4,\n};\n\n \nstruct k3_udma_glue_rx_flow_cfg {\n\tstruct k3_ring_cfg rx_cfg;\n\tstruct k3_ring_cfg rxfdq_cfg;\n\tint ring_rxq_id;\n\tint ring_rxfdq0_id;\n\tbool rx_error_handling;\n\tint src_tag_lo_sel;\n};\n\n \nstruct k3_udma_glue_rx_channel_cfg {\n\tu32  swdata_size;\n\tint  flow_id_base;\n\tint  flow_id_num;\n\tbool flow_id_use_rxchan_id;\n\tbool remote;\n\n\tstruct k3_udma_glue_rx_flow_cfg *def_flow_cfg;\n};\n\nstruct k3_udma_glue_rx_channel;\n\nstruct k3_udma_glue_rx_channel *k3_udma_glue_request_rx_chn(\n\t\tstruct device *dev,\n\t\tconst char *name,\n\t\tstruct k3_udma_glue_rx_channel_cfg *cfg);\n\nvoid k3_udma_glue_release_rx_chn(struct k3_udma_glue_rx_channel *rx_chn);\nint k3_udma_glue_enable_rx_chn(struct k3_udma_glue_rx_channel *rx_chn);\nvoid k3_udma_glue_disable_rx_chn(struct k3_udma_glue_rx_channel *rx_chn);\nvoid k3_udma_glue_tdown_rx_chn(struct k3_udma_glue_rx_channel *rx_chn,\n\t\t\t       bool sync);\nint k3_udma_glue_push_rx_chn(struct k3_udma_glue_rx_channel *rx_chn,\n\t\tu32 flow_num, struct cppi5_host_desc_t *desc_tx,\n\t\tdma_addr_t desc_dma);\nint k3_udma_glue_pop_rx_chn(struct k3_udma_glue_rx_channel *rx_chn,\n\t\tu32 flow_num, dma_addr_t *desc_dma);\nint k3_udma_glue_rx_flow_init(struct k3_udma_glue_rx_channel *rx_chn,\n\t\tu32 flow_idx, struct k3_udma_glue_rx_flow_cfg *flow_cfg);\nu32 k3_udma_glue_rx_flow_get_fdq_id(struct k3_udma_glue_rx_channel *rx_chn,\n\t\t\t\t    u32 flow_idx);\nu32 k3_udma_glue_rx_get_flow_id_base(struct k3_udma_glue_rx_channel *rx_chn);\nint k3_udma_glue_rx_get_irq(struct k3_udma_glue_rx_channel *rx_chn,\n\t\t\t    u32 flow_num);\nvoid k3_udma_glue_rx_put_irq(struct k3_udma_glue_rx_channel *rx_chn,\n\t\t\t     u32 flow_num);\nvoid k3_udma_glue_reset_rx_chn(struct k3_udma_glue_rx_channel *rx_chn,\n\t\tu32 flow_num, void *data,\n\t\tvoid (*cleanup)(void *data, dma_addr_t desc_dma),\n\t\tbool skip_fdq);\nint k3_udma_glue_rx_flow_enable(struct k3_udma_glue_rx_channel *rx_chn,\n\t\t\t\tu32 flow_idx);\nint k3_udma_glue_rx_flow_disable(struct k3_udma_glue_rx_channel *rx_chn,\n\t\t\t\t u32 flow_idx);\nstruct device *\n\tk3_udma_glue_rx_get_dma_device(struct k3_udma_glue_rx_channel *rx_chn);\nvoid k3_udma_glue_rx_dma_to_cppi5_addr(struct k3_udma_glue_rx_channel *rx_chn,\n\t\t\t\t       dma_addr_t *addr);\nvoid k3_udma_glue_rx_cppi5_to_dma_addr(struct k3_udma_glue_rx_channel *rx_chn,\n\t\t\t\t       dma_addr_t *addr);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}