// Seed: 966962909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri0 id_6
);
  initial begin : LABEL_0
    if (id_1) id_5 = id_1;
  end
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
