// Seed: 3439523277
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9, id_10 = id_2;
  wire id_11 = id_6;
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output uwire id_2,
    output wand id_3,
    input supply1 id_4
    , id_12,
    output uwire id_5,
    input wor id_6,
    input wire id_7,
    input supply0 id_8,
    input tri id_9,
    output supply1 id_10
);
  wire id_13;
  assign id_12 = 1 == 1'd0 & 1;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13, id_12
  );
endmodule
