{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571692063006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571692063009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 15:07:42 2019 " "Processing started: Mon Oct 21 15:07:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571692063009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692063009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692063009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571692063293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571692063293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_cars.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_cars " "Found entity 1: sprite_cars" {  } { { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE " "Found entity 1: VGA_MODULE" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLOCK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLOCK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "CLOCK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLOCK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNAL_SYNC.sv 1 1 " "Found 1 design units, including 1 entities, in source file SIGNAL_SYNC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_SYNC " "Found entity 1: SIGNAL_SYNC" {  } { { "SIGNAL_SYNC.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE_TB " "Found entity 1: VGA_MODULE_TB" {  } { { "VGA_MODULE_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER " "Found entity 1: V_COUNTER" {  } { { "V_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER_TB " "Found entity 1: H_COUNTER_TB" {  } { { "H_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteDrawer " "Found entity 1: spriteDrawer" {  } { { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER " "Found entity 1: H_COUNTER" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DrawSquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file DrawSquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrawSquare " "Found entity 1: DrawSquare" {  } { { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaController.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgaController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER_TB " "Found entity 1: V_COUNTER_TB" {  } { { "V_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock " "Found entity 1: pll_clock" {  } { { "pll_clock.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/pll_clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_timer30 " "Found entity 1: tb_timer30" {  } { { "tb_timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/tb_timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomNumber.sv 3 3 " "Found 3 design units, including 3 entities, in source file randomNumber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomPosition " "Found entity 1: RandomPosition" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072797 ""} { "Info" "ISGN_ENTITY_NAME" "2 randomNumber " "Found entity 2: randomNumber" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072797 ""} { "Info" "ISGN_ENTITY_NAME" "3 FF_D " "Found entity 3: FF_D" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController " "Found entity 1: CursorController" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file CursorController_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TecTacToe.sv 1 1 " "Found 1 design units, including 1 entities, in source file TecTacToe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TecTacToe " "Found entity 1: TecTacToe" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Board.sv 1 1 " "Found 1 design units, including 1 entities, in source file Board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board " "Found entity 1: Board" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEnd.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEnd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEnd " "Found entity 1: DetectGameEnd" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux " "Found entity 1: DetectGameEndAux" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072800 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DetectGameEndAux_tb.sv(21) " "Verilog HDL Expression warning at DetectGameEndAux_tb.sv(21): truncated literal to match 1 bits" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571692072800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux_tb " "Found entity 1: DetectGameEndAux_tb" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameController.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "GameController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Game.sv 1 1 " "Found 1 design units, including 1 entities, in source file Game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer30 " "Found entity 1: timer30" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameDrawer " "Found entity 1: GameDrawer" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameController_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameController_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController_tb " "Found entity 1: GameController_tb" {  } { { "GameController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692072803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_a VGA_MODULE.sv(24) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(24): created implicit net for \"line_a\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_b VGA_MODULE.sv(25) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(25): created implicit net for \"line_b\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_c VGA_MODULE.sv(26) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(26): created implicit net for \"line_c\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072803 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_d VGA_MODULE.sv(27) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(27): created implicit net for \"line_d\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_screen_o TecTacToe.sv(24) " "Verilog HDL Implicit Net warning at TecTacToe.sv(24): created implicit net for \"current_screen_o\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "board_status_o TecTacToe.sv(24) " "Verilog HDL Implicit Net warning at TecTacToe.sv(24): created implicit net for \"board_status_o\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cursor_pos TecTacToe.sv(24) " "Verilog HDL Implicit Net warning at TecTacToe.sv(24): created implicit net for \"cursor_pos\"" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "position_o Game.sv(15) " "Verilog HDL Implicit Net warning at Game.sv(15): created implicit net for \"position_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_o Game.sv(15) " "Verilog HDL Implicit Net warning at Game.sv(15): created implicit net for \"confirm_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_pos_available Game.sv(17) " "Verilog HDL Implicit Net warning at Game.sv(17): created implicit net for \"current_pos_available\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Game.sv(17) " "Verilog HDL Implicit Net warning at Game.sv(17): created implicit net for \"reset\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_random Game.sv(17) " "Verilog HDL Implicit Net warning at Game.sv(17): created implicit net for \"out_random\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirm_random Game.sv(17) " "Verilog HDL Implicit Net warning at Game.sv(17): created implicit net for \"confirm_random\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_board_o Game.sv(25) " "Verilog HDL Implicit Net warning at Game.sv(25): created implicit net for \"reset_board_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable_board_o Game.sv(25) " "Verilog HDL Implicit Net warning at Game.sv(25): created implicit net for \"enable_board_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_pos_available_o Game.sv(26) " "Verilog HDL Implicit Net warning at Game.sv(26): created implicit net for \"current_pos_available_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_move_o Game.sv(26) " "Verilog HDL Implicit Net warning at Game.sv(26): created implicit net for \"valid_move_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "game_end_o Game.sv(29) " "Verilog HDL Implicit Net warning at Game.sv(29): created implicit net for \"game_end_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "winner_o Game.sv(29) " "Verilog HDL Implicit Net warning at Game.sv(29): created implicit net for \"winner_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer_30s_i Game.sv(33) " "Verilog HDL Implicit Net warning at Game.sv(33): created implicit net for \"timer_30s_i\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cursor_select_o Game.sv(35) " "Verilog HDL Implicit Net warning at Game.sv(35): created implicit net for \"cursor_select_o\"" {  } { { "Game.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGA_MODULE.sv(19) " "Verilog HDL Instantiation warning at VGA_MODULE.sv(19): instance has no name" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692072805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(12) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(12): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692072806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(16) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(16): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692072806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(19) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(19): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692072806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(20) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(20): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571692072806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TecTacToe " "Elaborating entity \"TecTacToe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571692072862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MODULE VGA_MODULE:vga " "Elaborating entity \"VGA_MODULE\" for hierarchy \"VGA_MODULE:vga\"" {  } { { "TecTacToe.sv" "vga" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_a VGA_MODULE.sv(24) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(24): object \"line_a\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_b VGA_MODULE.sv(25) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(25): object \"line_b\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_c VGA_MODULE.sv(26) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(26): object \"line_c\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_d VGA_MODULE.sv(27) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(27): object \"line_d\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(24) " "Verilog HDL assignment warning at VGA_MODULE.sv(24): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(25) " "Verilog HDL assignment warning at VGA_MODULE.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(26) " "Verilog HDL assignment warning at VGA_MODULE.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(27) " "Verilog HDL assignment warning at VGA_MODULE.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYNC_N VGA_MODULE.sv(3) " "Output port \"SYNC_N\" at VGA_MODULE.sv(3) has no driver" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 "|TecTacToe|VGA_MODULE:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER VGA_MODULE:vga\|CLK_DIVIDER:testclk " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"VGA_MODULE:vga\|CLK_DIVIDER:testclk\"" {  } { { "VGA_MODULE.sv" "testclk" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_SYNC VGA_MODULE:vga\|SIGNAL_SYNC:sync " "Elaborating entity \"SIGNAL_SYNC\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\"" {  } { { "VGA_MODULE.sv" "sync" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal " "Elaborating entity \"H_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal\"" {  } { { "SIGNAL_SYNC.sv" "h_signal" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BACK_PORCH H_COUNTER.sv(6) " "Verilog HDL or VHDL warning at H_COUNTER.sv(6): object \"BACK_PORCH\" assigned a value but never read" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571692072866 "|TecTacToe|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal " "Elaborating entity \"V_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal\"" {  } { { "SIGNAL_SYNC.sv" "v_signal" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameDrawer VGA_MODULE:vga\|GameDrawer:comb_3 " "Elaborating entity \"GameDrawer\" for hierarchy \"VGA_MODULE:vga\|GameDrawer:comb_3\"" {  } { { "VGA_MODULE.sv" "comb_3" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 GameDrawer.sv(27) " "Verilog HDL assignment warning at GameDrawer.sv(27): truncated value with size 32 to match size of target (8)" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692072869 "|TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "GameDrawer.sv(31) " "Verilog HDL Case Statement information at GameDrawer.sv(31): all case item expressions in this case statement are onehot" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 31 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1571692072869 "|TecTacToe|VGA_MODULE:vga|GameDrawer:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:game " "Elaborating entity \"Game\" for hierarchy \"Game:game\"" {  } { { "TecTacToe.sv" "game" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CursorController Game:game\|CursorController:cc " "Elaborating entity \"CursorController\" for hierarchy \"Game:game\|CursorController:cc\"" {  } { { "Game.sv" "cc" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CursorController.sv(13) " "Verilog HDL assignment warning at CursorController.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692072871 "|TecTacToe|Game:game|CursorController:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandomPosition Game:game\|RandomPosition:rp " "Elaborating entity \"RandomPosition\" for hierarchy \"Game:game\|RandomPosition:rp\"" {  } { { "Game.sv" "rp" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNumber Game:game\|RandomPosition:rp\|randomNumber:randomN " "Elaborating entity \"randomNumber\" for hierarchy \"Game:game\|RandomPosition:rp\|randomNumber:randomN\"" {  } { { "randomNumber.sv" "randomN" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_D Game:game\|RandomPosition:rp\|randomNumber:randomN\|FF_D:FFD0 " "Elaborating entity \"FF_D\" for hierarchy \"Game:game\|RandomPosition:rp\|randomNumber:randomN\|FF_D:FFD0\"" {  } { { "randomNumber.sv" "FFD0" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Board Game:game\|Board:b " "Elaborating entity \"Board\" for hierarchy \"Game:game\|Board:b\"" {  } { { "Game.sv" "b" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072874 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_pos_available_o Board.sv(9) " "Verilog HDL Always Construct warning at Board.sv(9): inferring latch(es) for variable \"current_pos_available_o\", which holds its previous value in one or more paths through the always construct" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_pos_available_o Board.sv(32) " "Inferred latch for \"current_pos_available_o\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[0\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[0\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[0\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[0\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[1\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[1\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[1\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[1\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[2\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[2\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[2\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[2\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[3\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[3\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[3\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[3\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[4\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[4\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[4\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[4\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[5\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[5\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[5\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[5\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[6\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[6\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[6\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[6\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[7\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[7\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[7\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[7\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[8\]\[0\] Board.sv(32) " "Inferred latch for \"board_status_o\[8\]\[0\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "board_status_o\[8\]\[1\] Board.sv(32) " "Inferred latch for \"board_status_o\[8\]\[1\]\" at Board.sv(32)" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072875 "|TecTacToe|Game:comb_3|Board:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectGameEnd Game:game\|DetectGameEnd:ge " "Elaborating entity \"DetectGameEnd\" for hierarchy \"Game:game\|DetectGameEnd:ge\"" {  } { { "Game.sv" "ge" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072876 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DetectGameEnd.sv(36) " "Verilog HDL Case Statement warning at DetectGameEnd.sv(36): incomplete case statement has no default case item" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1571692072876 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner_move_o DetectGameEnd.sv(36) " "Verilog HDL Always Construct warning at DetectGameEnd.sv(36): inferring latch(es) for variable \"winner_move_o\", which holds its previous value in one or more paths through the always construct" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571692072876 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[0\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[0\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072876 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[1\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[1\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072876 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[2\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[2\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072876 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[3\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[3\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072877 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[4\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[4\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072877 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[5\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[5\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072877 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[6\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[6\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072877 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[7\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[7\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072877 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_move_o\[8\] DetectGameEnd.sv(36) " "Inferred latch for \"winner_move_o\[8\]\" at DetectGameEnd.sv(36)" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692072877 "|TecTacToe|Game:comb_3|DetectGameEnd:ge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectGameEndAux Game:game\|DetectGameEnd:ge\|DetectGameEndAux:comb_3 " "Elaborating entity \"DetectGameEndAux\" for hierarchy \"Game:game\|DetectGameEnd:ge\|DetectGameEndAux:comb_3\"" {  } { { "DetectGameEnd.sv" "comb_3" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController Game:game\|GameController:gc " "Elaborating entity \"GameController\" for hierarchy \"Game:game\|GameController:gc\"" {  } { { "Game.sv" "gc" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer30 Game:game\|timer30:t30s " "Elaborating entity \"timer30\" for hierarchy \"Game:game\|timer30:t30s\"" {  } { { "Game.sv" "t30s" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Game.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692072881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer30.sv(18) " "Verilog HDL assignment warning at timer30.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692072882 "|TecTacToe|Game:comb_3|timer30:t30s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer30.sv(23) " "Verilog HDL assignment warning at timer30.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/timer30.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571692072882 "|TecTacToe|Game:comb_3|timer30:t30s"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_MODULE:vga\|GameDrawer:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_MODULE:vga\|GameDrawer:comb_3\|Mod0\"" {  } { { "GameDrawer.sv" "Mod0" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571692073399 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571692073399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MODULE:vga\|GameDrawer:comb_3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"VGA_MODULE:vga\|GameDrawer:comb_3\|lpm_divide:Mod0\"" {  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692073441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MODULE:vga\|GameDrawer:comb_3\|lpm_divide:Mod0 " "Instantiated megafunction \"VGA_MODULE:vga\|GameDrawer:comb_3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692073442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692073442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692073442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692073442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571692073442 ""}  } { { "GameDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameDrawer.sv" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571692073442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_iho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iho " "Found entity 1: lpm_divide_iho" {  } { { "db/lpm_divide_iho.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_divide_iho.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692073475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692073475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_obg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_obg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_obg " "Found entity 1: abs_divider_obg" {  } { { "db/abs_divider_obg.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/abs_divider_obg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692073479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692073479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692073513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692073513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_on9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_on9 " "Found entity 1: lpm_abs_on9" {  } { { "db/lpm_abs_on9.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_on9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692073527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692073527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571692073531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692073531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571692073744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_N GND " "Pin \"SYNC_N\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571692074044 "|TecTacToe|SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571692074044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571692074144 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "47 " "47 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571692074531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571692074673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571692074673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571692074747 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571692074747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "775 " "Implemented 775 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571692074747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571692074747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571692074757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 15:07:54 2019 " "Processing ended: Mon Oct 21 15:07:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571692074757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571692074757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571692074757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571692074757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1571692075518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571692075519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 15:07:55 2019 " "Processing started: Mon Oct 21 15:07:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571692075519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571692075519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571692075519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571692075561 ""}
{ "Info" "0" "" "Project  = TecTacToe" {  } {  } 0 0 "Project  = TecTacToe" 0 0 "Fitter" 0 0 1571692075562 ""}
{ "Info" "0" "" "Revision = TecTacToe" {  } {  } 0 0 "Revision = TecTacToe" 0 0 "Fitter" 0 0 1571692075562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1571692075708 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1571692075708 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TecTacToe 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TecTacToe\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571692075714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571692075766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571692075766 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571692076213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571692076235 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571692076305 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1571692088688 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 27 global CLKCTRL_G6 " "clk~inputCLKENA0 with 27 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1571692088778 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "btn_i~inputCLKENA0 4 global CLKCTRL_G7 " "btn_i~inputCLKENA0 with 4 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1571692088778 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1571692088778 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1571692088778 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver btn_i~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver btn_i~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad btn_i PIN_AA15 " "Refclk input I/O pad btn_i is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1571692088778 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1571692088778 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1571692088778 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571692088778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571692088787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571692088788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571692088789 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571692088790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571692088790 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571692088790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TecTacToe.sdc " "Synopsys Design Constraints File file not found: 'TecTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571692089445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571692089445 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1571692089453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1571692089454 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571692089454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571692089511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571692089512 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571692089512 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "test_clk " "Node \"test_clk\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "test_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1571692089557 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1571692089557 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571692089557 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571692094674 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1571692094926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571692096749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571692098251 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571692100492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571692100492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571692101562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571692107093 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571692107093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571692111819 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571692111819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571692111822 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.43 " "Total time spent on timing analysis during the Fitter is 1.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571692113733 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571692113777 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571692114428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571692114429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571692115038 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571692119282 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1571692119559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2429 " "Peak virtual memory: 2429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571692120238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 15:08:40 2019 " "Processing ended: Mon Oct 21 15:08:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571692120238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571692120238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571692120238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571692120238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571692121196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571692121198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 15:08:41 2019 " "Processing started: Mon Oct 21 15:08:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571692121198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571692121198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571692121198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1571692121896 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571692127338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571692127763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 15:08:47 2019 " "Processing ended: Mon Oct 21 15:08:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571692127763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571692127763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571692127763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571692127763 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571692128068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571692128709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571692128711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 15:08:48 2019 " "Processing started: Mon Oct 21 15:08:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571692128711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571692128711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TecTacToe -c TecTacToe " "Command: quartus_sta TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571692128711 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571692128755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571692129254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571692129254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692129311 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692129311 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TecTacToe.sdc " "Synopsys Design Constraints File file not found: 'TecTacToe.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571692129959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692129959 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " "create_clock -period 1.000 -name VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571692129963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571692129963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn_i btn_i " "create_clock -period 1.000 -name btn_i btn_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571692129963 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571692129963 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571692129966 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571692129986 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571692129987 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571692129992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571692130067 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571692130067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -56.313 " "Worst-case setup slack is -56.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -56.313            -593.120 clk  " "  -56.313            -593.120 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.244            -311.125 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -3.244            -311.125 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -1.704 btn_i  " "   -0.358              -1.704 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692130068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.216 " "Worst-case hold slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 btn_i  " "    0.216               0.000 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.287               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clk  " "    0.376               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692130073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571692130074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571692130074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.845 " "Worst-case minimum pulse width slack is -0.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.845             -15.493 clk  " "   -0.845             -15.493 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -59.073 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -0.394             -59.073 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.296 btn_i  " "   -0.394              -3.296 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692130075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692130075 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571692130086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571692130129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571692131314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571692131418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571692131430 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571692131430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.670 " "Worst-case setup slack is -57.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.670            -597.783 clk  " "  -57.670            -597.783 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.172            -303.600 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -3.172            -303.600 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -1.586 btn_i  " "   -0.342              -1.586 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692131430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 btn_i  " "    0.280               0.000 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.288               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk  " "    0.392               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692131435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571692131436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571692131436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.858 " "Worst-case minimum pulse width slack is -0.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.858             -16.989 clk  " "   -0.858             -16.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -58.069 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -0.394             -58.069 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.360 btn_i  " "   -0.394              -3.360 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692131437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692131437 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571692131448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571692131596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571692132612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571692132726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571692132731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571692132731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.377 " "Worst-case setup slack is -29.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.377            -321.615 clk  " "  -29.377            -321.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625            -154.171 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -1.625            -154.171 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 btn_i  " "    0.254               0.000 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692132732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.103               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 btn_i  " "    0.139               0.000 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692132737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571692132738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571692132739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.738 " "Worst-case minimum pulse width slack is -0.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738              -3.315 clk  " "   -0.738              -3.315 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314              -2.074 btn_i  " "   -0.314              -2.074 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.020               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692132740 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571692132752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571692132941 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571692132946 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571692132946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.455 " "Worst-case setup slack is -27.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.455            -293.447 clk  " "  -27.455            -293.447 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.412            -132.397 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "   -1.412            -132.397 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 btn_i  " "    0.305               0.000 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692132947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.087 " "Worst-case hold slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.087               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 btn_i  " "    0.145               0.000 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692132952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571692132952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1571692132953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.719 " "Worst-case minimum pulse width slack is -0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719              -3.359 clk  " "   -0.719              -3.359 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.311              -2.043 btn_i  " "   -0.311              -2.043 btn_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk  " "    0.053               0.000 VGA_MODULE:vga\|CLK_DIVIDER:testclk\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571692132954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571692132954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571692134389 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571692134389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1197 " "Peak virtual memory: 1197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571692134425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 15:08:54 2019 " "Processing ended: Mon Oct 21 15:08:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571692134425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571692134425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571692134425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571692134425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1571692135372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571692135374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 15:08:55 2019 " "Processing started: Mon Oct 21 15:08:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571692135374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571692135374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1571692135374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1571692136103 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1571692136142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "TecTacToe.vo /home/gsegura/Documents/taller/laboratorio4/TecTacToe/simulation/modelsim/ simulation " "Generated file TecTacToe.vo in folder \"/home/gsegura/Documents/taller/laboratorio4/TecTacToe/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1571692136386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1132 " "Peak virtual memory: 1132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571692136448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 15:08:56 2019 " "Processing ended: Mon Oct 21 15:08:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571692136448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571692136448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571692136448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571692136448 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1571692137180 ""}
