# verilog101
# Verilog- basics to advanced

The Verilog projects have been performed on Xilinx Vivado 2018.3

Find the codes at https://github.com/alan-sabu/verilog101/tree/main/v-codes.

Images of the RTl schematics and Simulations are attached along with the Experiment.

# This repository is meant for reference purpose only.

## Problems/Experiments-

### 1) D FlipFLop- https://github.com/alan-sabu/verilog101/tree/main/v-codes/1
 ![3-c-d-sim](https://user-images.githubusercontent.com/75666405/114539573-42737600-9c72-11eb-8c60-e486560008da.JPG)
![3-c-d2](https://user-images.githubusercontent.com/75666405/114539613-4901ed80-9c72-11eb-9a0d-4adf2d74f7e7.JPG)


### 2) T Flipflop- https://github.com/alan-sabu/verilog101/tree/main/v-codes/2
 ![3-c-tsim](https://user-images.githubusercontent.com/75666405/114539661-54551900-9c72-11eb-8ff8-88471d1a414a.JPG)
![3-c-t2](https://user-images.githubusercontent.com/75666405/114539681-58813680-9c72-11eb-9586-147eed3d43ad.JPG)


### 3) 8bit KoggeStone Adder- https://github.com/alan-sabu/verilog101/tree/main/v-codes/3
![1Fsim](https://user-images.githubusercontent.com/75666405/114539717-633bcb80-9c72-11eb-9b13-6b09f927dbb6.JPG)


### 4) 8bit Parity Generator/Checker- https://github.com/alan-sabu/verilog101/tree/main/v-codes/4
![1Esim](https://user-images.githubusercontent.com/75666405/117806900-f9601300-b26b-11eb-950a-f77e6fcd1bea.JPG)


### 5) Serial Adder- https://github.com/alan-sabu/verilog101/tree/main/v-codes/5
![4a-sim](https://user-images.githubusercontent.com/75666405/117807258-7095a700-b26c-11eb-97d4-279ca1e6fbb8.JPG)


### 6) 4bit Up/down Counter- https://github.com/alan-sabu/verilog101/tree/main/v-codes/6
![2f-sim](https://user-images.githubusercontent.com/75666405/117807524-c9fdd600-b26c-11eb-8c7a-c60d6123d373.JPG)
