<stg><name>mmWBramWriter</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="9" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %buffer_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %buffer_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="64">
<![CDATA[
:7 %buffer_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i6 %add_ln29, void %.split5, i6 0, void

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %n_points_1 = phi i32 %n_points, void %.split5, i32 32, void

]]></Node>
<StgValue><ssdm name="n_points_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln29 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln29 = icmp_eq  i6 %i_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln29 = br i1 %icmp_ln29, void %.split5, void %_Z10loadBufferP7ap_uintILi128EES1_.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
.split5:0 %i_2_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:2 %buffer_in_addr = getelementptr i128 %buffer_in, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="buffer_in_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="5">
<![CDATA[
.split5:3 %buffer_in_load = load i5 %buffer_in_addr

]]></Node>
<StgValue><ssdm name="buffer_in_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:1 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="5">
<![CDATA[
.split5:3 %buffer_in_load = load i5 %buffer_in_addr

]]></Node>
<StgValue><ssdm name="buffer_in_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split5:4 %icmp_ln870 = icmp_eq  i128 %buffer_in_load, i128 0

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5:5 %icmp_ln31 = icmp_eq  i32 %n_points_1, i32 32

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split5:6 %and_ln31 = and i1 %icmp_ln870, i1 %icmp_ln31

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="6">
<![CDATA[
.split5:7 %trunc_ln31 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
.split5:8 %zext_ln31 = zext i5 %trunc_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split5:9 %n_points = select i1 %and_ln31, i32 %zext_ln31, i32 %n_points_1

]]></Node>
<StgValue><ssdm name="n_points"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:10 %buffer_V_addr = getelementptr i128 %buffer_V, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="buffer_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="128" op_1_bw="5">
<![CDATA[
.split5:11 %store_ln37 = store i128 %buffer_in_load, i5 %buffer_V_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.split5:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10loadBufferP7ap_uintILi128EES1_.exit:0 %buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buffer_out_addr"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
_Z10loadBufferP7ap_uintILi128EES1_.exit:1 %store_ln46 = store i32 %n_points_1, i8 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
_Z10loadBufferP7ap_uintILi128EES1_.exit:2 %br_ln48 = br void

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i = phi i32 %add_ln48, void %.split, i32 0, void %_Z10loadBufferP7ap_uintILi128EES1_.exit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln48 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
:2 %zext_ln48 = zext i32 %i

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln48 = icmp_eq  i32 %i, i32 %n_points_1

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln48 = br i1 %icmp_ln48, void %.split, void %_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %buffer_V_addr_1 = getelementptr i128 %buffer_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buffer_V_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="5">
<![CDATA[
.split:2 %p_Val2_s = load i5 %buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32">
<![CDATA[
.split:4 %trunc_ln54 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
_Z11writeBufferP7ap_uintILi128EEPji.exit.loopexit:0 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="5">
<![CDATA[
.split:2 %p_Val2_s = load i5 %buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:3 %p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.split:5 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln54, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:6 %or_ln51 = or i8 %shl_ln, i8 1

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
.split:7 %zext_ln51 = zext i8 %or_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %buffer_out_addr_1 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="buffer_out_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split:9 %store_ln51 = store i32 %p_Result_s, i8 %buffer_out_addr_1

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:10 %p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:15 %p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="128">
<![CDATA[
.split:20 %trunc_ln708 = trunc i128 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:11 %or_ln52 = or i8 %shl_ln, i8 2

]]></Node>
<StgValue><ssdm name="or_ln52"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
.split:12 %zext_ln52 = zext i8 %or_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:13 %buffer_out_addr_2 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="buffer_out_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split:14 %store_ln52 = store i32 %p_Result_1, i8 %buffer_out_addr_2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:16 %or_ln53 = or i8 %shl_ln, i8 3

]]></Node>
<StgValue><ssdm name="or_ln53"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="8">
<![CDATA[
.split:17 %zext_ln53 = zext i8 %or_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %buffer_out_addr_3 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="buffer_out_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split:19 %store_ln53 = store i32 %p_Result_2, i8 %buffer_out_addr_3

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:21 %add_ln54 = add i8 %shl_ln, i8 4

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
.split:22 %zext_ln54 = zext i8 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:23 %buffer_out_addr_4 = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="buffer_out_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.split:24 %store_ln54 = store i32 %trunc_ln708, i8 %buffer_out_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.split:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="92" name="buffer_in" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="buffer_out" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="94" toId="10">
</dataflow>
<dataflow id="97" from="empty_3" to="spectopmodule_ln0" fromId="96" toId="10">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="100" from="buffer_in" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="114" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="115" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="116" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="117" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="106" toId="11">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="120" toId="12">
</dataflow>
<dataflow id="122" from="buffer_in" to="specbitsmap_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="98" toId="13">
</dataflow>
<dataflow id="124" from="buffer_out" to="specinterface_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="125" from="empty" to="specinterface_ln0" fromId="101" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="129" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="13">
</dataflow>
<dataflow id="130" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="135" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="136" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="137" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="13">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="140" toId="14">
</dataflow>
<dataflow id="142" from="buffer_out" to="specmemcore_ln0" fromId="93" toId="14">
</dataflow>
<dataflow id="144" from="StgValue_143" to="specmemcore_ln0" fromId="143" toId="14">
</dataflow>
<dataflow id="146" from="StgValue_145" to="specmemcore_ln0" fromId="145" toId="14">
</dataflow>
<dataflow id="148" from="StgValue_147" to="specmemcore_ln0" fromId="147" toId="14">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="120" toId="15">
</dataflow>
<dataflow id="150" from="buffer_out" to="specbitsmap_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="152" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="154" from="empty_1" to="specinterface_ln0" fromId="153" toId="16">
</dataflow>
<dataflow id="155" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="156" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="157" from="empty_0" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="158" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="159" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="161" from="empty_2" to="specinterface_ln0" fromId="160" toId="16">
</dataflow>
<dataflow id="162" from="empty_0" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="164" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="165" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="167" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="16">
</dataflow>
<dataflow id="168" from="empty_0" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="169" from="empty_0" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="171" from="StgValue_170" to="buffer_V" fromId="170" toId="17">
</dataflow>
<dataflow id="172" from="add_ln29" to="i_2" fromId="21" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="br_ln0" to="i_2" fromId="39" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="175" from="StgValue_174" to="i_2" fromId="174" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="176" from="br_ln29" to="i_2" fromId="18" toId="19">
</dataflow>
<dataflow id="177" from="n_points" to="n_points_1" fromId="36" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="br_ln0" to="n_points_1" fromId="39" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="180" from="StgValue_179" to="n_points_1" fromId="179" toId="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="br_ln29" to="n_points_1" fromId="18" toId="20">
</dataflow>
<dataflow id="182" from="i_2" to="add_ln29" fromId="19" toId="21">
</dataflow>
<dataflow id="184" from="StgValue_183" to="add_ln29" fromId="183" toId="21">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="185" toId="22">
</dataflow>
<dataflow id="187" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="22">
</dataflow>
<dataflow id="188" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="190" from="StgValue_189" to="specpipeline_ln0" fromId="189" toId="22">
</dataflow>
<dataflow id="191" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="22">
</dataflow>
<dataflow id="193" from="p_str" to="specpipeline_ln0" fromId="192" toId="22">
</dataflow>
<dataflow id="194" from="i_2" to="icmp_ln29" fromId="19" toId="23">
</dataflow>
<dataflow id="196" from="StgValue_195" to="icmp_ln29" fromId="195" toId="23">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="197" toId="24">
</dataflow>
<dataflow id="200" from="StgValue_199" to="empty" fromId="199" toId="24">
</dataflow>
<dataflow id="201" from="StgValue_199" to="empty" fromId="199" toId="24">
</dataflow>
<dataflow id="202" from="StgValue_199" to="empty" fromId="199" toId="24">
</dataflow>
<dataflow id="203" from="icmp_ln29" to="br_ln29" fromId="23" toId="25">
</dataflow>
<dataflow id="204" from="i_2" to="i_2_cast" fromId="19" toId="26">
</dataflow>
<dataflow id="205" from="buffer_in" to="buffer_in_addr" fromId="92" toId="27">
</dataflow>
<dataflow id="207" from="StgValue_206" to="buffer_in_addr" fromId="206" toId="27">
</dataflow>
<dataflow id="208" from="i_2_cast" to="buffer_in_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="209" from="buffer_in_addr" to="buffer_in_load" fromId="27" toId="28">
</dataflow>
<dataflow id="211" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="210" toId="29">
</dataflow>
<dataflow id="213" from="empty_5" to="specloopname_ln27" fromId="212" toId="29">
</dataflow>
<dataflow id="214" from="buffer_in_addr" to="buffer_in_load" fromId="27" toId="30">
</dataflow>
<dataflow id="215" from="buffer_in_load" to="icmp_ln870" fromId="30" toId="31">
</dataflow>
<dataflow id="217" from="StgValue_216" to="icmp_ln870" fromId="216" toId="31">
</dataflow>
<dataflow id="218" from="n_points_1" to="icmp_ln31" fromId="20" toId="32">
</dataflow>
<dataflow id="219" from="StgValue_179" to="icmp_ln31" fromId="179" toId="32">
</dataflow>
<dataflow id="220" from="icmp_ln870" to="and_ln31" fromId="31" toId="33">
</dataflow>
<dataflow id="221" from="icmp_ln31" to="and_ln31" fromId="32" toId="33">
</dataflow>
<dataflow id="222" from="i_2" to="trunc_ln31" fromId="19" toId="34">
</dataflow>
<dataflow id="223" from="trunc_ln31" to="zext_ln31" fromId="34" toId="35">
</dataflow>
<dataflow id="224" from="and_ln31" to="n_points" fromId="33" toId="36">
</dataflow>
<dataflow id="225" from="zext_ln31" to="n_points" fromId="35" toId="36">
</dataflow>
<dataflow id="226" from="n_points_1" to="n_points" fromId="20" toId="36">
</dataflow>
<dataflow id="227" from="buffer_V" to="buffer_V_addr" fromId="17" toId="37">
</dataflow>
<dataflow id="228" from="StgValue_206" to="buffer_V_addr" fromId="206" toId="37">
</dataflow>
<dataflow id="229" from="i_2_cast" to="buffer_V_addr" fromId="26" toId="37">
</dataflow>
<dataflow id="230" from="buffer_in_load" to="store_ln37" fromId="30" toId="38">
</dataflow>
<dataflow id="231" from="buffer_V_addr" to="store_ln37" fromId="37" toId="38">
</dataflow>
<dataflow id="232" from="buffer_out" to="buffer_out_addr" fromId="93" toId="40">
</dataflow>
<dataflow id="233" from="StgValue_206" to="buffer_out_addr" fromId="206" toId="40">
</dataflow>
<dataflow id="234" from="StgValue_206" to="buffer_out_addr" fromId="206" toId="40">
</dataflow>
<dataflow id="235" from="n_points_1" to="store_ln46" fromId="20" toId="41">
</dataflow>
<dataflow id="236" from="buffer_out_addr" to="store_ln46" fromId="40" toId="41">
</dataflow>
<dataflow id="237" from="add_ln48" to="i" fromId="44" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="br_ln0" to="i" fromId="75" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="239" from="StgValue_103" to="i" fromId="103" toId="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="br_ln48" to="i" fromId="42" toId="43">
</dataflow>
<dataflow id="241" from="i" to="add_ln48" fromId="43" toId="44">
</dataflow>
<dataflow id="242" from="StgValue_189" to="add_ln48" fromId="189" toId="44">
</dataflow>
<dataflow id="243" from="i" to="zext_ln48" fromId="43" toId="45">
</dataflow>
<dataflow id="244" from="i" to="icmp_ln48" fromId="43" toId="46">
</dataflow>
<dataflow id="245" from="n_points_1" to="icmp_ln48" fromId="20" toId="46">
</dataflow>
<dataflow id="246" from="icmp_ln48" to="br_ln48" fromId="46" toId="47">
</dataflow>
<dataflow id="247" from="buffer_V" to="buffer_V_addr_1" fromId="17" toId="48">
</dataflow>
<dataflow id="248" from="StgValue_206" to="buffer_V_addr_1" fromId="206" toId="48">
</dataflow>
<dataflow id="249" from="zext_ln48" to="buffer_V_addr_1" fromId="45" toId="48">
</dataflow>
<dataflow id="250" from="buffer_V_addr_1" to="p_Val2_s" fromId="48" toId="49">
</dataflow>
<dataflow id="251" from="i" to="trunc_ln54" fromId="43" toId="50">
</dataflow>
<dataflow id="252" from="buffer_V_addr_1" to="p_Val2_s" fromId="48" toId="52">
</dataflow>
<dataflow id="254" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="p_Result_s" fromId="253" toId="53">
</dataflow>
<dataflow id="255" from="p_Val2_s" to="p_Result_s" fromId="52" toId="53">
</dataflow>
<dataflow id="257" from="StgValue_256" to="p_Result_s" fromId="256" toId="53">
</dataflow>
<dataflow id="259" from="StgValue_258" to="p_Result_s" fromId="258" toId="53">
</dataflow>
<dataflow id="261" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln" fromId="260" toId="54">
</dataflow>
<dataflow id="262" from="trunc_ln54" to="shl_ln" fromId="50" toId="54">
</dataflow>
<dataflow id="264" from="StgValue_263" to="shl_ln" fromId="263" toId="54">
</dataflow>
<dataflow id="265" from="shl_ln" to="or_ln51" fromId="54" toId="55">
</dataflow>
<dataflow id="267" from="StgValue_266" to="or_ln51" fromId="266" toId="55">
</dataflow>
<dataflow id="268" from="or_ln51" to="zext_ln51" fromId="55" toId="56">
</dataflow>
<dataflow id="269" from="buffer_out" to="buffer_out_addr_1" fromId="93" toId="57">
</dataflow>
<dataflow id="270" from="StgValue_206" to="buffer_out_addr_1" fromId="206" toId="57">
</dataflow>
<dataflow id="271" from="zext_ln51" to="buffer_out_addr_1" fromId="56" toId="57">
</dataflow>
<dataflow id="272" from="p_Result_s" to="store_ln51" fromId="53" toId="58">
</dataflow>
<dataflow id="273" from="buffer_out_addr_1" to="store_ln51" fromId="57" toId="58">
</dataflow>
<dataflow id="274" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="p_Result_1" fromId="253" toId="59">
</dataflow>
<dataflow id="275" from="p_Val2_s" to="p_Result_1" fromId="52" toId="59">
</dataflow>
<dataflow id="277" from="StgValue_276" to="p_Result_1" fromId="276" toId="59">
</dataflow>
<dataflow id="279" from="StgValue_278" to="p_Result_1" fromId="278" toId="59">
</dataflow>
<dataflow id="280" from="_ssdm_op_PartSelect.i32.i128.i32.i32" to="p_Result_2" fromId="253" toId="60">
</dataflow>
<dataflow id="281" from="p_Val2_s" to="p_Result_2" fromId="52" toId="60">
</dataflow>
<dataflow id="282" from="StgValue_179" to="p_Result_2" fromId="179" toId="60">
</dataflow>
<dataflow id="284" from="StgValue_283" to="p_Result_2" fromId="283" toId="60">
</dataflow>
<dataflow id="285" from="p_Val2_s" to="trunc_ln708" fromId="52" toId="61">
</dataflow>
<dataflow id="286" from="shl_ln" to="or_ln52" fromId="54" toId="62">
</dataflow>
<dataflow id="288" from="StgValue_287" to="or_ln52" fromId="287" toId="62">
</dataflow>
<dataflow id="289" from="or_ln52" to="zext_ln52" fromId="62" toId="63">
</dataflow>
<dataflow id="290" from="buffer_out" to="buffer_out_addr_2" fromId="93" toId="64">
</dataflow>
<dataflow id="291" from="StgValue_206" to="buffer_out_addr_2" fromId="206" toId="64">
</dataflow>
<dataflow id="292" from="zext_ln52" to="buffer_out_addr_2" fromId="63" toId="64">
</dataflow>
<dataflow id="293" from="p_Result_1" to="store_ln52" fromId="59" toId="65">
</dataflow>
<dataflow id="294" from="buffer_out_addr_2" to="store_ln52" fromId="64" toId="65">
</dataflow>
<dataflow id="295" from="shl_ln" to="or_ln53" fromId="54" toId="66">
</dataflow>
<dataflow id="297" from="StgValue_296" to="or_ln53" fromId="296" toId="66">
</dataflow>
<dataflow id="298" from="or_ln53" to="zext_ln53" fromId="66" toId="67">
</dataflow>
<dataflow id="299" from="buffer_out" to="buffer_out_addr_3" fromId="93" toId="68">
</dataflow>
<dataflow id="300" from="StgValue_206" to="buffer_out_addr_3" fromId="206" toId="68">
</dataflow>
<dataflow id="301" from="zext_ln53" to="buffer_out_addr_3" fromId="67" toId="68">
</dataflow>
<dataflow id="302" from="p_Result_2" to="store_ln53" fromId="60" toId="69">
</dataflow>
<dataflow id="303" from="buffer_out_addr_3" to="store_ln53" fromId="68" toId="69">
</dataflow>
<dataflow id="304" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="210" toId="70">
</dataflow>
<dataflow id="306" from="empty_4" to="specloopname_ln48" fromId="305" toId="70">
</dataflow>
<dataflow id="307" from="shl_ln" to="add_ln54" fromId="54" toId="71">
</dataflow>
<dataflow id="309" from="StgValue_308" to="add_ln54" fromId="308" toId="71">
</dataflow>
<dataflow id="310" from="add_ln54" to="zext_ln54" fromId="71" toId="72">
</dataflow>
<dataflow id="311" from="buffer_out" to="buffer_out_addr_4" fromId="93" toId="73">
</dataflow>
<dataflow id="312" from="StgValue_206" to="buffer_out_addr_4" fromId="206" toId="73">
</dataflow>
<dataflow id="313" from="zext_ln54" to="buffer_out_addr_4" fromId="72" toId="73">
</dataflow>
<dataflow id="314" from="trunc_ln708" to="store_ln54" fromId="61" toId="74">
</dataflow>
<dataflow id="315" from="buffer_out_addr_4" to="store_ln54" fromId="73" toId="74">
</dataflow>
<dataflow id="316" from="icmp_ln29" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="317" from="icmp_ln29" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="318" from="icmp_ln48" to="StgValue_5" fromId="46" toId="5">
</dataflow>
</dataflows>


</stg>
