INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/OneDrive/Documents/Final Year Project/Register_to_save_added_output/Register_to_save_added_output.srcs/sources_1/new/register_save.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_save
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/OneDrive/Documents/Final Year Project/Register_to_save_added_output/Register_to_save_added_output.srcs/sim_1/new/register_save_test_bench_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_save_tb
