# Digital-electronic-1

## ID: 223381

*Jiří Kadlec*
**xkadle41**

[VUT profile](https://www.vutbr.cz/lide/jiri-kadlec-223381)

```vhdl
entity ANDGATE is
  port ( 
    I1 : in std_logic;
    I2 : in std_logic;
    O  : out std_logic);
end entity ANDGATE;
```
