
---------- Begin Simulation Statistics ----------
final_tick                               1527301552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 510909                       # Simulator instruction rate (inst/s)
host_mem_usage                                 803652                       # Number of bytes of host memory used
host_op_rate                                   965557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4110.32                       # Real time elapsed on the host
host_tick_rate                               73122117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2100000002                       # Number of instructions simulated
sim_ops                                    3968750663                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.300555                       # Number of seconds simulated
sim_ticks                                300555418250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   478                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1034962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2070287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8614123                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    202569370                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     87269870                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    109656663                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     22386793                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     231242356                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      13259844                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6045943                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       933250934                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      565442877                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8616607                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        171743663                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    152505384                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         6242                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    375123515                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1872566046                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    548117289                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.416360                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.332280                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    181505299     33.11%     33.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     59903091     10.93%     44.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     37822342      6.90%     50.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     41794028      7.63%     58.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     20942120      3.82%     62.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     26158634      4.77%     67.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     15373272      2.80%     69.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12113119      2.21%     72.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    152505384     27.82%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    548117289                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        353215384                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9265651                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1600442758                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           238523105                       # Number of loads committed
system.switch_cpus_1.commit.membars               108                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      4148588      0.22%      0.22% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1289330592     68.85%     69.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1075496      0.06%     69.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      6341911      0.34%     69.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     43161488      2.30%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           98      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     71.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     37520476      2.00%     73.78% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       785328      0.04%     73.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4519604      0.24%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     20653471      1.10%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift           49      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49302762      2.63%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.80% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     35917538      1.92%     79.72% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     79.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.22%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    180281745      9.63%     90.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    107339072      5.73%     96.40% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     58241360      3.11%     99.51% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      9193132      0.49%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1872566046                       # Class of committed instruction
system.switch_cpus_1.commit.refs            355055309                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1872566046                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.601111                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.601111                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    195745193                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2404751481                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       53910341                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       296009501                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8721639                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     46463237                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         266760044                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              617738                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         128053897                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              356086                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         231242356                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       181071959                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           572867287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       326722                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          950                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1351231197                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         8066                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        40725                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      17443278                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.384692                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19211252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    100529714                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.247890                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    600849919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.215269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.511230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      189206247     31.49%     31.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       33596422      5.59%     37.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       16670986      2.77%     39.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       35132684      5.85%     45.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       28576568      4.76%     50.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24123442      4.01%     54.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       21653995      3.60%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       19556173      3.25%     61.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      232333402     38.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    600849919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       597790034                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      353819571                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                260917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     11806687                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      183460386                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.460117                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          395520317                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        128046387                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      89077777                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    288994910                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       167832                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       216833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    142246407                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2253895832                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    267473930                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20462712                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2079913896                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       257116                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1479594                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8721639                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      2082122                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       211912                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     22874360                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        58700                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        19904                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1661                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     50471801                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     25714200                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19904                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     10745536                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1061151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2602694175                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2072266812                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.598965                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1558923615                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.447396                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2078027226                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2627048697                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1407302616                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.663587                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.663587                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      7059587      0.34%      0.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1442557355     68.68%     69.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1143030      0.05%     69.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      6631800      0.32%     69.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     51718257      2.46%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          880      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          172      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     43955207      2.09%     73.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       826936      0.04%     73.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5626532      0.27%     74.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     23683502      1.13%     75.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          135      0.00%     75.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     50540452      2.41%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     36890211      1.76%     79.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1922260      0.09%     79.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     24346371      1.16%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    203630845      9.69%     90.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    120427484      5.73%     96.22% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     68256923      3.25%     99.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     11158674      0.53%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2100376613                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     396928222                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    791293787                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    392205697                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    518909966                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          53765105                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.025598                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      45646410     84.90%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     84.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       159300      0.30%     85.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        35494      0.07%     85.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       616590      1.15%     86.41% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       188281      0.35%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     86.76% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        27153      0.05%     86.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     86.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     86.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       445517      0.83%     87.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     87.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     87.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult         4359      0.01%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     87.65% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      3214364      5.98%     93.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2151840      4.00%     97.63% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       705660      1.31%     98.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       570136      1.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1750153909                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4073803778                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1680061115                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2116333243                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2253292050                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2100376613                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       603782                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    381329750                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      9729320                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       597540                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    538098233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    600849919                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.495676                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.969561                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    197204919     32.82%     32.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     20178062      3.36%     36.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     32353416      5.38%     41.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     41544046      6.91%     48.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     49251283      8.20%     56.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     58050504      9.66%     66.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     75449264     12.56%     78.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     63641055     10.59%     89.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     63177370     10.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    600849919                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.494159                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         181081975                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               10219                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     12172797                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      5318078                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    288994910                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    142246407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     818275937                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              601110836                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     109400247                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2112960701                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     25665833                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       71732412                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     23990015                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2921496                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5735665236                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2350747270                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2626183134                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       323761122                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     26543731                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8721639                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     87199393                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      513222362                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    693875330                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3035408789                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        35099                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         3575                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       121317055                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         4398                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2642110601                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4548627809                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  8832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2305883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       179259                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4603245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         179264                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1181151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       952957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2361967                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         952957                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             878299                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       324992                       # Transaction distribution
system.membus.trans_dist::CleanEvict           709968                       # Transaction distribution
system.membus.trans_dist::ReadExReq            157028                       # Transaction distribution
system.membus.trans_dist::ReadExResp           157028                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        878299                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3105614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3105614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3105614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     87060416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     87060416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                87060416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1035327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1035327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1035327                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3637375000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5479212250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1527301552500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1527301552500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2087302                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       859950                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       998903                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2576386                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8579                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210042                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210042                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        998925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1088377                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2996729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3912415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6909144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    127859456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    111472448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              239331904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2137941                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26664704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4443840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.040366                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.196822                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4264465     95.96%     95.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 179370      4.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4443840                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3743863500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1951930974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1498394985                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       995269                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       121233                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1116502                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       995269                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       121233                       # number of overall hits
system.l2.overall_hits::total                 1116502                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3632                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1177186                       # number of demand (read+write) misses
system.l2.demand_misses::total                1180818                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3632                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1177186                       # number of overall misses
system.l2.overall_misses::total               1180818                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    340635000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  96480965500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      96821600500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    340635000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  96480965500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     96821600500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       998901                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1298419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2297320                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       998901                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1298419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2297320                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.906630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.513998                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.906630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.513998                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 93787.169604                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 81958.981418                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81995.362960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 93787.169604                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 81958.981418                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81995.362960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              416610                       # number of writebacks
system.l2.writebacks::total                    416610                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3632                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1177186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1180818                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3632                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1177186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1180818                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    322475000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  90595035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  90917510500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    322475000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  90595035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  90917510500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.906630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.513998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.906630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.513998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88787.169604                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76958.981418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76995.362960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88787.169604                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76958.981418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76995.362960                       # average overall mshr miss latency
system.l2.replacements                        1184961                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       443338                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           443338                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       443338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       443338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       998891                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           998891                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       998891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       998891                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         8567                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8567                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         8579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8579                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.001399                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.001399                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       202500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       202500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.001399                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.001399                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        16875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        16875                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        26315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26315                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       183727                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              183727                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  15243286500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15243286500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       210042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210042                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.874716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.874716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82967.046215                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82967.046215                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       183727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         183727                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  14324651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14324651500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.874716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77967.046215                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77967.046215                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       995269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             995269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    340635000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    340635000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       998901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         998901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93787.169604                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93787.169604                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3632                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    322475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    322475000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88787.169604                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88787.169604                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        94918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             94918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       993459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          993459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  81237679000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  81237679000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1088377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1088377                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.912789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.912789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 81772.553271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81772.553271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       993459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       993459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  76270384000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  76270384000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.912789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.912789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 76772.553271                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76772.553271                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     6721399                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1189057                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.652714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      76.032715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.415203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        17.938120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.105662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    65.430347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    64.638362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3870.439590                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.015974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.015781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.944932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38010593                       # Number of tag accesses
system.l2.tags.data_accesses                 38010593                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   4601958                       # Number of cache averse accesses
system.l2.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l2.tags.cache_averse_victims           1184961                       # Number of cache averse victims
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        4603204                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst          167                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       145324                       # number of demand (read+write) hits
system.l3.demand_hits::total                   145491                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst          167                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       145324                       # number of overall hits
system.l3.overall_hits::total                  145491                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         3465                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1031862                       # number of demand (read+write) misses
system.l3.demand_misses::total                1035327                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         3465                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1031862                       # number of overall misses
system.l3.overall_misses::total               1035327                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    298839500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  82000370500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      82299210000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    298839500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  82000370500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     82299210000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         3632                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1177186                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1180818                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         3632                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1177186                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1180818                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.954020                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.876550                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.876788                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.954020                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.876550                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.876788                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86245.165945                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 79468.349934                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 79491.030370                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86245.165945                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 79468.349934                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 79491.030370                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              324992                       # number of writebacks
system.l3.writebacks::total                    324992                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         3465                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1031862                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1035327                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         3465                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1031862                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1035327                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    264189500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  71681750500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  71945940000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    264189500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  71681750500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  71945940000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.954020                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.876550                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.876788                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.954020                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.876550                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.876788                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76245.165945                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69468.349934                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 69491.030370                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76245.165945                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69468.349934                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 69491.030370                       # average overall mshr miss latency
system.l3.replacements                        1323286                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       416610                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           416610                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       416610                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       416610                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       664629                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        664629                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           12                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data        26699                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 26699                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       157028                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              157028                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12941145000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12941145000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       183727                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            183727                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.854681                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.854681                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82412.977303                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82412.977303                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       157028                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         157028                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  11370865000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  11370865000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.854681                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.854681                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72412.977303                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72412.977303                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst          167                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data       118625                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            118792                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst         3465                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data       874834                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          878299                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst    298839500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data  69059225500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  69358065000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst         3632                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       993459                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        997091                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.954020                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.880594                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.880861                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 86245.165945                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 78939.805152                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 78968.625719                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst         3465                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data       874834                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       878299                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst    264189500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  60310885500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  60575075000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.954020                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.880594                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.880861                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76245.165945                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 68939.805152                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 68968.625719                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     1785416                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1356054                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.316626                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    5204.315996                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       104.233513                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      7973.232251                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    84.495956                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    47.174090                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 19354.548193                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.158823                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.003181                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.243324                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.002579                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.001440                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.590654                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1055                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31507                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  39114758                       # Number of tag accesses
system.l3.tags.data_accesses                 39114758                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                   1697338                       # Number of cache averse accesses
system.l3.tags.cache_friendly_victims               0                       # Number of cache friendly victims
system.l3.tags.cache_averse_victims           1323286                       # Number of cache averse victims
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                        2361967                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            997091                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       741602                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1762821                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           183727                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          183727                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       997091                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3542797                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    102235392                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1323286                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20799488                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2504116                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.380556                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.485524                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1551159     61.94%     61.94% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 952957     38.06%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2504116                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1597593500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1771233000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       221760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     66039168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66260928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       221760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        221760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20799488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20799488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         3465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1031862                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1035327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       324992                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             324992                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       737834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    219723765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             220461599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       737834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           737834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       69203504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             69203504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       69203504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       737834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    219723765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            289665102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    324992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      3465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1031762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003569184500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18915                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18915                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2437266                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             306555                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1035327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     324992                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1035327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   324992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    100                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             64212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             64025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             64681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             64137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             65932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             64527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             64752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             64834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             64723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            64894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            64562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            21150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20179                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9975751750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5176135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29386258000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9636.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28386.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   836834                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  213380                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1035327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               324992                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  757113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  201267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   17259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       309985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    280.828866                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.118783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   340.315668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       164201     52.97%     52.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        50415     16.26%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16627      5.36%     74.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10762      3.47%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10082      3.25%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9049      2.92%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4732      1.53%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5362      1.73%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38755     12.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       309985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.730267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    198.171813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17932     94.80%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          364      1.92%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          189      1.00%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           93      0.49%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           73      0.39%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           43      0.23%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           25      0.13%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           37      0.20%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23      0.12%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           22      0.12%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            9      0.05%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.02%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           13      0.07%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            8      0.04%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            7      0.04%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           14      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           10      0.05%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            9      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            6      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           10      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18915                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.180703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.144804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.112817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8463     44.74%     44.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              174      0.92%     45.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8837     46.72%     92.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1326      7.01%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               89      0.47%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.08%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18915                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66254528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20798272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66260928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20799488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       220.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    220.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  300577598000                       # Total gap between requests
system.mem_ctrls.avgGap                     220961.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       221760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     66032768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20798272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 737833.978476280579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 219702470.793836712837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69199457.860713511705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         3465                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1031862                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       324992                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst    121300750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29264957250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7134857330500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35007.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28361.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21953947.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1115939160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            593135730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3693429180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          850176180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     23725104000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77823997530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49877282400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157679064180                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.625592                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 128800841750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10036000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 161718590250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1097360880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            583257345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3698091600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          846182880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     23725104000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77544263760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50112847680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       157607108145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        524.386182                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 129428444250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10036000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 161090974000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1364815582                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    136413547                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    180032558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1681261687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1364815582                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    136413547                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    180032558                       # number of overall hits
system.cpu.icache.overall_hits::total      1681261687                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       821374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        82616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1039394                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1943384                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       821374                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        82616                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1039394                       # number of overall misses
system.cpu.icache.overall_misses::total       1943384                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    578504000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   7572216494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8150720494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    578504000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   7572216494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8150720494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1365636956                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    136496163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    181071952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1683205071                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1365636956                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    136496163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    181071952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1683205071                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000601                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.005740                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000601                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.005740                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst  7285.222441                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4194.086446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst  7285.222441                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4194.086446                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5825                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               114                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.096491                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1902381                       # number of writebacks
system.cpu.icache.writebacks::total           1902381                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        40469                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        40469                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        40469                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        40469                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        82616                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       998925                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1081541                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        82616                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       998925                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1081541                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   6864948496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7402144496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   6864948496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7402144496                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.005517                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000643                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.005517                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000643                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst  6872.336257                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  6844.072019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst  6872.336257                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  6844.072019                       # average overall mshr miss latency
system.cpu.icache.replacements                1902381                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1364815582                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    136413547                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    180032558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1681261687                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       821374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        82616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1039394                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1943384                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    578504000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   7572216494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8150720494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1365636956                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    136496163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    181071952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1683205071                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000601                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.005740                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst  7002.324005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst  7285.222441                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4194.086446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        40469                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        40469                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        82616                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       998925                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1081541                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    537196000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   6864948496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7402144496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000605                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.005517                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000643                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst  6502.324005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst  6872.336257                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  6844.072019                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.911072                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1683164602                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1902915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            884.519068                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.053290                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.996174                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    78.861608                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001946                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.154027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6734723199                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6734723199                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1683164602                       # Number of cache averse accesses
system.cpu.icache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.icache.tags.cache_averse_victims      1902915                       # Number of cache averse victims
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1683205071                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.itb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dtb_walker_cache.tags.cache_averse_victims            0                       # Number of cache averse victims
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    424433572                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     42551034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    353057090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        820041696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    424433572                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     42551034                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    353238913                       # number of overall hits
system.cpu.dcache.overall_hits::total       820223519                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       341429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        28116                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6653689                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7023234                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       341429                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        28116                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6654334                       # number of overall misses
system.cpu.dcache.overall_misses::total       7023879                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1052416000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 430583644132                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 431636060132                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1052416000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 430583644132                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 431636060132                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    424775001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     42579150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    359710779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    827064930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    424775001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42579150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    359893247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    827247398                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.018497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.018490                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008491                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37431.213544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 64713.521196                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61458.305409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37431.213544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 64707.248559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61452.661718                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9799236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8114                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            232745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              54                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.102885                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   150.259259                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       781716                       # number of writebacks
system.cpu.dcache.writebacks::total            781716                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5348401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5348401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5348401                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5348401                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        28116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1305288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1333404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        28116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1305672                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1333788                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1038358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  98550883136                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99589241136                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1038358000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  98561825136                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  99600183136                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.003629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001612                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.003628                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001612                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36931.213544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75501.255766                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74687.972389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36931.213544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75487.431098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74674.673288                       # average overall mshr miss latency
system.cpu.dcache.replacements                1667447                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    237889541                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     23800040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    236738540                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       498428121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       189743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        15894                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6432744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6638381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    148660500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 414608667000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 414757327500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    238079284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     23815934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    243171284                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    505066502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000797                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.026454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  9353.246508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 64452.847339                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62478.686821                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5344750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5344750                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        15894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1087994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1103888                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    140713500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  82859711000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83000424500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002186                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8853.246508                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 76158.242601                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75189.171818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    186544031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     18750994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    116318550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      321613575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       151686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       220945                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       384853                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    903755500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15974977132                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16878732632                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    186695717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     18763216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    116539495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    321998428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.001896                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73944.976272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72302.958347                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43857.609612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3651                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3651                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       217294                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       229516                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    897644500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  15691172136                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16588816636                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000651                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.001865                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73444.976272                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 72211.713789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72277.386483                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       181823                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        181823                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          645                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          645                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       182468                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       182468                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.003535                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003535                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data          384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data     10942000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10942000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.002104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 28494.791667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28494.791667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995867                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           821900931                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1667959                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            492.758474                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   389.770477                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    24.668009                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    97.557380                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.761270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.048180                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.190542                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3310657551                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3310657551                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         821900931                       # Number of cache averse accesses
system.cpu.dcache.tags.cache_friendly_victims            0                       # Number of cache friendly victims
system.cpu.dcache.tags.cache_averse_victims      1667959                       # Number of cache averse victims
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              827247398                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1527301552500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1135600018000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 391701534500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
