# asic-combinational-logic-verilog
Structural Verilog implementation of XOR, Full Adder, 4-bit Subtractor and 4-bit Multiplier using Cadence Xcelium
# ğŸ§  ASIC Project: Combinational Logic Design Using Structural Verilog

ğŸ“… **Degree**: M.S. in Electrical and Computer Engineering
ğŸ“… **Course**: Digital ASIC Design  
ğŸ« **University**: University at Albany, SUNY
ğŸ‘¨â€ğŸ« **Instructor**: S. Potluri
ğŸ“ **Platform**: Cadence Xcelium (xrun), SimVision, Verilog  

---

## ğŸ¯ Project Overview

Designed and verified fundamental combinational logic blocks using **gate-level structural Verilog modeling**.

Modules implemented:

- 2-Input XOR Gate
- 1-Bit Full Adder
- 4-Bit Ripple-Carry Subtractor (2â€™s complement method)
- 4-Bit Unsigned Multiplier

All modules were simulated using Cadence Xcelium and verified using waveform analysis in SimVision.

---

## âš™ï¸ Technologies Used
- **Cadence Xcelium**
- **SimVision waveform viewer**
- **MobaXterm**

---

## ğŸ“¥ Report
ğŸ“„ [Download Report (PDF)](Report/Saroj_Project_2.pdf)

---

## ğŸ§© Implemented Modules

### ğŸ”¹ XOR Gate
Y = A'B + AB'

### ğŸ”¹ Full Adder
Sum  = (A âŠ• B) âŠ• Cin  
Cout = AB + (A âŠ• B)Cin  

### ğŸ”¹ 4-Bit Subtractor
Implemented using:
A âˆ’ B = A + (B' + 1)

### ğŸ”¹ 4-Bit Multiplier
- Partial products via AND gates
- Ripple-carry full adders
- 8-bit unsigned output

---

## ğŸ’¡ Skills Demonstrated

âœ” Gate-level structural modeling  
âœ” Hierarchical module design  
âœ” Testbench development  
âœ” Ripple-carry arithmetic  
âœ” 2â€™s complement subtraction  
âœ” Waveform-based verification  

---

## ğŸ“‚ Project Structure

â”œâ”€â”€ Code/
â”‚	â”œâ”€â”€ src/
â”‚	â”œâ”€â”€ tb/
â”œâ”€â”€ images/
â”‚	â”œâ”€â”€ waveforms/
â”œâ”€â”€ Report/
â”‚	â””â”€â”€Report/Saroj_Project_2.pdf
â””â”€â”€ README.md

---

## ğŸ–¼ï¸ Results
[images](waveforms)

---

## ğŸ“¥ Downloads

- ğŸ“˜ [Report (PDF)](Report/Saroj_Project_2.pdf)
- ğŸ”— [View on GitHub](https://github.com/drsarojshah/asic-combinational-logic-verilog)

---

## ğŸ“« Contact

Saroj Shah  
ğŸ“§ engsarojshah@gmail.com  
ğŸ”— LinkedIn: https://linkedin.com/in/saroj-s-763265226  
ğŸŒ Portfolio: https://drsarojshah.github.io