0.7
2020.2
Nov 18 2020
09:47:47
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_autofifo_A_V.v,1634962471,systemVerilog,,,,AESL_autofifo_A_V,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_autofifo_B_V.v,1634962471,systemVerilog,,,,AESL_autofifo_B_V,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1634962471,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_deadlock_detector.v,1634962471,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1634962471,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/csv_file_dump.sv,1634962471,systemVerilog,,,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dataflow_monitor.sv,1634962471,systemVerilog,,,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_manager.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/csv_file_dump.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_monitor.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_monitor.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_interface.sv,1634962471,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_monitor.sv,1634962471,systemVerilog,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_interface.sv,,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_agent.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dump_file_agent.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_interface.sv,1634962471,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_monitor.sv,1634962471,systemVerilog,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_interface.sv,,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_agent.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dump_file_agent.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dump_file_agent.sv,1634962471,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example.autotb.v,1634962471,systemVerilog,,,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/fifo_para.vh,apatb_example_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example.v,1634958161,systemVerilog,,,,example,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S.v,1634958161,systemVerilog,,,,example_fifo_w32_d10_S;example_fifo_w32_d10_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S_x.v,1634958161,systemVerilog,,,,example_fifo_w32_d10_S_x;example_fifo_w32_d10_S_x_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d10_S_x0.v,1634958162,systemVerilog,,,,example_fifo_w32_d10_S_x0;example_fifo_w32_d10_S_x0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d1_S.v,1634958161,systemVerilog,,,,example_fifo_w32_d1_S;example_fifo_w32_d1_S_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d1_S_x.v,1634958161,systemVerilog,,,,example_fifo_w32_d1_S_x;example_fifo_w32_d1_S_x_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_fifo_w32_d1_S_x0.v,1634958162,systemVerilog,,,,example_fifo_w32_d1_S_x0;example_fifo_w32_d1_S_x0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_1.v,1634958160,systemVerilog,,,,example_proc_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_1_1.v,1634958159,systemVerilog,,,,example_proc_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_1_2.v,1634958160,systemVerilog,,,,example_proc_1_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_2.v,1634958161,systemVerilog,,,,example_proc_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_2_1.v,1634958160,systemVerilog,,,,example_proc_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_proc_2_2.v,1634958160,systemVerilog,,,,example_proc_2_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_start_for_proc_1_2_U0.v,1634958161,systemVerilog,,,,example_start_for_proc_1_2_U0;example_start_for_proc_1_2_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_start_for_proc_2_2_U0.v,1634958161,systemVerilog,,,,example_start_for_proc_2_2_U0;example_start_for_proc_2_2_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/example_start_for_proc_2_U0.v,1634958162,systemVerilog,,,,example_start_for_proc_2_U0;example_start_for_proc_2_U0_shiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/fifo_para.vh,1634962471,verilog,,,,,,,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_interface.sv,1634962471,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_monitor.sv,1634962471,systemVerilog,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_interface.sv,,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_agent.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dump_file_agent.sv;C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_agent.sv,1634962471,systemVerilog,,,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_manager.sv,1634962471,systemVerilog,,,C:/E/HLS/Lab/Lab_B/HLS_Lab_B/deadlock/proj/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
