<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="A78maxi_512k_RAM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="A78maxi_512k_RAM.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="A78maxi_512k_RAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="A78maxi_512k_RAM.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="A78maxi_512k_RAM.jed"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="A78maxi_512k_RAM.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="A78maxi_512k_RAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="A78maxi_512k_RAM.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="A78maxi_512k_RAM.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="A78maxi_512k_RAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="A78maxi_512k_RAM.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="A78maxi_512k_RAM.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="A78maxi_512k_RAM.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="A78maxi_512k_RAM.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="A78maxi_512k_RAM.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="A78maxi_512k_RAM.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="A78maxi_512k_RAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="A78maxi_512k_RAM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="A78maxi_512k_RAM.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="A78maxi_512k_RAM.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="A78maxi_512k_RAM.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="A78maxi_512k_RAM.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="A78maxi_512k_RAM_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="A78maxi_512k_RAM_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="A78maxi_512k_RAM_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="A78maxi_512k_RAM_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="A78maxi_512k_RAM_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="A78maxi_512k_RAM_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="A78maxi_512k_RAM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1753096605" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1753096605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1754247806" xil_pn:in_ck="-711887868189190644" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7272907591021838720" xil_pn:start_ts="1754247804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.vf"/>
    </transform>
    <transform xil_pn:end_ts="1754247812" xil_pn:in_ck="6127342331594420618" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-952831611251034895" xil_pn:start_ts="1754247806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.jhd"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.lso"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.ngc"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.ngr"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.prj"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.stx"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.syr"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.xst"/>
      <outfile xil_pn:name="A78maxi_512k_RAM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1753096611" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8708707691577744067" xil_pn:start_ts="1753096611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1754247817" xil_pn:in_ck="-711887868189195962" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="4127910281116314221" xil_pn:start_ts="1754247812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.bld"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.ngd"/>
      <outfile xil_pn:name="A78maxi_512k_RAM_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1754247827" xil_pn:in_ck="-711887868189195961" xil_pn:name="TRANEXT_vm6File_xc9500xl" xil_pn:prop_ck="-1115340304225653820" xil_pn:start_ts="1754247817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.gyd"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.mfd"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.nga"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.pad"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.pnx"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.rpt"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.vm6"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.xml"/>
      <outfile xil_pn:name="A78maxi_512k_RAM_build.xml"/>
      <outfile xil_pn:name="A78maxi_512k_RAM_html"/>
      <outfile xil_pn:name="A78maxi_512k_RAM_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1754247829" xil_pn:in_ck="-711887868189187097" xil_pn:name="TRANEXT_crtProg_xc9500" xil_pn:prop_ck="-6294026017969277533" xil_pn:start_ts="1754247827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="A78maxi_512k_RAM.jed"/>
    </transform>
    <transform xil_pn:end_ts="1754247827" xil_pn:in_ck="-711887868189187097" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1754247826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
