{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512411580010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512411580012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 13:19:39 2017 " "Processing started: Mon Dec  4 13:19:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512411580012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411580012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off varint_encoder -c varint_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off varint_encoder -c varint_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411580012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512411580556 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_fifo.qsys " "Elaborating Qsys system entity \"varint_in_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411589835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:53 Progress: Loading protobuf-serializer/varint_in_fifo.qsys " "2017.12.04.13:19:53 Progress: Loading protobuf-serializer/varint_in_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411593617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:53 Progress: Reading input file " "2017.12.04.13:19:53 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411593942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:54 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:19:54 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411594147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411594387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:54 Progress: Parameterizing module fifo_0 " "2017.12.04.13:19:54 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411594387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:54 Progress: Building connections " "2017.12.04.13:19:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411594391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:54 Progress: Parameterizing connections " "2017.12.04.13:19:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411594391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:54 Progress: Validating " "2017.12.04.13:19:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411594416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:55 Progress: Done reading input file " "2017.12.04.13:19:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:55 : varint_in_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:19:55 : varint_in_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:55 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:19:55 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:19:55 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:19:55 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Transforming system: varint_in_fifo\" " "Varint_in_fifo: \"Transforming system: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform generation_view_transform " "Varint_in_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform generation_view_transform took 0.000s " "Varint_in_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform merlin_avalon_transform " "Varint_in_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Running transform merlin_avalon_transform took 0.055s " "Varint_in_fifo: Running transform merlin_avalon_transform took 0.055s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411595989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Naming system components in system: varint_in_fifo\" " "Varint_in_fifo: \"Naming system components in system: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411596154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Processing generation queue\" " "Varint_in_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411596155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Generating: varint_in_fifo\" " "Varint_in_fifo: \"Generating: varint_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411596157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: \"Generating: varint_in_fifo_fifo_161_sggz6gq\" " "Varint_in_fifo: \"Generating: varint_in_fifo_fifo_161_sggz6gq\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411596190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_fifo: Done \"varint_in_fifo\" with 2 modules, 3 files " "Varint_in_fifo: Done \"varint_in_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411596202 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_fifo.qsys " "Finished elaborating Qsys system entity \"varint_in_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411596935 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_index.qsys " "Elaborating Qsys system entity \"varint_in_index.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411596940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:00 Progress: Loading protobuf-serializer/varint_in_index.qsys " "2017.12.04.13:20:00 Progress: Loading protobuf-serializer/varint_in_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411600782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:01 Progress: Reading input file " "2017.12.04.13:20:01 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411601095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:01 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:01 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411601298 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411601558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:01 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:01 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411601558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:01 Progress: Building connections " "2017.12.04.13:20:01 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411601561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:01 Progress: Parameterizing connections " "2017.12.04.13:20:01 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411601561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:01 Progress: Validating " "2017.12.04.13:20:01 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411601590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:02 Progress: Done reading input file " "2017.12.04.13:20:02 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411602370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:02 : varint_in_index.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:02 : varint_in_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411602539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:02 : varint_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:02 : varint_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411602539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:02 : varint_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:02 : varint_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411602539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Transforming system: varint_in_index\" " "Varint_in_index: \"Transforming system: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform generation_view_transform " "Varint_in_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform generation_view_transform took 0.000s " "Varint_in_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform merlin_avalon_transform " "Varint_in_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Running transform merlin_avalon_transform took 0.045s " "Varint_in_index: Running transform merlin_avalon_transform took 0.045s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Naming system components in system: varint_in_index\" " "Varint_in_index: \"Naming system components in system: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Processing generation queue\" " "Varint_in_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Generating: varint_in_index\" " "Varint_in_index: \"Generating: varint_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: \"Generating: varint_in_index_fifo_161_juzcywa\" " "Varint_in_index: \"Generating: varint_in_index_fifo_161_juzcywa\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603451 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_index: Done \"varint_in_index\" with 2 modules, 3 files " "Varint_in_index: Done \"varint_in_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411603463 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_index.qsys " "Finished elaborating Qsys system entity \"varint_in_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411604245 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_size.qsys " "Elaborating Qsys system entity \"varint_in_size.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411604250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:07 Progress: Loading protobuf-serializer/varint_in_size.qsys " "2017.12.04.13:20:07 Progress: Loading protobuf-serializer/varint_in_size.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411607960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:08 Progress: Reading input file " "2017.12.04.13:20:08 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411608260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:08 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:08 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411608453 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411608707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:08 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:08 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411608707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:08 Progress: Building connections " "2017.12.04.13:20:08 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411608711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:08 Progress: Parameterizing connections " "2017.12.04.13:20:08 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411608711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:08 Progress: Validating " "2017.12.04.13:20:08 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411608747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:09 Progress: Done reading input file " "2017.12.04.13:20:09 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411609496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:09 : varint_in_size.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:09 : varint_in_size.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411609665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:09 : varint_in_size.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:09 : varint_in_size.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411609667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:09 : varint_in_size.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:09 : varint_in_size.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411609667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Transforming system: varint_in_size\" " "Varint_in_size: \"Transforming system: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform generation_view_transform " "Varint_in_size: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform generation_view_transform took 0.001s " "Varint_in_size: Running transform generation_view_transform took 0.001s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform merlin_avalon_transform " "Varint_in_size: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Running transform merlin_avalon_transform took 0.048s " "Varint_in_size: Running transform merlin_avalon_transform took 0.048s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Naming system components in system: varint_in_size\" " "Varint_in_size: \"Naming system components in system: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Processing generation queue\" " "Varint_in_size: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Generating: varint_in_size\" " "Varint_in_size: \"Generating: varint_in_size\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: \"Generating: varint_in_size_fifo_161_npwagfi\" " "Varint_in_size: \"Generating: varint_in_size_fifo_161_npwagfi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_in_size: Done \"varint_in_size\" with 2 modules, 3 files " "Varint_in_size: Done \"varint_in_size\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411610592 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_in_size.qsys " "Finished elaborating Qsys system entity \"varint_in_size.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411611316 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_fifo.qsys " "Elaborating Qsys system entity \"raw_data_in_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411611321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:15 Progress: Loading protobuf-serializer/raw_data_in_fifo.qsys " "2017.12.04.13:20:15 Progress: Loading protobuf-serializer/raw_data_in_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411615158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:15 Progress: Reading input file " "2017.12.04.13:20:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411615450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:15 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:15 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411615639 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411615871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:15 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:15 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411615872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:15 Progress: Building connections " "2017.12.04.13:20:15 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411615874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:15 Progress: Parameterizing connections " "2017.12.04.13:20:15 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411615875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:15 Progress: Validating " "2017.12.04.13:20:15 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411615901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:16 Progress: Done reading input file " "2017.12.04.13:20:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411616558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:16 : raw_data_in_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:16 : raw_data_in_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411616712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:16 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:16 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411616712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:16 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:16 : raw_data_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411616712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Transforming system: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Transforming system: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform generation_view_transform " "Raw_data_in_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform generation_view_transform took 0.000s " "Raw_data_in_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform merlin_avalon_transform " "Raw_data_in_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Running transform merlin_avalon_transform took 0.042s " "Raw_data_in_fifo: Running transform merlin_avalon_transform took 0.042s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Naming system components in system: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Naming system components in system: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Processing generation queue\" " "Raw_data_in_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Generating: raw_data_in_fifo\" " "Raw_data_in_fifo: \"Generating: raw_data_in_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: \"Generating: raw_data_in_fifo_fifo_161_sggz6gq\" " "Raw_data_in_fifo: \"Generating: raw_data_in_fifo_fifo_161_sggz6gq\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_fifo: Done \"raw_data_in_fifo\" with 2 modules, 3 files " "Raw_data_in_fifo: Done \"raw_data_in_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411617572 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_fifo.qsys " "Finished elaborating Qsys system entity \"raw_data_in_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411618405 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_index.qsys " "Elaborating Qsys system entity \"raw_data_in_index.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411618408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:22 Progress: Loading protobuf-serializer/raw_data_in_index.qsys " "2017.12.04.13:20:22 Progress: Loading protobuf-serializer/raw_data_in_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411622264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:22 Progress: Reading input file " "2017.12.04.13:20:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411622573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:22 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:22 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411622767 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411622999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:22 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:22 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411622999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:23 Progress: Building connections " "2017.12.04.13:20:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411623001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:23 Progress: Parameterizing connections " "2017.12.04.13:20:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411623002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:23 Progress: Validating " "2017.12.04.13:20:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411623029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:23 Progress: Done reading input file " "2017.12.04.13:20:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411623721 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:23 : raw_data_in_index.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:23 : raw_data_in_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411623878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:23 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:23 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411623878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:23 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:23 : raw_data_in_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411623878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Transforming system: raw_data_in_index\" " "Raw_data_in_index: \"Transforming system: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform generation_view_transform " "Raw_data_in_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform generation_view_transform took 0.000s " "Raw_data_in_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.001s " "Fifo_0: Running transform generation_view_transform took 0.001s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform merlin_avalon_transform " "Raw_data_in_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Running transform merlin_avalon_transform took 0.048s " "Raw_data_in_index: Running transform merlin_avalon_transform took 0.048s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Naming system components in system: raw_data_in_index\" " "Raw_data_in_index: \"Naming system components in system: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Processing generation queue\" " "Raw_data_in_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Generating: raw_data_in_index\" " "Raw_data_in_index: \"Generating: raw_data_in_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: \"Generating: raw_data_in_index_fifo_161_juzcywa\" " "Raw_data_in_index: \"Generating: raw_data_in_index_fifo_161_juzcywa\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_index: Done \"raw_data_in_index\" with 2 modules, 3 files " "Raw_data_in_index: Done \"raw_data_in_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411624860 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_index.qsys " "Finished elaborating Qsys system entity \"raw_data_in_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411625527 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_in_wstrb.qsys " "Elaborating Qsys system entity \"raw_data_in_wstrb.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411625532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:29 Progress: Loading protobuf-serializer/raw_data_in_wstrb.qsys " "2017.12.04.13:20:29 Progress: Loading protobuf-serializer/raw_data_in_wstrb.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411629414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:29 Progress: Reading input file " "2017.12.04.13:20:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411629702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:29 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:29 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411629893 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411630140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:30 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:30 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411630140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:30 Progress: Building connections " "2017.12.04.13:20:30 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411630143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:30 Progress: Parameterizing connections " "2017.12.04.13:20:30 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411630143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:30 Progress: Validating " "2017.12.04.13:20:30 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411630178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:30 Progress: Done reading input file " "2017.12.04.13:20:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411630908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:31 : raw_data_in_wstrb.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:31 : raw_data_in_wstrb.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:31 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:31 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:31 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:31 : raw_data_in_wstrb.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Transforming system: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Transforming system: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform generation_view_transform " "Raw_data_in_wstrb: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform generation_view_transform took 0.000s " "Raw_data_in_wstrb: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform merlin_avalon_transform " "Raw_data_in_wstrb: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Running transform merlin_avalon_transform took 0.051s " "Raw_data_in_wstrb: Running transform merlin_avalon_transform took 0.051s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Naming system components in system: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Naming system components in system: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Processing generation queue\" " "Raw_data_in_wstrb: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb\" " "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631948 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb_fifo_161_el7h66y\" " "Raw_data_in_wstrb: \"Generating: raw_data_in_wstrb_fifo_161_el7h66y\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_in_wstrb: Done \"raw_data_in_wstrb\" with 2 modules, 3 files " "Raw_data_in_wstrb: Done \"raw_data_in_wstrb\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411631995 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_in_wstrb.qsys " "Finished elaborating Qsys system entity \"raw_data_in_wstrb.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411632686 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_out_fifo.qsys " "Elaborating Qsys system entity \"varint_out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411632692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:36 Progress: Loading protobuf-serializer/varint_out_fifo.qsys " "2017.12.04.13:20:36 Progress: Loading protobuf-serializer/varint_out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411636361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:36 Progress: Reading input file " "2017.12.04.13:20:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411636641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:36 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:36 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411636836 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:37 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:37 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:37 Progress: Building connections " "2017.12.04.13:20:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:37 Progress: Parameterizing connections " "2017.12.04.13:20:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:37 Progress: Validating " "2017.12.04.13:20:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:37 Progress: Done reading input file " "2017.12.04.13:20:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:37 : varint_out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:37 : varint_out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:37 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:37 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:37 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:37 : varint_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411637908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Transforming system: varint_out_fifo\" " "Varint_out_fifo: \"Transforming system: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform generation_view_transform " "Varint_out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform generation_view_transform took 0.000s " "Varint_out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform merlin_avalon_transform " "Varint_out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Running transform merlin_avalon_transform took 0.049s " "Varint_out_fifo: Running transform merlin_avalon_transform took 0.049s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Naming system components in system: varint_out_fifo\" " "Varint_out_fifo: \"Naming system components in system: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Processing generation queue\" " "Varint_out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Generating: varint_out_fifo\" " "Varint_out_fifo: \"Generating: varint_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: \"Generating: varint_out_fifo_fifo_161_js5xm3y\" " "Varint_out_fifo: \"Generating: varint_out_fifo_fifo_161_js5xm3y\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_fifo: Done \"varint_out_fifo\" with 2 modules, 3 files " "Varint_out_fifo: Done \"varint_out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411638912 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_out_fifo.qsys " "Finished elaborating Qsys system entity \"varint_out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411639622 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_out_index.qsys " "Elaborating Qsys system entity \"varint_out_index.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411639627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:43 Progress: Loading protobuf-serializer/varint_out_index.qsys " "2017.12.04.13:20:43 Progress: Loading protobuf-serializer/varint_out_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411643307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:43 Progress: Reading input file " "2017.12.04.13:20:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411643602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:43 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:43 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411643799 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:44 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:44 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:44 Progress: Building connections " "2017.12.04.13:20:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:44 Progress: Parameterizing connections " "2017.12.04.13:20:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:44 Progress: Validating " "2017.12.04.13:20:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:44 Progress: Done reading input file " "2017.12.04.13:20:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:44 : varint_out_index.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:44 : varint_out_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:44 : varint_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:44 : varint_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:44 : varint_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:44 : varint_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411644923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Transforming system: varint_out_index\" " "Varint_out_index: \"Transforming system: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform generation_view_transform " "Varint_out_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform generation_view_transform took 0.000s " "Varint_out_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform merlin_avalon_transform " "Varint_out_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Running transform merlin_avalon_transform took 0.050s " "Varint_out_index: Running transform merlin_avalon_transform took 0.050s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Naming system components in system: varint_out_index\" " "Varint_out_index: \"Naming system components in system: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Processing generation queue\" " "Varint_out_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Generating: varint_out_index\" " "Varint_out_index: \"Generating: varint_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: \"Generating: varint_out_index_fifo_161_yhvbcmy\" " "Varint_out_index: \"Generating: varint_out_index_fifo_161_yhvbcmy\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Varint_out_index: Done \"varint_out_index\" with 2 modules, 3 files " "Varint_out_index: Done \"varint_out_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411645828 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "varint_out_index.qsys " "Finished elaborating Qsys system entity \"varint_out_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411646519 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_out_fifo.qsys " "Elaborating Qsys system entity \"raw_data_out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411646524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:50 Progress: Loading protobuf-serializer/raw_data_out_fifo.qsys " "2017.12.04.13:20:50 Progress: Loading protobuf-serializer/raw_data_out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411650422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:50 Progress: Reading input file " "2017.12.04.13:20:50 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411650763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:50 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:50 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411650963 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411651228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:51 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:51 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411651228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:51 Progress: Building connections " "2017.12.04.13:20:51 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411651231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:51 Progress: Parameterizing connections " "2017.12.04.13:20:51 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411651231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:51 Progress: Validating " "2017.12.04.13:20:51 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411651264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:52 Progress: Done reading input file " "2017.12.04.13:20:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:52 : raw_data_out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:52 : raw_data_out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:52 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:52 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:52 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:52 : raw_data_out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Transforming system: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Transforming system: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform generation_view_transform " "Raw_data_out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform generation_view_transform took 0.000s " "Raw_data_out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform merlin_avalon_transform " "Raw_data_out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Running transform merlin_avalon_transform took 0.048s " "Raw_data_out_fifo: Running transform merlin_avalon_transform took 0.048s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411652913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Naming system components in system: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Naming system components in system: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411653105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Processing generation queue\" " "Raw_data_out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411653106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Generating: raw_data_out_fifo\" " "Raw_data_out_fifo: \"Generating: raw_data_out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411653108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: \"Generating: raw_data_out_fifo_fifo_161_js5xm3y\" " "Raw_data_out_fifo: \"Generating: raw_data_out_fifo_fifo_161_js5xm3y\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411653147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_fifo: Done \"raw_data_out_fifo\" with 2 modules, 3 files " "Raw_data_out_fifo: Done \"raw_data_out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411653160 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_out_fifo.qsys " "Finished elaborating Qsys system entity \"raw_data_out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411653948 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raw_data_out_index.qsys " "Elaborating Qsys system entity \"raw_data_out_index.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411653954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:57 Progress: Loading protobuf-serializer/raw_data_out_index.qsys " "2017.12.04.13:20:57 Progress: Loading protobuf-serializer/raw_data_out_index.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411657874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:58 Progress: Reading input file " "2017.12.04.13:20:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411658186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:58 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:20:58 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411658387 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411658638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:58 Progress: Parameterizing module fifo_0 " "2017.12.04.13:20:58 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411658639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:58 Progress: Building connections " "2017.12.04.13:20:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411658644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:58 Progress: Parameterizing connections " "2017.12.04.13:20:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411658644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:58 Progress: Validating " "2017.12.04.13:20:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411658674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:59 Progress: Done reading input file " "2017.12.04.13:20:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411659383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:59 : raw_data_out_index.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:20:59 : raw_data_out_index.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411659543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:59 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:59 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411659543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:20:59 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:20:59 : raw_data_out_index.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411659543 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Transforming system: raw_data_out_index\" " "Raw_data_out_index: \"Transforming system: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform generation_view_transform " "Raw_data_out_index: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform generation_view_transform took 0.000s " "Raw_data_out_index: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform merlin_avalon_transform " "Raw_data_out_index: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Running transform merlin_avalon_transform took 0.048s " "Raw_data_out_index: Running transform merlin_avalon_transform took 0.048s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Naming system components in system: raw_data_out_index\" " "Raw_data_out_index: \"Naming system components in system: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Processing generation queue\" " "Raw_data_out_index: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Generating: raw_data_out_index\" " "Raw_data_out_index: \"Generating: raw_data_out_index\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: \"Generating: raw_data_out_index_fifo_161_yhvbcmy\" " "Raw_data_out_index: \"Generating: raw_data_out_index_fifo_161_yhvbcmy\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raw_data_out_index: Done \"raw_data_out_index\" with 2 modules, 3 files " "Raw_data_out_index: Done \"raw_data_out_index\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411660492 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raw_data_out_index.qsys " "Finished elaborating Qsys system entity \"raw_data_out_index.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411661224 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "out_fifo.qsys " "Elaborating Qsys system entity \"out_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411661227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:05 Progress: Loading protobuf-serializer/out_fifo.qsys " "2017.12.04.13:21:05 Progress: Loading protobuf-serializer/out_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411665078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:05 Progress: Reading input file " "2017.12.04.13:21:05 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411665390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:05 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.12.04.13:21:05 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411665590 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fifo_0: Used fifo 16.1 (instead of 16.0) " "Fifo_0: Used fifo 16.1 (instead of 16.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411665838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:05 Progress: Parameterizing module fifo_0 " "2017.12.04.13:21:05 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411665838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:05 Progress: Building connections " "2017.12.04.13:21:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411665841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:05 Progress: Parameterizing connections " "2017.12.04.13:21:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411665841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:05 Progress: Validating " "2017.12.04.13:21:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411665871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:06 Progress: Done reading input file " "2017.12.04.13:21:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411666604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:06 : out_fifo.fifo_0: Targeting device family: Arria 10. " "2017.12.04.13:21:06 : out_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411666775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:06 : out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:21:06 : out_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411666776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.12.04.13:21:06 : out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.12.04.13:21:06 : out_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411666776 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Transforming system: out_fifo\" " "Out_fifo: \"Transforming system: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform generation_view_transform " "Out_fifo: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform generation_view_transform took 0.000s " "Out_fifo: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform " "Fifo_0: Running transform generation_view_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_0: Running transform generation_view_transform took 0.000s " "Fifo_0: Running transform generation_view_transform took 0.000s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform merlin_avalon_transform " "Out_fifo: Running transform merlin_avalon_transform" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Running transform merlin_avalon_transform took 0.045s " "Out_fifo: Running transform merlin_avalon_transform took 0.045s" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Naming system components in system: out_fifo\" " "Out_fifo: \"Naming system components in system: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Processing generation queue\" " "Out_fifo: \"Processing generation queue\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Generating: out_fifo\" " "Out_fifo: \"Generating: out_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: \"Generating: out_fifo_fifo_161_zmix54y\" " "Out_fifo: \"Generating: out_fifo_fifo_161_zmix54y\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Out_fifo: Done \"out_fifo\" with 2 modules, 3 files " "Out_fifo: Done \"out_fifo\" with 2 modules, 3 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411667689 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "out_fifo.qsys " "Finished elaborating Qsys system entity \"out_fifo.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411668538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protobuf_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file protobuf_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 protobuf_serializer " "Found entity 1: protobuf_serializer" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_fifo/synth/varint_in_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_fifo/synth/varint_in_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_fifo " "Found entity 1: varint_in_fifo" {  } { { "varint_in_fifo/synth/varint_in_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_fifo/synth/varint_in_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_in_fifo/synth/varint_in_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_fifo_cfg:config " "Found design unit 1: varint_in_fifo_cfg:config" {  } { { "varint_in_fifo/synth/varint_in_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_fifo_fifo_161_sggz6gq " "Found entity 1: varint_in_fifo_fifo_161_sggz6gq" {  } { { "varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_index/synth/varint_in_index.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_index/synth/varint_in_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_index " "Found entity 1: varint_in_index" {  } { { "varint_in_index/synth/varint_in_index.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_index/synth/varint_in_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_in_index/synth/varint_in_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_index_cfg:config " "Found design unit 1: varint_in_index_cfg:config" {  } { { "varint_in_index/synth/varint_in_index_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_index_fifo_161_juzcywa " "Found entity 1: varint_in_index_fifo_161_juzcywa" {  } { { "varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_size/synth/varint_in_size.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_size/synth/varint_in_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_size " "Found entity 1: varint_in_size" {  } { { "varint_in_size/synth/varint_in_size.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_size/synth/varint_in_size_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_in_size/synth/varint_in_size_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_in_size_cfg:config " "Found design unit 1: varint_in_size_cfg:config" {  } { { "varint_in_size/synth/varint_in_size_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_in_size_fifo_161_npwagfi " "Found entity 1: varint_in_size_fifo_161_npwagfi" {  } { { "varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_fifo/synth/raw_data_in_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_fifo/synth/raw_data_in_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_fifo " "Found entity 1: raw_data_in_fifo" {  } { { "raw_data_in_fifo/synth/raw_data_in_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_fifo_cfg:config " "Found design unit 1: raw_data_in_fifo_cfg:config" {  } { { "raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_fifo_fifo_161_sggz6gq " "Found entity 1: raw_data_in_fifo_fifo_161_sggz6gq" {  } { { "raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_index/synth/raw_data_in_index.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_index/synth/raw_data_in_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_index " "Found entity 1: raw_data_in_index" {  } { { "raw_data_in_index/synth/raw_data_in_index.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_index/synth/raw_data_in_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_in_index/synth/raw_data_in_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_index_cfg:config " "Found design unit 1: raw_data_in_index_cfg:config" {  } { { "raw_data_in_index/synth/raw_data_in_index_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_index_fifo_161_juzcywa " "Found entity 1: raw_data_in_index_fifo_161_juzcywa" {  } { { "raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_wstrb/synth/raw_data_in_wstrb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_wstrb/synth/raw_data_in_wstrb.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_wstrb " "Found entity 1: raw_data_in_wstrb" {  } { { "raw_data_in_wstrb/synth/raw_data_in_wstrb.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_in_wstrb_cfg:config " "Found design unit 1: raw_data_in_wstrb_cfg:config" {  } { { "raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_in_wstrb_fifo_161_el7h66y " "Found entity 1: raw_data_in_wstrb_fifo_161_el7h66y" {  } { { "raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_fifo/synth/varint_out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_out_fifo/synth/varint_out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_fifo " "Found entity 1: varint_out_fifo" {  } { { "varint_out_fifo/synth/varint_out_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_fifo/synth/varint_out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_out_fifo/synth/varint_out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_out_fifo_cfg:config " "Found design unit 1: varint_out_fifo_cfg:config" {  } { { "varint_out_fifo/synth/varint_out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_fifo_fifo_161_js5xm3y " "Found entity 1: varint_out_fifo_fifo_161_js5xm3y" {  } { { "varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_index/synth/varint_out_index.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_out_index/synth/varint_out_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_index " "Found entity 1: varint_out_index" {  } { { "varint_out_index/synth/varint_out_index.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_index/synth/varint_out_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file varint_out_index/synth/varint_out_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 varint_out_index_cfg:config " "Found design unit 1: varint_out_index_cfg:config" {  } { { "varint_out_index/synth/varint_out_index_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v 1 1 " "Found 1 design units, including 1 entities, in source file varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" { { "Info" "ISGN_ENTITY_NAME" "1 varint_out_index_fifo_161_yhvbcmy " "Found entity 1: varint_out_index_fifo_161_yhvbcmy" {  } { { "varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_fifo/synth/raw_data_out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_out_fifo/synth/raw_data_out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_fifo " "Found entity 1: raw_data_out_fifo" {  } { { "raw_data_out_fifo/synth/raw_data_out_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_out_fifo_cfg:config " "Found design unit 1: raw_data_out_fifo_cfg:config" {  } { { "raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_fifo_fifo_161_js5xm3y " "Found entity 1: raw_data_out_fifo_fifo_161_js5xm3y" {  } { { "raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_index/synth/raw_data_out_index.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_out_index/synth/raw_data_out_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_index " "Found entity 1: raw_data_out_index" {  } { { "raw_data_out_index/synth/raw_data_out_index.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_index/synth/raw_data_out_index_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file raw_data_out_index/synth/raw_data_out_index_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raw_data_out_index_cfg:config " "Found design unit 1: raw_data_out_index_cfg:config" {  } { { "raw_data_out_index/synth/raw_data_out_index_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v 1 1 " "Found 1 design units, including 1 entities, in source file raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" { { "Info" "ISGN_ENTITY_NAME" "1 raw_data_out_index_fifo_161_yhvbcmy " "Found entity 1: raw_data_out_index_fifo_161_yhvbcmy" {  } { { "raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/synth/out_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fifo/synth/out_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo " "Found entity 1: out_fifo" {  } { { "out_fifo/synth/out_fifo.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/synth/out_fifo_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file out_fifo/synth/out_fifo_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out_fifo_cfg:config " "Found design unit 1: out_fifo_cfg:config" {  } { { "out_fifo/synth/out_fifo_cfg.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v 1 1 " "Found 1 design units, including 1 entities, in source file out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_fifo_fifo_161_zmix54y " "Found entity 1: out_fifo_fifo_161_zmix54y" {  } { { "out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_0 " "Found entity 1: fsm_0" {  } { { "fsm_0.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_1 " "Found entity 1: fsm_1" {  } { { "fsm_1.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_2.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_2 " "Found entity 1: fsm_2" {  } { { "fsm_2.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_3a.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_3a.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3a " "Found entity 1: fsm_3a" {  } { { "fsm_3a.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_3a.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3b " "Found entity 1: fsm_3b" {  } { { "fsm_3b.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_3b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_3.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_3 " "Found entity 1: fsm_3" {  } { { "fsm_3.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_4.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_4 " "Found entity 1: fsm_4" {  } { { "fsm_4.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/fsm_4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411668724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411668724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "protobuf_serializer " "Elaborating entity \"protobuf_serializer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512411668788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_fifo varint_in_fifo:in0 " "Elaborating entity \"varint_in_fifo\" for hierarchy \"varint_in_fifo:in0\"" {  } { { "protobuf_serializer.v" "in0" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411668793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_fifo_fifo_161_sggz6gq varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0 " "Elaborating entity \"varint_in_fifo_fifo_161_sggz6gq\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\"" {  } { { "varint_in_fifo/synth/varint_in_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/synth/varint_in_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411668801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669033 ""}  } { { "varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_fifo/fifo_161/synth/varint_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411669033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_koa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_koa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_koa1 " "Found entity 1: scfifo_koa1" {  } { { "db/scfifo_koa1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_koa1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_koa1 varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated " "Elaborating entity \"scfifo_koa1\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7ga1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7ga1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7ga1 " "Found entity 1: a_dpfifo_7ga1" {  } { { "db/a_dpfifo_7ga1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7ga1 varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo " "Elaborating entity \"a_dpfifo_7ga1\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\"" {  } { { "db/scfifo_koa1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_koa1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4in1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4in1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4in1 " "Found entity 1: altsyncram_4in1" {  } { { "db/altsyncram_4in1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_4in1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4in1 varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|altsyncram_4in1:FIFOram " "Elaborating entity \"altsyncram_4in1\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|altsyncram_4in1:FIFOram\"" {  } { { "db/a_dpfifo_7ga1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_te8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_te8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_te8 " "Found entity 1: cmpr_te8" {  } { { "db/cmpr_te8.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cmpr_te8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_te8 varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:almost_full_comparer " "Elaborating entity \"cmpr_te8\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:almost_full_comparer\"" {  } { { "db/a_dpfifo_7ga1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_te8 varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:two_comparison " "Elaborating entity \"cmpr_te8\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cmpr_te8:two_comparison\"" {  } { { "db/a_dpfifo_7ga1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ra " "Found entity 1: cntr_1ra" {  } { { "db/cntr_1ra.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_1ra.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ra varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_1ra:rd_ptr_msb " "Elaborating entity \"cntr_1ra\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_1ra:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7ga1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ls6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ls6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ls6 " "Found entity 1: cntr_ls6" {  } { { "db/cntr_ls6.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_ls6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ls6 varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_ls6:usedw_counter " "Elaborating entity \"cntr_ls6\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_ls6:usedw_counter\"" {  } { { "db/a_dpfifo_7ga1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9sa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9sa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9sa " "Found entity 1: cntr_9sa" {  } { { "db/cntr_9sa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_9sa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9sa varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_9sa:wr_ptr " "Elaborating entity \"cntr_9sa\" for hierarchy \"varint_in_fifo:in0\|varint_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\|scfifo_koa1:auto_generated\|a_dpfifo_7ga1:dpfifo\|cntr_9sa:wr_ptr\"" {  } { { "db/a_dpfifo_7ga1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_7ga1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_index varint_in_index:in1 " "Elaborating entity \"varint_in_index\" for hierarchy \"varint_in_index:in1\"" {  } { { "protobuf_serializer.v" "in1" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_index_fifo_161_juzcywa varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0 " "Elaborating entity \"varint_in_index_fifo_161_juzcywa\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\"" {  } { { "varint_in_index/synth/varint_in_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/synth/varint_in_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669483 ""}  } { { "varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_index/fifo_161/synth/varint_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411669483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_en91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_en91 " "Found entity 1: scfifo_en91" {  } { { "db/scfifo_en91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_en91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_en91 varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated " "Elaborating entity \"scfifo_en91\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1f91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1f91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1f91 " "Found entity 1: a_dpfifo_1f91" {  } { { "db/a_dpfifo_1f91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_1f91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1f91 varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo " "Elaborating entity \"a_dpfifo_1f91\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\"" {  } { { "db/scfifo_en91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_en91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shn1 " "Found entity 1: altsyncram_shn1" {  } { { "db/altsyncram_shn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_shn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shn1 varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\|altsyncram_shn1:FIFOram " "Elaborating entity \"altsyncram_shn1\" for hierarchy \"varint_in_index:in1\|varint_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\|scfifo_en91:auto_generated\|a_dpfifo_1f91:dpfifo\|altsyncram_shn1:FIFOram\"" {  } { { "db/a_dpfifo_1f91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_1f91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_size varint_in_size:in2 " "Elaborating entity \"varint_in_size\" for hierarchy \"varint_in_size:in2\"" {  } { { "protobuf_serializer.v" "in2" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_in_size_fifo_161_npwagfi varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0 " "Elaborating entity \"varint_in_size_fifo_161_npwagfi\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\"" {  } { { "varint_in_size/synth/varint_in_size.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/synth/varint_in_size.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411669754 ""}  } { { "varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_in_size/fifo_161/synth/varint_in_size_fifo_161_npwagfi.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411669754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ul91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ul91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ul91 " "Found entity 1: scfifo_ul91" {  } { { "db/scfifo_ul91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_ul91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ul91 varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated " "Elaborating entity \"scfifo_ul91\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hd91 " "Found entity 1: a_dpfifo_hd91" {  } { { "db/a_dpfifo_hd91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_hd91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hd91 varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo " "Elaborating entity \"a_dpfifo_hd91\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\"" {  } { { "db/scfifo_ul91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_ul91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sen1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sen1 " "Found entity 1: altsyncram_sen1" {  } { { "db/altsyncram_sen1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_sen1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411669841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411669841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sen1 varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\|altsyncram_sen1:FIFOram " "Elaborating entity \"altsyncram_sen1\" for hierarchy \"varint_in_size:in2\|varint_in_size_fifo_161_npwagfi:fifo_0\|scfifo:scfifo_component\|scfifo_ul91:auto_generated\|a_dpfifo_hd91:dpfifo\|altsyncram_sen1:FIFOram\"" {  } { { "db/a_dpfifo_hd91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_hd91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_fifo raw_data_in_fifo:in3 " "Elaborating entity \"raw_data_in_fifo\" for hierarchy \"raw_data_in_fifo:in3\"" {  } { { "protobuf_serializer.v" "in3" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_fifo_fifo_161_sggz6gq raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0 " "Elaborating entity \"raw_data_in_fifo_fifo_161_sggz6gq\" for hierarchy \"raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\"" {  } { { "raw_data_in_fifo/synth/raw_data_in_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/synth/raw_data_in_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411669855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_in_fifo:in3\|raw_data_in_fifo_fifo_161_sggz6gq:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670027 ""}  } { { "raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_fifo/fifo_161/synth/raw_data_in_fifo_fifo_161_sggz6gq.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411670027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_index raw_data_in_index:in4 " "Elaborating entity \"raw_data_in_index\" for hierarchy \"raw_data_in_index:in4\"" {  } { { "protobuf_serializer.v" "in4" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_index_fifo_161_juzcywa raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0 " "Elaborating entity \"raw_data_in_index_fifo_161_juzcywa\" for hierarchy \"raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\"" {  } { { "raw_data_in_index/synth/raw_data_in_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/synth/raw_data_in_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_in_index:in4\|raw_data_in_index_fifo_161_juzcywa:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670212 ""}  } { { "raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_index/fifo_161/synth/raw_data_in_index_fifo_161_juzcywa.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411670212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_wstrb raw_data_in_wstrb:in5 " "Elaborating entity \"raw_data_in_wstrb\" for hierarchy \"raw_data_in_wstrb:in5\"" {  } { { "protobuf_serializer.v" "in5" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_in_wstrb_fifo_161_el7h66y raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0 " "Elaborating entity \"raw_data_in_wstrb_fifo_161_el7h66y\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\"" {  } { { "raw_data_in_wstrb/synth/raw_data_in_wstrb.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/synth/raw_data_in_wstrb.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670398 ""}  } { { "raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_in_wstrb/fifo_161/synth/raw_data_in_wstrb_fifo_161_el7h66y.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411670398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1m91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1m91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1m91 " "Found entity 1: scfifo_1m91" {  } { { "db/scfifo_1m91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_1m91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1m91 raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated " "Elaborating entity \"scfifo_1m91\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kd91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kd91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kd91 " "Found entity 1: a_dpfifo_kd91" {  } { { "db/a_dpfifo_kd91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_kd91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kd91 raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo " "Elaborating entity \"a_dpfifo_kd91\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\"" {  } { { "db/scfifo_1m91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_1m91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2fn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2fn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2fn1 " "Found entity 1: altsyncram_2fn1" {  } { { "db/altsyncram_2fn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_2fn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2fn1 raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\|altsyncram_2fn1:FIFOram " "Elaborating entity \"altsyncram_2fn1\" for hierarchy \"raw_data_in_wstrb:in5\|raw_data_in_wstrb_fifo_161_el7h66y:fifo_0\|scfifo:scfifo_component\|scfifo_1m91:auto_generated\|a_dpfifo_kd91:dpfifo\|altsyncram_2fn1:FIFOram\"" {  } { { "db/a_dpfifo_kd91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_kd91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_0 fsm_0:f0 " "Elaborating entity \"fsm_0\" for hierarchy \"fsm_0:f0\"" {  } { { "protobuf_serializer.v" "f0" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_1 fsm_1:f1 " "Elaborating entity \"fsm_1\" for hierarchy \"fsm_1:f1\"" {  } { { "protobuf_serializer.v" "f1" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_2 fsm_2:f2 " "Elaborating entity \"fsm_2\" for hierarchy \"fsm_2:f2\"" {  } { { "protobuf_serializer.v" "f2" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3a fsm_3a:f3a " "Elaborating entity \"fsm_3a\" for hierarchy \"fsm_3a:f3a\"" {  } { { "protobuf_serializer.v" "f3a" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3b fsm_3b:f3b " "Elaborating entity \"fsm_3b\" for hierarchy \"fsm_3b:f3b\"" {  } { { "protobuf_serializer.v" "f3b" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_3 fsm_3:f3 " "Elaborating entity \"fsm_3\" for hierarchy \"fsm_3:f3\"" {  } { { "protobuf_serializer.v" "f3" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_4 fsm_4:f4 " "Elaborating entity \"fsm_4\" for hierarchy \"fsm_4:f4\"" {  } { { "protobuf_serializer.v" "f4" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_fifo varint_out_fifo:out0 " "Elaborating entity \"varint_out_fifo\" for hierarchy \"varint_out_fifo:out0\"" {  } { { "protobuf_serializer.v" "out0" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_fifo_fifo_161_js5xm3y varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0 " "Elaborating entity \"varint_out_fifo_fifo_161_js5xm3y\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\"" {  } { { "varint_out_fifo/synth/varint_out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/synth/varint_out_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411670683 ""}  } { { "varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_fifo/fifo_161/synth/varint_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411670683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_lna1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_lna1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_lna1 " "Found entity 1: scfifo_lna1" {  } { { "db/scfifo_lna1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_lna1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_lna1 varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated " "Elaborating entity \"scfifo_lna1\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8fa1 " "Found entity 1: a_dpfifo_8fa1" {  } { { "db/a_dpfifo_8fa1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8fa1 varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo " "Elaborating entity \"a_dpfifo_8fa1\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\"" {  } { { "db/scfifo_lna1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_lna1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6gn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6gn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6gn1 " "Found entity 1: altsyncram_6gn1" {  } { { "db/altsyncram_6gn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6gn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6gn1 varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|altsyncram_6gn1:FIFOram " "Elaborating entity \"altsyncram_6gn1\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|altsyncram_6gn1:FIFOram\"" {  } { { "db/a_dpfifo_8fa1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ve8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ve8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ve8 " "Found entity 1: cmpr_ve8" {  } { { "db/cmpr_ve8.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cmpr_ve8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ve8 varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:almost_full_comparer " "Elaborating entity \"cmpr_ve8\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:almost_full_comparer\"" {  } { { "db/a_dpfifo_8fa1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ve8 varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:two_comparison " "Elaborating entity \"cmpr_ve8\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cmpr_ve8:two_comparison\"" {  } { { "db/a_dpfifo_8fa1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_asa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_asa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_asa " "Found entity 1: cntr_asa" {  } { { "db/cntr_asa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_asa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_asa varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_asa:rd_ptr_msb " "Elaborating entity \"cntr_asa\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_asa:rd_ptr_msb\"" {  } { { "db/a_dpfifo_8fa1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ns6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ns6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ns6 " "Found entity 1: cntr_ns6" {  } { { "db/cntr_ns6.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_ns6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ns6 varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_ns6:usedw_counter " "Elaborating entity \"cntr_ns6\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_ns6:usedw_counter\"" {  } { { "db/a_dpfifo_8fa1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bsa " "Found entity 1: cntr_bsa" {  } { { "db/cntr_bsa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_bsa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411670945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411670945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bsa varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_bsa:wr_ptr " "Elaborating entity \"cntr_bsa\" for hierarchy \"varint_out_fifo:out0\|varint_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\|scfifo_lna1:auto_generated\|a_dpfifo_8fa1:dpfifo\|cntr_bsa:wr_ptr\"" {  } { { "db/a_dpfifo_8fa1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_8fa1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_index varint_out_index:out1 " "Elaborating entity \"varint_out_index\" for hierarchy \"varint_out_index:out1\"" {  } { { "protobuf_serializer.v" "out1" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "varint_out_index_fifo_161_yhvbcmy varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0 " "Elaborating entity \"varint_out_index_fifo_161_yhvbcmy\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\"" {  } { { "varint_out_index/synth/varint_out_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/synth/varint_out_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411670954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\"" {  } { { "varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671131 ""}  } { { "varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/varint_out_index/fifo_161/synth/varint_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411671131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_sn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_sn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_sn91 " "Found entity 1: scfifo_sn91" {  } { { "db/scfifo_sn91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_sn91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411671174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411671174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_sn91 varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated " "Elaborating entity \"scfifo_sn91\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ff91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ff91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ff91 " "Found entity 1: a_dpfifo_ff91" {  } { { "db/a_dpfifo_ff91.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_ff91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411671179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411671179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ff91 varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo " "Elaborating entity \"a_dpfifo_ff91\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\"" {  } { { "db/scfifo_sn91.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_sn91.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oin1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oin1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oin1 " "Found entity 1: altsyncram_oin1" {  } { { "db/altsyncram_oin1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_oin1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411671225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411671225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oin1 varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\|altsyncram_oin1:FIFOram " "Elaborating entity \"altsyncram_oin1\" for hierarchy \"varint_out_index:out1\|varint_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\|scfifo_sn91:auto_generated\|a_dpfifo_ff91:dpfifo\|altsyncram_oin1:FIFOram\"" {  } { { "db/a_dpfifo_ff91.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_ff91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_fifo raw_data_out_fifo:out2 " "Elaborating entity \"raw_data_out_fifo\" for hierarchy \"raw_data_out_fifo:out2\"" {  } { { "protobuf_serializer.v" "out2" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_fifo_fifo_161_js5xm3y raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0 " "Elaborating entity \"raw_data_out_fifo_fifo_161_js5xm3y\" for hierarchy \"raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\"" {  } { { "raw_data_out_fifo/synth/raw_data_out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/synth/raw_data_out_fifo.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_out_fifo:out2\|raw_data_out_fifo_fifo_161_js5xm3y:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671417 ""}  } { { "raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_fifo/fifo_161/synth/raw_data_out_fifo_fifo_161_js5xm3y.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411671417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_index raw_data_out_index:out3 " "Elaborating entity \"raw_data_out_index\" for hierarchy \"raw_data_out_index:out3\"" {  } { { "protobuf_serializer.v" "out3" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raw_data_out_index_fifo_161_yhvbcmy raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0 " "Elaborating entity \"raw_data_out_index_fifo_161_yhvbcmy\" for hierarchy \"raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\"" {  } { { "raw_data_out_index/synth/raw_data_out_index.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/synth/raw_data_out_index.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\"" {  } { { "raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"raw_data_out_index:out3\|raw_data_out_index_fifo_161_yhvbcmy:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671611 ""}  } { { "raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/raw_data_out_index/fifo_161/synth/raw_data_out_index_fifo_161_yhvbcmy.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411671611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_fifo out_fifo:out4 " "Elaborating entity \"out_fifo\" for hierarchy \"out_fifo:out4\"" {  } { { "protobuf_serializer.v" "out4" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_fifo_fifo_161_zmix54y out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0 " "Elaborating entity \"out_fifo_fifo_161_zmix54y\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\"" {  } { { "out_fifo/synth/out_fifo.v" "fifo_0" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/synth/out_fifo.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\"" {  } { { "out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" "scfifo_component" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\"" {  } { { "out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component " "Instantiated megafunction \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria 10 " "Parameter \"intended_device_family\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 131072 " "Parameter \"lpm_numwords\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 17 " "Parameter \"lpm_widthu\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512411671802 ""}  } { { "out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/out_fifo/fifo_161/synth/out_fifo_fifo_161_zmix54y.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512411671802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tcb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tcb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tcb1 " "Found entity 1: scfifo_tcb1" {  } { { "db/scfifo_tcb1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_tcb1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411671848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411671848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tcb1 out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated " "Elaborating entity \"scfifo_tcb1\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/fpga/workspace/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_g4b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_g4b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_g4b1 " "Found entity 1: a_dpfifo_g4b1" {  } { { "db/a_dpfifo_g4b1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411671853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411671853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_g4b1 out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo " "Elaborating entity \"a_dpfifo_g4b1\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\"" {  } { { "db/scfifo_tcb1.tdf" "dpfifo" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/scfifo_tcb1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mn1 " "Found entity 1: altsyncram_6mn1" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411671915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411671915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mn1 out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram " "Elaborating entity \"altsyncram_6mn1\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\"" {  } { { "db/a_dpfifo_g4b1.tdf" "FIFOram" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hp6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hp6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hp6 " "Found entity 1: decode_hp6" {  } { { "db/decode_hp6.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/decode_hp6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411671959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411671959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hp6 out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|decode_hp6:decode2 " "Elaborating entity \"decode_hp6\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|decode_hp6:decode2\"" {  } { { "db/altsyncram_6mn1.tdf" "decode2" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411671961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1k7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1k7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1k7 " "Found entity 1: mux_1k7" {  } { { "db/mux_1k7.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/mux_1k7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411672004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411672004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1k7 out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|mux_1k7:mux3 " "Elaborating entity \"mux_1k7\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|altsyncram_6mn1:FIFOram\|mux_1k7:mux3\"" {  } { { "db/altsyncram_6mn1.tdf" "mux3" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411672005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4f8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4f8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4f8 " "Found entity 1: cmpr_4f8" {  } { { "db/cmpr_4f8.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cmpr_4f8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411672048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411672048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4f8 out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:almost_full_comparer " "Elaborating entity \"cmpr_4f8\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:almost_full_comparer\"" {  } { { "db/a_dpfifo_g4b1.tdf" "almost_full_comparer" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411672048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4f8 out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:two_comparison " "Elaborating entity \"cmpr_4f8\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cmpr_4f8:two_comparison\"" {  } { { "db/a_dpfifo_g4b1.tdf" "two_comparison" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411672051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fsa " "Found entity 1: cntr_fsa" {  } { { "db/cntr_fsa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_fsa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411672093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411672093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fsa out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_fsa:rd_ptr_msb " "Elaborating entity \"cntr_fsa\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_fsa:rd_ptr_msb\"" {  } { { "db/a_dpfifo_g4b1.tdf" "rd_ptr_msb" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411672094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ss6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ss6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ss6 " "Found entity 1: cntr_ss6" {  } { { "db/cntr_ss6.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_ss6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411672138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411672138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ss6 out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_ss6:usedw_counter " "Elaborating entity \"cntr_ss6\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_ss6:usedw_counter\"" {  } { { "db/a_dpfifo_g4b1.tdf" "usedw_counter" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411672139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gsa " "Found entity 1: cntr_gsa" {  } { { "db/cntr_gsa.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/cntr_gsa.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512411672183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411672183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gsa out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_gsa:wr_ptr " "Elaborating entity \"cntr_gsa\" for hierarchy \"out_fifo:out4\|out_fifo_fifo_161_zmix54y:fifo_0\|scfifo:scfifo_component\|scfifo_tcb1:auto_generated\|a_dpfifo_g4b1:dpfifo\|cntr_gsa:wr_ptr\"" {  } { { "db/a_dpfifo_g4b1.tdf" "wr_ptr" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/a_dpfifo_g4b1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512411672184 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[7\]\" " "Converted tri-state node \"out_fifo_data\[7\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 273 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512411672958 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[6\]\" " "Converted tri-state node \"out_fifo_data\[6\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 241 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512411672958 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[5\]\" " "Converted tri-state node \"out_fifo_data\[5\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 209 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512411672958 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[4\]\" " "Converted tri-state node \"out_fifo_data\[4\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 177 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512411672958 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[3\]\" " "Converted tri-state node \"out_fifo_data\[3\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 145 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512411672958 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[2\]\" " "Converted tri-state node \"out_fifo_data\[2\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 113 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512411672958 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[1\]\" " "Converted tri-state node \"out_fifo_data\[1\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 81 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512411672958 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"out_fifo_data\[0\]\" " "Converted tri-state node \"out_fifo_data\[0\]\" into a selector" {  } { { "db/altsyncram_6mn1.tdf" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/db/altsyncram_6mn1.tdf" 49 2 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512411672958 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1512411672958 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[8\] GND " "Pin \"axs_s0_rdata\[8\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[9\] GND " "Pin \"axs_s0_rdata\[9\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[10\] GND " "Pin \"axs_s0_rdata\[10\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[11\] GND " "Pin \"axs_s0_rdata\[11\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[12\] GND " "Pin \"axs_s0_rdata\[12\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[13\] GND " "Pin \"axs_s0_rdata\[13\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[14\] GND " "Pin \"axs_s0_rdata\[14\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[15\] GND " "Pin \"axs_s0_rdata\[15\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[16\] GND " "Pin \"axs_s0_rdata\[16\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[17\] GND " "Pin \"axs_s0_rdata\[17\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[18\] GND " "Pin \"axs_s0_rdata\[18\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[19\] GND " "Pin \"axs_s0_rdata\[19\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[20\] GND " "Pin \"axs_s0_rdata\[20\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[21\] GND " "Pin \"axs_s0_rdata\[21\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[22\] GND " "Pin \"axs_s0_rdata\[22\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[23\] GND " "Pin \"axs_s0_rdata\[23\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[24\] GND " "Pin \"axs_s0_rdata\[24\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[25\] GND " "Pin \"axs_s0_rdata\[25\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[26\] GND " "Pin \"axs_s0_rdata\[26\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[27\] GND " "Pin \"axs_s0_rdata\[27\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[28\] GND " "Pin \"axs_s0_rdata\[28\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[29\] GND " "Pin \"axs_s0_rdata\[29\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[30\] GND " "Pin \"axs_s0_rdata\[30\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "axs_s0_rdata\[31\] GND " "Pin \"axs_s0_rdata\[31\]\" is stuck at GND" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512411674183 "|protobuf_serializer|axs_s0_rdata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512411674183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512411674294 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512411675207 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "42 " "Design contains 42 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[0\] " "No output dependent on input pin \"axs_s0_awaddr\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awaddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[1\] " "No output dependent on input pin \"axs_s0_awaddr\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awaddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[2\] " "No output dependent on input pin \"axs_s0_awaddr\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awaddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[3\] " "No output dependent on input pin \"axs_s0_awaddr\[3\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awaddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[4\] " "No output dependent on input pin \"axs_s0_awaddr\[4\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awaddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[5\] " "No output dependent on input pin \"axs_s0_awaddr\[5\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awaddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[6\] " "No output dependent on input pin \"axs_s0_awaddr\[6\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awaddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awaddr\[7\] " "No output dependent on input pin \"axs_s0_awaddr\[7\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awaddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[0\] " "No output dependent on input pin \"axs_s0_awlen\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awlen[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[1\] " "No output dependent on input pin \"axs_s0_awlen\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awlen[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[2\] " "No output dependent on input pin \"axs_s0_awlen\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awlen[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[3\] " "No output dependent on input pin \"axs_s0_awlen\[3\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awlen[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[4\] " "No output dependent on input pin \"axs_s0_awlen\[4\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awlen[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[5\] " "No output dependent on input pin \"axs_s0_awlen\[5\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awlen[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[6\] " "No output dependent on input pin \"axs_s0_awlen\[6\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awlen[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awlen\[7\] " "No output dependent on input pin \"axs_s0_awlen\[7\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awlen[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awsize\[0\] " "No output dependent on input pin \"axs_s0_awsize\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awsize[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awsize\[1\] " "No output dependent on input pin \"axs_s0_awsize\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awsize[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awsize\[2\] " "No output dependent on input pin \"axs_s0_awsize\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awsize[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awburst\[0\] " "No output dependent on input pin \"axs_s0_awburst\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awburst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_awburst\[1\] " "No output dependent on input pin \"axs_s0_awburst\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_awburst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[0\] " "No output dependent on input pin \"axs_s0_araddr\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[1\] " "No output dependent on input pin \"axs_s0_araddr\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[2\] " "No output dependent on input pin \"axs_s0_araddr\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[3\] " "No output dependent on input pin \"axs_s0_araddr\[3\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[4\] " "No output dependent on input pin \"axs_s0_araddr\[4\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[5\] " "No output dependent on input pin \"axs_s0_araddr\[5\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[6\] " "No output dependent on input pin \"axs_s0_araddr\[6\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[7\] " "No output dependent on input pin \"axs_s0_araddr\[7\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[8\] " "No output dependent on input pin \"axs_s0_araddr\[8\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[9\] " "No output dependent on input pin \"axs_s0_araddr\[9\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[10\] " "No output dependent on input pin \"axs_s0_araddr\[10\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[11\] " "No output dependent on input pin \"axs_s0_araddr\[11\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[12\] " "No output dependent on input pin \"axs_s0_araddr\[12\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[13\] " "No output dependent on input pin \"axs_s0_araddr\[13\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[14\] " "No output dependent on input pin \"axs_s0_araddr\[14\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_araddr\[15\] " "No output dependent on input pin \"axs_s0_araddr\[15\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_araddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arsize\[0\] " "No output dependent on input pin \"axs_s0_arsize\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_arsize[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arsize\[1\] " "No output dependent on input pin \"axs_s0_arsize\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_arsize[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arsize\[2\] " "No output dependent on input pin \"axs_s0_arsize\[2\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_arsize[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arburst\[0\] " "No output dependent on input pin \"axs_s0_arburst\[0\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_arburst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "axs_s0_arburst\[1\] " "No output dependent on input pin \"axs_s0_arburst\[1\]\"" {  } { { "protobuf_serializer.v" "" { Text "/home/fpga/workspace/firework/protobuf-serializer/protobuf_serializer.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512411675797 "|protobuf_serializer|axs_s0_arburst[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512411675797 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1624 " "Implemented 1624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "109 " "Implemented 109 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512411675803 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512411675803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1280 " "Implemented 1280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512411675803 ""} { "Info" "ICUT_CUT_TM_RAMS" "189 " "Implemented 189 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512411675803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512411675803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1257 " "Peak virtual memory: 1257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512411675831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 13:21:15 2017 " "Processing ended: Mon Dec  4 13:21:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512411675831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512411675831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:12 " "Total CPU time (on all processors): 00:05:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512411675831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512411675831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512411677574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512411677575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 13:21:17 2017 " "Processing started: Mon Dec  4 13:21:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512411677575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512411677575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off varint_encoder -c varint_encoder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off varint_encoder -c varint_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512411677575 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512411677629 ""}
{ "Info" "0" "" "Project  = varint_encoder" {  } {  } 0 0 "Project  = varint_encoder" 0 0 "Fitter" 0 0 1512411677630 ""}
{ "Info" "0" "" "Revision = varint_encoder" {  } {  } 0 0 "Revision = varint_encoder" 0 0 "Fitter" 0 0 1512411677631 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 12262 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1512411677659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512411677958 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "varint_encoder 10AS066N3F40E2SG " "Selected device 10AS066N3F40E2SG for design \"varint_encoder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512411678025 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1512411678074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512411678075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512411678075 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512411678349 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512411678789 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1512411678848 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:35 " "Periphery placement data loaded: elapsed time is 00:00:35" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512411714457 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AH18 " "Pin ~ALTERA_DATA0~ is reserved at location AH18" {  } { { "" "" { Generic "/home/fpga/workspace/firework/protobuf-serializer/" { { 0 { 0 ""} 0 4583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1512411714463 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512411714469 ""}
{ "Critical Warning" "WCIO_PINS_MISSING_LOCATION_ASSIGNMENT" "155 155 " "No exact pin location assignment(s) for 155 pins of 155 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" {  } {  } 1 12677 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" 0 0 "Fitter" 0 -1 1512411714479 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512411714733 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1512411714938 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED" "48 " "There are 48 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 17951 "There are %1!d! unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1512411715155 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_TX_CLOCK_WORKAROUND_NOT_ENABLED" "48 " "There are 48 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 18655 "There are %1!d! unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1512411715155 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:00 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:00" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512411716154 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "clock_clk~inputCLKENA0 1153 Global Clock Region CLKCTRL_3B_G_I22 " "clock_clk~inputCLKENA0 (1153 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3B_G_I22" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1512411721259 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1512411721259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512411721710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512411721714 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512411721723 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512411721729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512411721729 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512411721732 ""}
{ "Info" "ISTA_SDC_FOUND" "varint_encoder.sdc " "Reading SDC File: 'varint_encoder.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512411737100 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512411737141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512411737160 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1512411737176 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512411737176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512411737176 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    clock_clk " "   1.000    clock_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512411737176 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1512411737176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512411737378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512411737383 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512411737383 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_END_INFO" "00:01:05 " "Fitter periphery placement operations ending: elapsed time is 00:01:05" {  } {  } 0 12263 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512411742336 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:01:04 " "Fitter preparation operations ending: elapsed time is 00:01:04" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512411742579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512411759918 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1512411762864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512411771716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512411781100 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512411802751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512411802751 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 4.47 " "Total time spent on timing analysis during Placement is 4.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512411815781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512411815795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X136_Y165 X148_Y176 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X136_Y165 to location X148_Y176" {  } { { "loc" "" { Generic "/home/fpga/workspace/firework/protobuf-serializer/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X136_Y165 to location X148_Y176"} { { 12 { 0 ""} 136 165 13 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512411836629 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512411836629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512411841318 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512411841318 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 0.57 " "Total time spent on timing analysis during Routing is 0.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512411842876 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512411842884 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.09 " "Total time spent on timing analysis during Post-Routing is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512411860634 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512411863055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fpga/workspace/firework/protobuf-serializer/output_files/varint_encoder.fit.smsg " "Generated suppressed messages file /home/fpga/workspace/firework/protobuf-serializer/output_files/varint_encoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512411863911 ""}
{ "Info" "IFIT2_SUCCESSFULLY_SPLIT_FITTER_NETLIST" "" "Fitter databases successfully split." {  } {  } 0 11793 "Fitter databases successfully split." 0 0 "Fitter" 0 -1 1512411863998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7901 " "Peak virtual memory: 7901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512411864624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 13:24:24 2017 " "Processing ended: Mon Dec  4 13:24:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512411864624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:07 " "Elapsed time: 00:03:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512411864624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:13 " "Total CPU time (on all processors): 00:13:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512411864624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512411864624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512411868946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512411868947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 13:24:28 2017 " "Processing started: Mon Dec  4 13:24:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512411868947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512411868947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off varint_encoder -c varint_encoder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off varint_encoder -c varint_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512411868948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5164 " "Peak virtual memory: 5164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512411917642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 13:25:17 2017 " "Processing ended: Mon Dec  4 13:25:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512411917642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512411917642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512411917642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512411917642 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512411918345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512411919278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512411919279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 13:25:18 2017 " "Processing started: Mon Dec  4 13:25:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512411919279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411919279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta varint_encoder -c varint_encoder " "Command: quartus_sta varint_encoder -c varint_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411919279 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512411919335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411919767 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411919863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411919864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411919864 ""}
{ "Info" "ISTA_SDC_FOUND" "varint_encoder.sdc " "Reading SDC File: 'varint_encoder.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411936949 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937023 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512411937085 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512411937097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512411937143 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.774 " "Worst-case setup slack is -1.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774           -1084.281 clock_clk  " "   -1.774           -1084.281 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.060 " "Worst-case hold slack is 0.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 clock_clk  " "    0.060               0.000 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.600 " "Worst-case minimum pulse width slack is -0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600            -227.350 clock_clk  " "   -0.600            -227.350 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937158 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937175 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937175 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512411937184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.723 " "Worst-case setup slack is -1.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723            -979.352 clock_clk  " "   -1.723            -979.352 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.047 " "Worst-case hold slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 clock_clk  " "    0.047               0.000 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.600 " "Worst-case minimum pulse width slack is -0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600            -244.954 clock_clk  " "   -0.600            -244.954 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937222 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937239 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937239 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 100C Model" {  } {  } 0 0 "Analyzing Fast 900mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512411937241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.980 " "Worst-case setup slack is -0.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980            -380.633 clock_clk  " "   -0.980            -380.633 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 clock_clk  " "    0.022               0.000 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.550 " "Worst-case minimum pulse width slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550            -140.410 clock_clk  " "   -0.550            -140.410 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937261 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937277 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937277 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512411937280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.659 " "Worst-case setup slack is -0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659            -169.746 clock_clk  " "   -0.659            -169.746 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 clock_clk  " "    0.016               0.000 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.550 " "Worst-case minimum pulse width slack is -0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.550            -140.410 clock_clk  " "   -0.550            -140.410 clock_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512411937300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937300 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.148 ns " "Worst Case Available Settling Time: 0.148 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937319 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1512411937319 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411937319 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411938102 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411938103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3485 " "Peak virtual memory: 3485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512411938378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 13:25:38 2017 " "Processing ended: Mon Dec  4 13:25:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512411938378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512411938378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512411938378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411938378 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512411940431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512411940432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 13:25:40 2017 " "Processing started: Mon Dec  4 13:25:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512411940432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512411940432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off varint_encoder -c varint_encoder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off varint_encoder -c varint_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512411940433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "varint_encoder.vo /home/fpga/workspace/firework/protobuf-serializer/simulation/modelsim/ simulation " "Generated file varint_encoder.vo in folder \"/home/fpga/workspace/firework/protobuf-serializer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512411941773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1241 " "Peak virtual memory: 1241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512411941837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 13:25:41 2017 " "Processing ended: Mon Dec  4 13:25:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512411941837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512411941837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512411941837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512411941837 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Quartus Prime Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512411942461 ""}
