#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Nov 16 00:14:29 2025
# Process ID         : 19364
# Current directory  : C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent11120 C:\Users\oussk\Downloads\ecg_cnn_BACKUP_1\hw\ecg_cnn_nexys_bd_backup\ecg_cnn_bd.xpr
# Log file           : C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/vivado.log
# Journal file       : C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup\vivado.jou
# Running On         : LAPTOP-JU02PEUM
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16541 MB
# Swap memory        : 15569 MB
# Total Virtual      : 32111 MB
# Available Virtual  : 20918 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_bd_design {C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd}
delete_bd_objs [get_bd_intf_nets smartconnect_0_M01_AXI] [get_bd_intf_nets axi_bram_ctrl_1_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_1]
delete_bd_objs [get_bd_cells blk_mem_gen_1]
startgroup
set_property CONFIG.NUM_MI {5} [get_bd_cells smartconnect_0]
delete_bd_objs [get_bd_intf_nets smartconnect_0_M05_AXI]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {/clk_wiz_1/clk_out1 (100 MHz)} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/smartconnect_0} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
include_bd_addr_seg [get_bd_addr_segs -excluded ecg_cnn_0/Data_m_axi_OUTPUT_r/SEG_ecg_cnn_0_Reg]
endgroup
startgroup
exclude_bd_addr_seg [get_bd_addr_segs ecg_cnn_0/Data_m_axi_OUTPUT_r/SEG_ecg_cnn_0_Reg]
endgroup
startgroup
include_bd_addr_seg [get_bd_addr_segs -excluded ecg_cnn_0/Data_m_axi_OUTPUT_r/SEG_axi_bram_ctrl_0_Mem0]
endgroup
validate_bd_design
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_dlmb_bram_if_cntlr_Mem}]
set_property range 64K [get_bd_addr_segs {microblaze_0/Instruction/SEG_ilmb_bram_if_cntlr_Mem}]
set_property range 64K [get_bd_addr_segs {ecg_cnn_0/Data_m_axi_INPUT_r/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {ecg_cnn_0/Data_m_axi_OUTPUT_r/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {microblaze_0/Instruction/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
file mkdir C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/testingbit2
write_hw_platform -fixed -include_bit -force -file C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/testingbit2/testingbit2.xsa
