{
  "Top": "montgo",
  "RtlTop": "montgo",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_bind -effort=medium",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "17667",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "montgo",
    "Version": "1.0",
    "DisplayName": "Montgo",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/montg_mul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/montgo_add_2049nsdEe.vhd",
      "impl\/vhdl\/montgo_add_2049s_fYi.vhd",
      "impl\/vhdl\/montgo_add_2050nseOg.vhd",
      "impl\/vhdl\/montgo_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/montgo_lshr_2048sbkb.vhd",
      "impl\/vhdl\/montgo_lshr_2050ng8j.vhd",
      "impl\/vhdl\/montgo_lshr_2050shbi.vhd",
      "impl\/vhdl\/montgo_shl_2048nscud.vhd",
      "impl\/vhdl\/montgo.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/montgo_add_2049nsdEe.v",
      "impl\/verilog\/montgo_add_2049s_fYi.v",
      "impl\/verilog\/montgo_add_2050nseOg.v",
      "impl\/verilog\/montgo_AXILiteS_s_axi.v",
      "impl\/verilog\/montgo_lshr_2048sbkb.v",
      "impl\/verilog\/montgo_lshr_2050ng8j.v",
      "impl\/verilog\/montgo_lshr_2050shbi.v",
      "impl\/verilog\/montgo_shl_2048nscud.v",
      "impl\/verilog\/montgo.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/montgo_v1_0\/data\/montgo.mdd",
      "impl\/misc\/drivers\/montgo_v1_0\/data\/montgo.tcl",
      "impl\/misc\/drivers\/montgo_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/montgo_v1_0\/src\/xmontgo.c",
      "impl\/misc\/drivers\/montgo_v1_0\/src\/xmontgo.h",
      "impl\/misc\/drivers\/montgo_v1_0\/src\/xmontgo_hw.h",
      "impl\/misc\/drivers\/montgo_v1_0\/src\/xmontgo_linux.c",
      "impl\/misc\/drivers\/montgo_v1_0\/src\/xmontgo_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "E:\/vivadoHLS_project\/montg_mul\/solution1\/.autopilot\/db\/montgo.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "INPUT_ARR": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_ARR",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "OUTPUT_ARR": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_ARR",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS INPUT_ARR OUTPUT_ARR",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_ARR_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_ARR_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_ARR_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "INPUT_ARR_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_ARR_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_ARR_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_ARR_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_ARR_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_ARR_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_ARR_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_ARR_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "OUTPUT_ARR_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_ARR_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_ARR_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_ARR_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_ARR_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_ARR_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_ARR_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    },
    "INPUT_ARR_data_V": {
      "interfaceRef": "INPUT_ARR",
      "dir": "in"
    },
    "INPUT_ARR_dest_V": {
      "interfaceRef": "INPUT_ARR",
      "dir": "in"
    },
    "INPUT_ARR_keep_V": {
      "interfaceRef": "INPUT_ARR",
      "dir": "in"
    },
    "INPUT_ARR_strb_V": {
      "interfaceRef": "INPUT_ARR",
      "dir": "in"
    },
    "INPUT_ARR_user_V": {
      "interfaceRef": "INPUT_ARR",
      "dir": "in"
    },
    "INPUT_ARR_last_V": {
      "interfaceRef": "INPUT_ARR",
      "dir": "in"
    },
    "INPUT_ARR_id_V": {
      "interfaceRef": "INPUT_ARR",
      "dir": "in"
    },
    "OUTPUT_ARR_data_V": {
      "interfaceRef": "OUTPUT_ARR",
      "dir": "out",
      "firstOutLatency": "12"
    },
    "OUTPUT_ARR_dest_V": {
      "interfaceRef": "OUTPUT_ARR",
      "dir": "out",
      "firstOutLatency": "12"
    },
    "OUTPUT_ARR_keep_V": {
      "interfaceRef": "OUTPUT_ARR",
      "dir": "out",
      "firstOutLatency": "12"
    },
    "OUTPUT_ARR_strb_V": {
      "interfaceRef": "OUTPUT_ARR",
      "dir": "out",
      "firstOutLatency": "12"
    },
    "OUTPUT_ARR_user_V": {
      "interfaceRef": "OUTPUT_ARR",
      "dir": "out",
      "firstOutLatency": "12"
    },
    "OUTPUT_ARR_last_V": {
      "interfaceRef": "OUTPUT_ARR",
      "dir": "out",
      "firstOutLatency": "12"
    },
    "OUTPUT_ARR_id_V": {
      "interfaceRef": "OUTPUT_ARR",
      "dir": "out",
      "firstOutLatency": "12"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "montgo"},
    "Metrics": {"montgo": {
        "Latency": {
          "LatencyBest": "17667",
          "LatencyAvg": "17667",
          "LatencyWorst": "17667",
          "PipelineII": "17668",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "3.903"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "128",
            "Latency": "640",
            "PipelineII": "",
            "PipelineDepth": "5"
          },
          {
            "Name": "Loop 2",
            "TripCount": "2048",
            "Latency": "16384",
            "PipelineII": "",
            "PipelineDepth": "8"
          },
          {
            "Name": "Loop 3",
            "TripCount": "64",
            "Latency": "640",
            "PipelineII": "",
            "PipelineDepth": "10"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "FF": "42427",
          "LUT": "45126",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "montgo",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-07-31 15:52:14 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
