<CGRA>
  <tile col="0" row="0" tile_addr="0" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="0" tile_addr="1" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="0" tile_addr="2" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="3" row="0" tile_addr="3" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="4" row="0" tile_addr="4" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="0" tile_addr="5" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="0" tile_addr="6" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="7" row="0" tile_addr="7" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="8" row="0" tile_addr="8" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="0" tile_addr="9" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="0" tile_addr="10" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="11" row="0" tile_addr="11" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="12" row="0" tile_addr="12" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="0" tile_addr="13" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="0" tile_addr="14" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="15" row="0" tile_addr="15" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="0" row="1" tile_addr="16" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="1" tile_addr="17" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="1" tile_addr="18" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="4" row="1" tile_addr="19" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="1" tile_addr="20" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="1" tile_addr="21" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="8" row="1" tile_addr="22" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="1" tile_addr="23" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="1" tile_addr="24" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="12" row="1" tile_addr="25" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="1" tile_addr="26" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="1" tile_addr="27" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="0" row="2" tile_addr="28" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="2" tile_addr="29" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="2" tile_addr="30" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="3" row="2" tile_addr="31" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="4" row="2" tile_addr="32" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="2" tile_addr="33" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="2" tile_addr="34" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="7" row="2" tile_addr="35" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="8" row="2" tile_addr="36" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="2" tile_addr="37" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="2" tile_addr="38" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="11" row="2" tile_addr="39" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="12" row="2" tile_addr="40" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="2" tile_addr="41" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="2" tile_addr="42" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="15" row="2" tile_addr="43" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="0" row="3" tile_addr="44" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="3" tile_addr="45" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="3" tile_addr="46" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="4" row="3" tile_addr="47" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="3" tile_addr="48" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="3" tile_addr="49" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="8" row="3" tile_addr="50" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="3" tile_addr="51" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="3" tile_addr="52" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="12" row="3" tile_addr="53" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="3" tile_addr="54" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="3" tile_addr="55" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="0" row="4" tile_addr="56" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="4" tile_addr="57" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="4" tile_addr="58" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="3" row="4" tile_addr="59" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="4" row="4" tile_addr="60" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="4" tile_addr="61" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="4" tile_addr="62" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="7" row="4" tile_addr="63" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="8" row="4" tile_addr="64" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="4" tile_addr="65" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="4" tile_addr="66" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="11" row="4" tile_addr="67" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="12" row="4" tile_addr="68" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="4" tile_addr="69" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="4" tile_addr="70" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="15" row="4" tile_addr="71" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="0" row="5" tile_addr="72" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="5" tile_addr="73" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="5" tile_addr="74" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="4" row="5" tile_addr="75" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="5" tile_addr="76" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="5" tile_addr="77" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="8" row="5" tile_addr="78" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="5" tile_addr="79" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="5" tile_addr="80" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="12" row="5" tile_addr="81" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="5" tile_addr="82" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="5" tile_addr="83" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="0" row="6" tile_addr="84" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="6" tile_addr="85" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="6" tile_addr="86" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="3" row="6" tile_addr="87" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="4" row="6" tile_addr="88" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="6" tile_addr="89" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="6" tile_addr="90" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="7" row="6" tile_addr="91" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="8" row="6" tile_addr="92" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="6" tile_addr="93" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="6" tile_addr="94" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="11" row="6" tile_addr="95" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="12" row="6" tile_addr="96" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="6" tile_addr="97" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="6" tile_addr="98" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="15" row="6" tile_addr="99" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="0" row="7" tile_addr="100" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="7" tile_addr="101" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="7" tile_addr="102" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="4" row="7" tile_addr="103" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="7" tile_addr="104" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="7" tile_addr="105" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="8" row="7" tile_addr="106" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="7" tile_addr="107" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="7" tile_addr="108" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="12" row="7" tile_addr="109" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="7" tile_addr="110" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="7" tile_addr="111" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="0" row="8" tile_addr="112" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="8" tile_addr="113" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="8" tile_addr="114" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="3" row="8" tile_addr="115" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="4" row="8" tile_addr="116" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="8" tile_addr="117" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="8" tile_addr="118" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="7" row="8" tile_addr="119" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="8" row="8" tile_addr="120" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="8" tile_addr="121" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="8" tile_addr="122" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="11" row="8" tile_addr="123" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="12" row="8" tile_addr="124" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="8" tile_addr="125" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="8" tile_addr="126" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="15" row="8" tile_addr="127" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="0" row="9" tile_addr="128" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="9" tile_addr="129" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="9" tile_addr="130" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="4" row="9" tile_addr="131" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="9" tile_addr="132" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="9" tile_addr="133" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="8" row="9" tile_addr="134" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="9" tile_addr="135" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="9" tile_addr="136" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="12" row="9" tile_addr="137" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="9" tile_addr="138" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="9" tile_addr="139" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="0" row="10" tile_addr="140" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="10" tile_addr="141" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="10" tile_addr="142" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="3" row="10" tile_addr="143" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="4" row="10" tile_addr="144" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="10" tile_addr="145" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="10" tile_addr="146" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="7" row="10" tile_addr="147" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="8" row="10" tile_addr="148" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="10" tile_addr="149" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="10" tile_addr="150" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="11" row="10" tile_addr="151" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="12" row="10" tile_addr="152" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="10" tile_addr="153" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="10" tile_addr="154" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="15" row="10" tile_addr="155" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="0" row="11" tile_addr="156" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="11" tile_addr="157" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="11" tile_addr="158" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="4" row="11" tile_addr="159" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="11" tile_addr="160" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="11" tile_addr="161" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="8" row="11" tile_addr="162" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="11" tile_addr="163" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="11" tile_addr="164" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="12" row="11" tile_addr="165" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="11" tile_addr="166" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="11" tile_addr="167" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="0" row="12" tile_addr="168" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="12" tile_addr="169" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="12" tile_addr="170" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="3" row="12" tile_addr="171" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="4" row="12" tile_addr="172" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="12" tile_addr="173" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="12" tile_addr="174" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="7" row="12" tile_addr="175" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="8" row="12" tile_addr="176" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="12" tile_addr="177" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="12" tile_addr="178" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="11" row="12" tile_addr="179" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="12" row="12" tile_addr="180" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="12" tile_addr="181" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="12" tile_addr="182" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="15" row="12" tile_addr="183" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="0" row="13" tile_addr="184" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="13" tile_addr="185" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="13" tile_addr="186" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="4" row="13" tile_addr="187" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="13" tile_addr="188" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="13" tile_addr="189" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="8" row="13" tile_addr="190" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="13" tile_addr="191" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="13" tile_addr="192" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="12" row="13" tile_addr="193" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="13" tile_addr="194" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="13" tile_addr="195" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="0" row="14" tile_addr="196" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="14" tile_addr="197" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="14" tile_addr="198" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="3" row="14" tile_addr="199" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="4" row="14" tile_addr="200" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="14" tile_addr="201" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="14" tile_addr="202" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="7" row="14" tile_addr="203" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="8" row="14" tile_addr="204" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="14" tile_addr="205" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="14" tile_addr="206" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="11" row="14" tile_addr="207" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="12" row="14" tile_addr="208" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="14" tile_addr="209" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="14" tile_addr="210" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="15" row="14" tile_addr="211" tracks="BUS1:5 BUS16:5 " type="memory_tile">
    <cb bus="BUS16" feature_address="5">
        <sel_width>4</sel_width>
        <mux snk="ain">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="din">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_0_1</src>
          <src sel="2">in_0_BUS16_0_2</src>
          <src sel="3">in_0_BUS16_0_3</src>
          <src sel="4">in_0_BUS16_0_4</src>
          <src sel="5">in_0_BUS16_2_0</src>
          <src sel="6">in_0_BUS16_2_1</src>
          <src sel="7">in_0_BUS16_2_2</src>
          <src sel="8">in_0_BUS16_2_3</src>
          <src sel="9">in_0_BUS16_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="6">
        <sel_width>4</sel_width>
        <mux snk="ren">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="7">
        <sel_width>4</sel_width>
        <mux snk="wen">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_0_1</src>
          <src sel="2">in_0_BUS1_0_2</src>
          <src sel="3">in_0_BUS1_0_3</src>
          <src sel="4">in_0_BUS1_0_4</src>
          <src sel="5">in_0_BUS1_2_0</src>
          <src sel="6">in_0_BUS1_2_1</src>
          <src sel="7">in_0_BUS1_2_2</src>
          <src sel="8">in_0_BUS1_2_3</src>
          <src sel="9">in_0_BUS1_2_4</src>
        </mux>
    </cb>
    <mem control_bus="BUS1" data_bus="BUS16" feature_address="8">
       <mode bith="1" bitl="0">00</mode>
       <tile_en bit="2">0</tile_en>
       <fifo_depth bith="15" bitl="3">0</fifo_depth>
       <almost_full_count bith="18" bitl="16">0</almost_full_count>
       <chain_enable bit="19">0</chain_enable>
    </mem>
    <sb bus="BUS1" feature_address="0" row="0">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_0_BUS1_0_0">
          <src sel="0">sb_wire_out_1_BUS1_3_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_0_BUS1_0_1">
          <src sel="0">sb_wire_out_1_BUS1_3_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_0_BUS1_0_2">
          <src sel="0">sb_wire_out_1_BUS1_3_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_0_BUS1_0_3">
          <src sel="0">sb_wire_out_1_BUS1_3_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_0_BUS1_0_4">
          <src sel="0">sb_wire_out_1_BUS1_3_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="sb_wire_in_1_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">in_0_BUS1_2_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="sb_wire_in_1_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">in_0_BUS1_2_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="sb_wire_in_1_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">in_0_BUS1_2_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="sb_wire_in_1_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">in_0_BUS1_2_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="sb_wire_in_1_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">in_0_BUS1_2_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_0_BUS1_2_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_0_BUS1_2_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_0_BUS1_2_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_0_BUS1_2_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_0_BUS1_2_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="out_0_BUS1_3_0">
          <src sel="0">in_0_BUS1_0_0</src>
          <src sel="1">sb_wire_out_1_BUS1_3_0</src>
          <src sel="2">in_0_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="out_0_BUS1_3_1">
          <src sel="0">in_0_BUS1_0_1</src>
          <src sel="1">sb_wire_out_1_BUS1_3_1</src>
          <src sel="2">in_0_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="out_0_BUS1_3_2">
          <src sel="0">in_0_BUS1_0_2</src>
          <src sel="1">sb_wire_out_1_BUS1_3_2</src>
          <src sel="2">in_0_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="out_0_BUS1_3_3">
          <src sel="0">in_0_BUS1_0_3</src>
          <src sel="1">sb_wire_out_1_BUS1_3_3</src>
          <src sel="2">in_0_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="out_0_BUS1_3_4">
          <src sel="0">in_0_BUS1_0_4</src>
          <src sel="1">sb_wire_out_1_BUS1_3_4</src>
          <src sel="2">in_0_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="2" row="0">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_0_BUS16_0_0">
          <src sel="0">sb_wire_out_1_BUS16_3_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_0_BUS16_0_1">
          <src sel="0">sb_wire_out_1_BUS16_3_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_0_BUS16_0_2">
          <src sel="0">sb_wire_out_1_BUS16_3_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_0_BUS16_0_3">
          <src sel="0">sb_wire_out_1_BUS16_3_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_0_BUS16_0_4">
          <src sel="0">sb_wire_out_1_BUS16_3_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="sb_wire_in_1_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">in_0_BUS16_2_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="sb_wire_in_1_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">in_0_BUS16_2_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="sb_wire_in_1_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">in_0_BUS16_2_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="sb_wire_in_1_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">in_0_BUS16_2_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="sb_wire_in_1_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">in_0_BUS16_2_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_0_BUS16_2_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_0_BUS16_2_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_0_BUS16_2_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_0_BUS16_2_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_0_BUS16_2_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_0_BUS16_3_0">
          <src sel="0">in_0_BUS16_0_0</src>
          <src sel="1">sb_wire_out_1_BUS16_3_0</src>
          <src sel="2">in_0_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_0_BUS16_3_1">
          <src sel="0">in_0_BUS16_0_1</src>
          <src sel="1">sb_wire_out_1_BUS16_3_1</src>
          <src sel="2">in_0_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_0_BUS16_3_2">
          <src sel="0">in_0_BUS16_0_2</src>
          <src sel="1">sb_wire_out_1_BUS16_3_2</src>
          <src sel="2">in_0_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_0_BUS16_3_3">
          <src sel="0">in_0_BUS16_0_3</src>
          <src sel="1">sb_wire_out_1_BUS16_3_3</src>
          <src sel="2">in_0_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_0_BUS16_3_4">
          <src sel="0">in_0_BUS16_0_4</src>
          <src sel="1">sb_wire_out_1_BUS16_3_4</src>
          <src sel="2">in_0_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="1" row="1">
        <sel_width>3</sel_width>
        <mux configh="2" configl="0" configr="60" reg="1" snk="out_1_BUS1_0_0">
          <src sel="0">in_1_BUS1_1_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="5" configl="3" configr="61" reg="1" snk="out_1_BUS1_0_1">
          <src sel="0">in_1_BUS1_1_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="8" configl="6" configr="62" reg="1" snk="out_1_BUS1_0_2">
          <src sel="0">in_1_BUS1_1_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="11" configl="9" configr="63" reg="1" snk="out_1_BUS1_0_3">
          <src sel="0">in_1_BUS1_1_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="14" configl="12" configr="64" reg="1" snk="out_1_BUS1_0_4">
          <src sel="0">in_1_BUS1_1_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="17" configl="15" configr="65" reg="1" snk="out_1_BUS1_1_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_2_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="20" configl="18" configr="66" reg="1" snk="out_1_BUS1_1_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_2_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="23" configl="21" configr="67" reg="1" snk="out_1_BUS1_1_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_2_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="26" configl="24" configr="68" reg="1" snk="out_1_BUS1_1_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_2_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="29" configl="27" configr="69" reg="1" snk="out_1_BUS1_1_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_2_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="32" configl="30" configr="70" reg="1" snk="out_1_BUS1_2_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">sb_wire_in_1_BUS1_3_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="35" configl="33" configr="71" reg="1" snk="out_1_BUS1_2_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">sb_wire_in_1_BUS1_3_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="38" configl="36" configr="72" reg="1" snk="out_1_BUS1_2_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">sb_wire_in_1_BUS1_3_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="41" configl="39" configr="73" reg="1" snk="out_1_BUS1_2_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">sb_wire_in_1_BUS1_3_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="44" configl="42" configr="74" reg="1" snk="out_1_BUS1_2_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">sb_wire_in_1_BUS1_3_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="47" configl="45" configr="75" reg="1" snk="sb_wire_out_1_BUS1_3_0">
          <src sel="0">in_1_BUS1_0_0</src>
          <src sel="1">in_1_BUS1_1_0</src>
          <src sel="2">in_1_BUS1_2_0</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="50" configl="48" configr="76" reg="1" snk="sb_wire_out_1_BUS1_3_1">
          <src sel="0">in_1_BUS1_0_1</src>
          <src sel="1">in_1_BUS1_1_1</src>
          <src sel="2">in_1_BUS1_2_1</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="53" configl="51" configr="77" reg="1" snk="sb_wire_out_1_BUS1_3_2">
          <src sel="0">in_1_BUS1_0_2</src>
          <src sel="1">in_1_BUS1_1_2</src>
          <src sel="2">in_1_BUS1_2_2</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="56" configl="54" configr="78" reg="1" snk="sb_wire_out_1_BUS1_3_3">
          <src sel="0">in_1_BUS1_0_3</src>
          <src sel="1">in_1_BUS1_1_3</src>
          <src sel="2">in_1_BUS1_2_3</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
        <mux configh="59" configl="57" configr="79" reg="1" snk="sb_wire_out_1_BUS1_3_4">
          <src sel="0">in_1_BUS1_0_4</src>
          <src sel="1">in_1_BUS1_1_4</src>
          <src sel="2">in_1_BUS1_2_4</src>
          <src sel="3">valid</src>
          <src sel="4">almost_full</src>
        </mux>
    </sb>
    <sb bus="BUS16" feature_address="3" row="1">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_1_BUS16_0_0">
          <src sel="0">in_1_BUS16_1_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_1_BUS16_0_1">
          <src sel="0">in_1_BUS16_1_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_1_BUS16_0_2">
          <src sel="0">in_1_BUS16_1_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_1_BUS16_0_3">
          <src sel="0">in_1_BUS16_1_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_1_BUS16_0_4">
          <src sel="0">in_1_BUS16_1_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_1_BUS16_1_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_2_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_1_BUS16_1_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_2_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_1_BUS16_1_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_2_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_1_BUS16_1_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_2_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_1_BUS16_1_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_2_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_1_BUS16_2_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">sb_wire_in_1_BUS16_3_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_1_BUS16_2_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">sb_wire_in_1_BUS16_3_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_1_BUS16_2_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">sb_wire_in_1_BUS16_3_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_1_BUS16_2_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">sb_wire_in_1_BUS16_3_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_1_BUS16_2_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">sb_wire_in_1_BUS16_3_4</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="sb_wire_out_1_BUS16_3_0">
          <src sel="0">in_1_BUS16_0_0</src>
          <src sel="1">in_1_BUS16_1_0</src>
          <src sel="2">in_1_BUS16_2_0</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="sb_wire_out_1_BUS16_3_1">
          <src sel="0">in_1_BUS16_0_1</src>
          <src sel="1">in_1_BUS16_1_1</src>
          <src sel="2">in_1_BUS16_2_1</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="sb_wire_out_1_BUS16_3_2">
          <src sel="0">in_1_BUS16_0_2</src>
          <src sel="1">in_1_BUS16_1_2</src>
          <src sel="2">in_1_BUS16_2_2</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="sb_wire_out_1_BUS16_3_3">
          <src sel="0">in_1_BUS16_0_3</src>
          <src sel="1">in_1_BUS16_1_3</src>
          <src sel="2">in_1_BUS16_2_3</src>
          <src sel="3">mem_out</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="sb_wire_out_1_BUS16_3_4">
          <src sel="0">in_1_BUS16_0_4</src>
          <src sel="1">in_1_BUS16_1_4</src>
          <src sel="2">in_1_BUS16_2_4</src>
          <src sel="3">mem_out</src>
        </mux>
    </sb>
  </tile>
  <tile col="0" row="15" tile_addr="212" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="1" row="15" tile_addr="213" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="2" row="15" tile_addr="214" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="4" row="15" tile_addr="215" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="5" row="15" tile_addr="216" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="6" row="15" tile_addr="217" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="8" row="15" tile_addr="218" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="9" row="15" tile_addr="219" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="10" row="15" tile_addr="220" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="12" row="15" tile_addr="221" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="13" row="15" tile_addr="222" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
  <tile col="14" row="15" tile_addr="223" tracks="BUS1:5 BUS16:5 " type="pe_tile_new">
    <cb bus="BUS16" feature_address="2">
        <sel_width>4</sel_width>
        <mux snk="a">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S1_T2</src>
          <src sel="3">in_BUS16_S1_T3</src>
          <src sel="4">in_BUS16_S1_T4</src>
          <src sel="5">in_BUS16_S3_T0</src>
          <src sel="6">in_BUS16_S3_T1</src>
          <src sel="7">in_BUS16_S3_T2</src>
          <src sel="8">in_BUS16_S3_T3</src>
          <src sel="9">in_BUS16_S3_T4</src>
        </mux>
    </cb>
    <cb bus="BUS16" feature_address="3">
        <sel_width>4</sel_width>
        <mux snk="b">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S0_T1</src>
          <src sel="2">in_BUS16_S0_T2</src>
          <src sel="3">in_BUS16_S0_T3</src>
          <src sel="4">in_BUS16_S0_T4</src>
          <src sel="5">in_BUS16_S2_T0</src>
          <src sel="6">in_BUS16_S2_T1</src>
          <src sel="7">in_BUS16_S2_T2</src>
          <src sel="8">in_BUS16_S2_T3</src>
          <src sel="9">in_BUS16_S2_T4</src>
        </mux>
    </cb>
    <cb bus="BUS1" feature_address="4">
        <sel_width>4</sel_width>
        <mux snk="d">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S0_T1</src>
          <src sel="2">in_BUS1_S0_T2</src>
          <src sel="3">in_BUS1_S0_T3</src>
          <src sel="4">in_BUS1_S0_T4</src>
          <src sel="5">in_BUS1_S2_T0</src>
          <src sel="6">in_BUS1_S2_T1</src>
          <src sel="7">in_BUS1_S2_T2</src>
          <src sel="8">in_BUS1_S2_T3</src>
          <src sel="9">in_BUS1_S2_T4</src>
        </mux>
    </cb>
    <opcode feature_address="1" />
    <pe feature_address="0">
        <bool_inps> 1 </bool_inps>
        <mult_mode> 1 </mult_mode>
        <reg_inputs> 1 </reg_inputs>
        <reg_out> 0 </reg_out>
        <use_add> 1 </use_add>
        <use_shift> 1 </use_shift>
    </pe>
    <sb bus="BUS16" feature_address="5">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS16_S0_T0">
          <src sel="0">in_BUS16_S1_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS16_S0_T1">
          <src sel="0">in_BUS16_S1_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS16_S0_T2">
          <src sel="0">in_BUS16_S1_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS16_S0_T3">
          <src sel="0">in_BUS16_S1_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS16_S0_T4">
          <src sel="0">in_BUS16_S1_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS16_S1_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S2_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS16_S1_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S2_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS16_S1_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S2_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS16_S1_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S2_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS16_S1_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S2_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS16_S2_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S3_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS16_S2_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S3_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS16_S2_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S3_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS16_S2_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S3_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS16_S2_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S3_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS16_S3_T0">
          <src sel="0">in_BUS16_S0_T0</src>
          <src sel="1">in_BUS16_S1_T0</src>
          <src sel="2">in_BUS16_S2_T0</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS16_S3_T1">
          <src sel="0">in_BUS16_S0_T1</src>
          <src sel="1">in_BUS16_S1_T1</src>
          <src sel="2">in_BUS16_S2_T1</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS16_S3_T2">
          <src sel="0">in_BUS16_S0_T2</src>
          <src sel="1">in_BUS16_S1_T2</src>
          <src sel="2">in_BUS16_S2_T2</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS16_S3_T3">
          <src sel="0">in_BUS16_S0_T3</src>
          <src sel="1">in_BUS16_S1_T3</src>
          <src sel="2">in_BUS16_S2_T3</src>
          <src sel="3">pe_out_res</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS16_S3_T4">
          <src sel="0">in_BUS16_S0_T4</src>
          <src sel="1">in_BUS16_S1_T4</src>
          <src sel="2">in_BUS16_S2_T4</src>
          <src sel="3">pe_out_res</src>
        </mux>
    </sb>
    <sb bus="BUS1" feature_address="6">
        <sel_width>2</sel_width>
        <mux configh="1" configl="0" configr="40" reg="1" snk="out_BUS1_S0_T0">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="3" configl="2" configr="41" reg="1" snk="out_BUS1_S0_T1">
          <src sel="0">in_BUS1_S1_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="5" configl="4" configr="42" reg="1" snk="out_BUS1_S0_T2">
          <src sel="0">in_BUS1_S1_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="7" configl="6" configr="43" reg="1" snk="out_BUS1_S0_T3">
          <src sel="0">in_BUS1_S1_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="9" configl="8" configr="44" reg="1" snk="out_BUS1_S0_T4">
          <src sel="0">in_BUS1_S1_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="11" configl="10" configr="45" reg="1" snk="out_BUS1_S1_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S2_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="13" configl="12" configr="46" reg="1" snk="out_BUS1_S1_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S2_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="15" configl="14" configr="47" reg="1" snk="out_BUS1_S1_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S2_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="17" configl="16" configr="48" reg="1" snk="out_BUS1_S1_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S2_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="19" configl="18" configr="49" reg="1" snk="out_BUS1_S1_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S2_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="21" configl="20" configr="50" reg="1" snk="out_BUS1_S2_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S3_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="23" configl="22" configr="51" reg="1" snk="out_BUS1_S2_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S3_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="25" configl="24" configr="52" reg="1" snk="out_BUS1_S2_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S3_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="27" configl="26" configr="53" reg="1" snk="out_BUS1_S2_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S3_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="29" configl="28" configr="54" reg="1" snk="out_BUS1_S2_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S3_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="31" configl="30" configr="55" reg="1" snk="out_BUS1_S3_T0">
          <src sel="0">in_BUS1_S0_T0</src>
          <src sel="1">in_BUS1_S1_T0</src>
          <src sel="2">in_BUS1_S2_T0</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="33" configl="32" configr="56" reg="1" snk="out_BUS1_S3_T1">
          <src sel="0">in_BUS1_S0_T1</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S2_T1</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="35" configl="34" configr="57" reg="1" snk="out_BUS1_S3_T2">
          <src sel="0">in_BUS1_S0_T2</src>
          <src sel="1">in_BUS1_S1_T2</src>
          <src sel="2">in_BUS1_S2_T2</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="37" configl="36" configr="58" reg="1" snk="out_BUS1_S3_T3">
          <src sel="0">in_BUS1_S0_T3</src>
          <src sel="1">in_BUS1_S1_T3</src>
          <src sel="2">in_BUS1_S2_T3</src>
          <src sel="3">pe_out_p</src>
        </mux>
        <mux configh="39" configl="38" configr="59" reg="1" snk="out_BUS1_S3_T4">
          <src sel="0">in_BUS1_S0_T4</src>
          <src sel="1">in_BUS1_S1_T4</src>
          <src sel="2">in_BUS1_S2_T4</src>
          <src sel="3">pe_out_p</src>
        </mux>
    </sb>
  <cb bus="BUS1" feature_address="9">
        <sel_width>4</sel_width>
        <mux snk="e">
          <src sel="0">in_BUS1_S1_T0</src>
          <src sel="1">in_BUS1_S1_T1</src>
          <src sel="2">in_BUS1_S1_T2</src>
          <src sel="3">in_BUS1_S1_T3</src>
          <src sel="4">in_BUS1_S1_T4</src>
          <src sel="5">in_BUS1_S3_T0</src>
          <src sel="6">in_BUS1_S3_T1</src>
          <src sel="7">in_BUS1_S3_T2</src>
          <src sel="8">in_BUS1_S3_T3</src>
          <src sel="9">in_BUS1_S3_T4</src>
        </mux>
    </cb>
    </tile>
</CGRA>