

================================================================
== Vivado HLS Report for 'forw_back'
================================================================
* Date:           Thu Nov  3 16:10:50 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.803|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_forward_fu_589   |forward   |    ?|    ?|    ?|    ?|   none  |
        |grp_backward_fu_625  |backward  |    ?|    ?|    ?|    ?|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.conv_kernel_1.conv1         |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.conv_kernel_2.conv2         |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.fc_hidden_layer1.fc1        |  721|  721|         3|          1|          1|   720|    yes   |
        |- memcpy.fc_hidden_layer2.fc2        |  201|  201|         3|          1|          1|   200|    yes   |
        |- memcpy.mnist_data.in               |  901|  901|         3|          1|          1|   900|    yes   |
        |- memcpy.out.probability_result.gep  |   11|   11|         3|          1|          1|    10|    yes   |
        |- memcpy.conv1.conv_kernel_1.gep     |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.conv2.conv_kernel_2.gep     |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.fc1.fc_hidden_layer1.gep    |  721|  721|         3|          1|          1|   720|    yes   |
        |- memcpy.fc2.fc_hidden_layer2.gep    |  201|  201|         3|          1|          1|   200|    yes   |
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    431|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       18|    103|   16224|  26552|    0|
|Memory           |        9|      -|     384|    135|    0|
|Multiplexer      |        -|      -|       -|   1669|    -|
|Register         |        -|      -|     835|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       27|    103|   17443|  28787|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|     28|      12|     40|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+------+-------+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +------------------------+----------------------+---------+-------+------+-------+-----+
    |grp_backward_fu_625     |backward              |       11|     40|  5388|   9271|    0|
    |forw_back_ctrl_s_axi_U  |forw_back_ctrl_s_axi  |        0|      0|   378|    616|    0|
    |forw_back_data_m_axi_U  |forw_back_data_m_axi  |        2|      0|   512|    580|    0|
    |grp_forward_fu_589      |forward               |        5|     63|  9946|  16085|    0|
    +------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                   |                      |       18|    103| 16224|  26552|    0|
    +------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |conv_kernel_1_U       |forw_back_conv_kevdy  |        0|  64|    5|    0|     9|   32|     1|          288|
    |conv_kernel_2_U       |forw_back_conv_kevdy  |        0|  64|    5|    0|     9|   32|     1|          288|
    |fc_hidden_layer1_U    |forw_back_fc_hiddxdS  |        2|   0|    0|    0|   720|   32|     1|        23040|
    |fc_hidden_layer2_U    |forw_back_fc_hiddyd2  |        0|  64|  100|    0|   200|   32|     1|         6400|
    |fc_in_1_0_U           |forw_back_fc_in_1_0   |        2|   0|    0|    0|    36|   32|     1|         1152|
    |fc_out_1_0_U          |forw_back_fc_out_DeQ  |        0|  64|   10|    0|    20|   32|     1|          640|
    |fc_in_2_relu1_0_U     |forw_back_fc_out_DeQ  |        0|  64|   10|    0|    20|   32|     1|          640|
    |max_poo_out_1_U       |forw_back_max_pooAem  |        1|   0|    0|    0|   196|   32|     1|         6272|
    |max_poo_locate_1_U    |forw_back_max_pooAem  |        1|   0|    0|    0|   196|   32|     1|         6272|
    |max_poo_locate_2_U    |forw_back_max_pooCeG  |        1|   0|    0|    0|    36|   32|     1|         1152|
    |mnist_data_U          |forw_back_mnist_dzec  |        2|   0|    0|    0|   900|   32|     1|        28800|
    |probability_result_U  |forward_fc_out_2_0    |        0|  64|    5|    0|    10|   32|     1|          320|
    +----------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+
    |Total                 |                      |        9| 384|  135|    0|  2352|  384|    12|        75264|
    +----------------------+----------------------+---------+----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln216_fu_925_p2                   |     +    |      0|  0|  12|           4|           1|
    |add_ln217_fu_942_p2                   |     +    |      0|  0|  12|           4|           1|
    |add_ln218_fu_959_p2                   |     +    |      0|  0|  17|          10|           1|
    |add_ln219_fu_976_p2                   |     +    |      0|  0|  15|           8|           1|
    |add_ln222_fu_908_p2                   |     +    |      0|  0|  17|          10|           1|
    |add_ln232_fu_891_p2                   |     +    |      0|  0|  12|           4|           1|
    |add_ln235_fu_823_p2                   |     +    |      0|  0|  12|           4|           1|
    |add_ln236_fu_840_p2                   |     +    |      0|  0|  12|           4|           1|
    |add_ln237_fu_857_p2                   |     +    |      0|  0|  17|          10|           1|
    |add_ln238_fu_874_p2                   |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp7_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp8_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp9_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state34                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state56_pp5_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state67_pp6_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state77_pp7_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state87_pp8_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state97_pp9_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op243_writeresp_state34  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln215_fu_787_p2                  |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln216_fu_919_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln217_fu_936_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln218_fu_953_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln219_fu_970_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln221_fu_793_p2                  |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln222_fu_902_p2                  |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln224_fu_799_p2                  |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln227_fu_805_p2                  |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln231_fu_811_p2                  |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln232_fu_885_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln235_fu_817_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln236_fu_834_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln237_fu_851_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln238_fu_868_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp7                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp8                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp9                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp9_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 431|         344|         133|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  353|         80|    1|         80|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter2             |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln216_phi_fu_545_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln217_phi_fu_557_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln218_phi_fu_569_p4  |    9|          2|   10|         20|
    |ap_phi_mux_phi_ln219_phi_fu_581_p4  |    9|          2|    8|         16|
    |ap_phi_mux_phi_ln222_phi_fu_533_p4  |    9|          2|   10|         20|
    |conv_kernel_1_address0              |   27|          5|    4|         20|
    |conv_kernel_1_ce0                   |   21|          4|    1|          4|
    |conv_kernel_1_d0                    |   15|          3|   32|         96|
    |conv_kernel_1_we0                   |   15|          3|    1|          3|
    |conv_kernel_2_address0              |   27|          5|    4|         20|
    |conv_kernel_2_ce0                   |   21|          4|    1|          4|
    |conv_kernel_2_d0                    |   15|          3|   32|         96|
    |conv_kernel_2_we0                   |   15|          3|    1|          3|
    |data_ARADDR                         |   38|          7|   32|        224|
    |data_ARBURST                        |    9|          2|    2|          4|
    |data_ARCACHE                        |    9|          2|    4|          8|
    |data_ARID                           |    9|          2|    1|          2|
    |data_ARLEN                          |   33|          6|   32|        192|
    |data_ARLOCK                         |    9|          2|    2|          4|
    |data_ARPROT                         |    9|          2|    3|          6|
    |data_ARQOS                          |    9|          2|    4|          8|
    |data_ARREGION                       |    9|          2|    4|          8|
    |data_ARSIZE                         |    9|          2|    3|          6|
    |data_ARUSER                         |    9|          2|    1|          2|
    |data_ARVALID                        |   15|          3|    1|          3|
    |data_AWADDR                         |   33|          6|   32|        192|
    |data_AWLEN                          |   27|          5|   32|        160|
    |data_RREADY                         |   15|          3|    1|          3|
    |data_WDATA                          |   33|          6|   32|        192|
    |data_blk_n_AR                       |    9|          2|    1|          2|
    |data_blk_n_AW                       |    9|          2|    1|          2|
    |data_blk_n_B                        |    9|          2|    1|          2|
    |data_blk_n_R                        |    9|          2|    1|          2|
    |data_blk_n_W                        |    9|          2|    1|          2|
    |fc_hidden_layer1_address0           |   27|          5|   10|         50|
    |fc_hidden_layer1_ce0                |   21|          4|    1|          4|
    |fc_hidden_layer1_d0                 |   15|          3|   32|         96|
    |fc_hidden_layer1_we0                |   15|          3|    1|          3|
    |fc_hidden_layer2_address0           |   21|          4|    8|         32|
    |fc_hidden_layer2_address1           |   15|          3|    8|         24|
    |fc_hidden_layer2_ce0                |   21|          4|    1|          4|
    |fc_hidden_layer2_ce1                |   15|          3|    1|          3|
    |fc_hidden_layer2_d1                 |   15|          3|   32|         96|
    |fc_hidden_layer2_we1                |   15|          3|    1|          3|
    |fc_in_1_0_address0                  |   15|          3|    6|         18|
    |fc_in_1_0_ce0                       |   15|          3|    1|          3|
    |fc_in_1_0_ce1                       |    9|          2|    1|          2|
    |fc_in_1_0_we0                       |    9|          2|    1|          2|
    |fc_in_1_0_we1                       |    9|          2|    1|          2|
    |fc_in_2_relu1_0_address0            |   15|          3|    5|         15|
    |fc_in_2_relu1_0_ce0                 |   15|          3|    1|          3|
    |fc_in_2_relu1_0_we0                 |    9|          2|    1|          2|
    |fc_out_1_0_address0                 |   15|          3|    5|         15|
    |fc_out_1_0_ce0                      |   15|          3|    1|          3|
    |fc_out_1_0_we0                      |    9|          2|    1|          2|
    |max_poo_locate_1_address0           |   15|          3|    8|         24|
    |max_poo_locate_1_ce0                |   15|          3|    1|          3|
    |max_poo_locate_1_we0                |    9|          2|    1|          2|
    |max_poo_locate_2_address0           |   15|          3|    6|         18|
    |max_poo_locate_2_ce0                |   15|          3|    1|          3|
    |max_poo_locate_2_we0                |    9|          2|    1|          2|
    |max_poo_out_1_address0              |   15|          3|    8|         24|
    |max_poo_out_1_ce0                   |   15|          3|    1|          3|
    |max_poo_out_1_we0                   |    9|          2|    1|          2|
    |mnist_data_address0                 |   21|          4|   10|         40|
    |mnist_data_ce0                      |   21|          4|    1|          4|
    |phi_ln216_reg_541                   |    9|          2|    4|          8|
    |phi_ln217_reg_553                   |    9|          2|    4|          8|
    |phi_ln218_reg_565                   |    9|          2|   10|         20|
    |phi_ln219_reg_577                   |    9|          2|    8|         16|
    |phi_ln222_reg_529                   |    9|          2|   10|         20|
    |phi_ln232_reg_518                   |    9|          2|    4|          8|
    |phi_ln235_reg_474                   |    9|          2|    4|          8|
    |phi_ln236_reg_485                   |    9|          2|    4|          8|
    |phi_ln237_reg_496                   |    9|          2|   10|         20|
    |phi_ln238_reg_507                   |    9|          2|    8|         16|
    |probability_result_address0         |   21|          4|    4|         16|
    |probability_result_ce0              |   21|          4|    1|          4|
    |probability_result_we0              |    9|          2|    1|          2|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1669|        349|  554|       2123|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln216_reg_1170                 |   4|   0|    4|          0|
    |add_ln217_reg_1184                 |   4|   0|    4|          0|
    |add_ln218_reg_1198                 |  10|   0|   10|          0|
    |add_ln219_reg_1212                 |   8|   0|    8|          0|
    |add_ln222_reg_1156                 |  10|   0|   10|          0|
    |ap_CS_fsm                          |  79|   0|   79|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter2            |   1|   0|    1|          0|
    |conv_kernel_1_load_reg_1071        |  32|   0|   32|          0|
    |conv_kernel_2_load_reg_1090        |  32|   0|   32|          0|
    |data_addr_1_read_reg_1217          |  32|   0|   32|          0|
    |data_addr_1_reg_1003               |  30|   0|   32|          2|
    |data_addr_2_read_reg_1203          |  32|   0|   32|          0|
    |data_addr_2_reg_1010               |  30|   0|   32|          2|
    |data_addr_3_read_reg_1189          |  32|   0|   32|          0|
    |data_addr_3_reg_1017               |  30|   0|   32|          2|
    |data_addr_4_read_reg_1175          |  32|   0|   32|          0|
    |data_addr_4_reg_1024               |  30|   0|   32|          2|
    |data_addr_5_read_reg_1161          |  32|   0|   32|          0|
    |data_addr_5_reg_1031               |  30|   0|   32|          2|
    |data_addr_reg_997                  |  30|   0|   32|          2|
    |fc_hidden_layer1_loa_reg_1109      |  32|   0|   32|          0|
    |fc_hidden_layer2_loa_reg_1128      |  32|   0|   32|          0|
    |grp_backward_fu_625_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_fu_589_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln216_reg_1166                |   1|   0|    1|          0|
    |icmp_ln216_reg_1166_pp6_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln217_reg_1180                |   1|   0|    1|          0|
    |icmp_ln217_reg_1180_pp7_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln218_reg_1194                |   1|   0|    1|          0|
    |icmp_ln218_reg_1194_pp8_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln219_reg_1208                |   1|   0|    1|          0|
    |icmp_ln219_reg_1208_pp9_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln221_reg_1041                |   1|   0|    1|          0|
    |icmp_ln222_reg_1152                |   1|   0|    1|          0|
    |icmp_ln222_reg_1152_pp5_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln224_reg_1045                |   1|   0|    1|          0|
    |icmp_ln227_reg_1049                |   1|   0|    1|          0|
    |icmp_ln231_reg_1053                |   1|   0|    1|          0|
    |icmp_ln232_reg_1133                |   1|   0|    1|          0|
    |icmp_ln232_reg_1133_pp4_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln235_reg_1057                |   1|   0|    1|          0|
    |icmp_ln235_reg_1057_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln236_reg_1076                |   1|   0|    1|          0|
    |icmp_ln236_reg_1076_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln237_reg_1095                |   1|   0|    1|          0|
    |icmp_ln237_reg_1095_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln238_reg_1114                |   1|   0|    1|          0|
    |icmp_ln238_reg_1114_pp3_iter1_reg  |   1|   0|    1|          0|
    |label_read_reg_987                 |  32|   0|   32|          0|
    |lr1_reg_992                        |  30|   0|   30|          0|
    |phi_ln216_reg_541                  |   4|   0|    4|          0|
    |phi_ln216_reg_541_pp6_iter1_reg    |   4|   0|    4|          0|
    |phi_ln217_reg_553                  |   4|   0|    4|          0|
    |phi_ln217_reg_553_pp7_iter1_reg    |   4|   0|    4|          0|
    |phi_ln218_reg_565                  |  10|   0|   10|          0|
    |phi_ln218_reg_565_pp8_iter1_reg    |  10|   0|   10|          0|
    |phi_ln219_reg_577                  |   8|   0|    8|          0|
    |phi_ln219_reg_577_pp9_iter1_reg    |   8|   0|    8|          0|
    |phi_ln222_reg_529                  |  10|   0|   10|          0|
    |phi_ln222_reg_529_pp5_iter1_reg    |  10|   0|   10|          0|
    |phi_ln232_reg_518                  |   4|   0|    4|          0|
    |phi_ln235_reg_474                  |   4|   0|    4|          0|
    |phi_ln236_reg_485                  |   4|   0|    4|          0|
    |phi_ln237_reg_496                  |  10|   0|   10|          0|
    |phi_ln238_reg_507                  |   8|   0|    8|          0|
    |probability_result_l_reg_1147      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 835|   0|  847|         12|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWADDR    |  in |    7|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WVALID    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WREADY    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WDATA     |  in |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WSTRB     |  in |    4|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARADDR    |  in |    7|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RVALID    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RREADY    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RDATA     | out |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RRESP     | out |    2|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BVALID    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BREADY    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BRESP     | out |    2|    s_axi   |     ctrl     |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs |   forw_back  | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |   forw_back  | return value |
|interrupt            | out |    1| ap_ctrl_hs |   forw_back  | return value |
|m_axi_data_AWVALID   | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREADY   |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWADDR    | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_AWID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLEN     | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_AWSIZE    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWBURST   | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLOCK    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWCACHE   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWPROT    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWQOS     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREGION  | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWUSER    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WVALID    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WREADY    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WDATA     | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_WSTRB     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_WLAST     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WID       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WUSER     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARVALID   | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREADY   |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARADDR    | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_ARID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLEN     | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_ARSIZE    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARBURST   | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLOCK    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARCACHE   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARPROT    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARQOS     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREGION  | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARUSER    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RVALID    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RREADY    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RDATA     |  in |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_RLAST     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RUSER     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RRESP     |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BVALID    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BREADY    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BRESP     |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BUSER     |  in |    1|    m_axi   |     data     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 3
  * Pipeline-9: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 99
* Pipeline : 10
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-2 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-3 : II = 1, D = 3, States = { 27 28 29 }
  Pipeline-4 : II = 1, D = 3, States = { 36 37 38 }
  Pipeline-5 : II = 1, D = 3, States = { 55 56 57 }
  Pipeline-6 : II = 1, D = 3, States = { 66 67 68 }
  Pipeline-7 : II = 1, D = 3, States = { 76 77 78 }
  Pipeline-8 : II = 1, D = 3, States = { 86 87 88 }
  Pipeline-9 : II = 1, D = 3, States = { 96 97 98 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 59 48 47 44 2 35 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 30 28 
28 --> 29 
29 --> 27 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 99 
35 --> 36 
36 --> 39 37 
37 --> 38 
38 --> 36 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 34 
44 --> 45 
45 --> 46 
46 --> 34 
47 --> 34 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 58 56 
56 --> 57 
57 --> 55 
58 --> 34 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 69 67 
67 --> 68 
68 --> 66 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 79 77 
77 --> 78 
78 --> 76 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 89 87 
87 --> 88 
88 --> 86 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 99 97 
97 --> 98 
98 --> 96 
99 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%lr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lr)"   --->   Operation 100 'read' 'lr_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%label_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %label_r)"   --->   Operation 101 'read' 'label_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 102 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%fc2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc2)"   --->   Operation 103 'read' 'fc2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%fc1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %fc1)"   --->   Operation 104 'read' 'fc1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%conv2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv2)"   --->   Operation 105 'read' 'conv2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%conv1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %conv1)"   --->   Operation 106 'read' 'conv1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 107 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (1.00ns)   --->   "%flag_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %flag)"   --->   Operation 108 'read' 'flag_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%lr1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lr_read, i32 2, i32 31)"   --->   Operation 109 'partselect' 'lr1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%out1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_read, i32 2, i32 31)"   --->   Operation 110 'partselect' 'out1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%empty = zext i30 %out1 to i64"   --->   Operation 111 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_addr = getelementptr float* %data, i64 %empty"   --->   Operation 112 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%fc = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc2_read, i32 2, i32 31)"   --->   Operation 113 'partselect' 'fc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty_20 = zext i30 %fc to i64"   --->   Operation 114 'zext' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr float* %data, i64 %empty_20"   --->   Operation 115 'getelementptr' 'data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%fc3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %fc1_read, i32 2, i32 31)"   --->   Operation 116 'partselect' 'fc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%empty_21 = zext i30 %fc3 to i64"   --->   Operation 117 'zext' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr float* %data, i64 %empty_21"   --->   Operation 118 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv2_read, i32 2, i32 31)"   --->   Operation 119 'partselect' 'conv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%empty_22 = zext i30 %conv to i64"   --->   Operation 120 'zext' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr float* %data, i64 %empty_22"   --->   Operation 121 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %conv1_read, i32 2, i32 31)"   --->   Operation 122 'partselect' 'conv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%empty_23 = zext i30 %conv3 to i64"   --->   Operation 123 'zext' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_addr_4 = getelementptr float* %data, i64 %empty_23"   --->   Operation 124 'getelementptr' 'data_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_read, i32 2, i32 31)"   --->   Operation 125 'partselect' 'in1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%empty_24 = zext i30 %in1 to i64"   --->   Operation 126 'zext' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%data_addr_5 = getelementptr float* %data, i64 %empty_24"   --->   Operation 127 'getelementptr' 'data_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data), !map !73"   --->   Operation 128 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %flag) nounwind, !map !85"   --->   Operation 129 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %label_r) nounwind, !map !91"   --->   Operation 130 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @forw_back_str) nounwind"   --->   Operation 131 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lr, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:198]   --->   Operation 132 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:198]   --->   Operation 133 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %flag, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:199]   --->   Operation 134 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %label_r, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:200]   --->   Operation 135 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:201]   --->   Operation 136 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv1, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:202]   --->   Operation 137 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %conv2, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:203]   --->   Operation 138 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:204]   --->   Operation 139 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc1, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:205]   --->   Operation 140 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %fc2, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:206]   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 32, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:207]   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str8, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [f_b_4_new_network/forw_back_new_network.c:213]   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.11ns)   --->   "%icmp_ln215 = icmp eq i32 %flag_read, 0" [f_b_4_new_network/forw_back_new_network.c:215]   --->   Operation 144 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln215, label %burst.rd.header.preheader, label %1" [f_b_4_new_network/forw_back_new_network.c:215]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (1.11ns)   --->   "%icmp_ln221 = icmp eq i32 %flag_read, 1" [f_b_4_new_network/forw_back_new_network.c:221]   --->   Operation 146 'icmp' 'icmp_ln221' <Predicate = (!icmp_ln215)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %burst.rd.header46.preheader, label %2" [f_b_4_new_network/forw_back_new_network.c:221]   --->   Operation 147 'br' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (1.11ns)   --->   "%icmp_ln224 = icmp eq i32 %flag_read, 2" [f_b_4_new_network/forw_back_new_network.c:224]   --->   Operation 148 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln215 & !icmp_ln221)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln224, label %3, label %4" [f_b_4_new_network/forw_back_new_network.c:224]   --->   Operation 149 'br' <Predicate = (!icmp_ln215 & !icmp_ln221)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.11ns)   --->   "%icmp_ln227 = icmp eq i32 %flag_read, 3" [f_b_4_new_network/forw_back_new_network.c:227]   --->   Operation 150 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln227, label %5, label %6" [f_b_4_new_network/forw_back_new_network.c:227]   --->   Operation 151 'br' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.11ns)   --->   "%icmp_ln231 = icmp eq i32 %flag_read, 4" [f_b_4_new_network/forw_back_new_network.c:231]   --->   Operation 152 'icmp' 'icmp_ln231' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224 & !icmp_ln227)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %burst.wr.header.preheader, label %burst.wr.header71.preheader" [f_b_4_new_network/forw_back_new_network.c:231]   --->   Operation 153 'br' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224 & !icmp_ln227)> <Delay = 0.00>
ST_1 : Operation 154 [2/2] (0.75ns)   --->   "call fastcc void @forward()" [f_b_4_new_network/forw_back_new_network.c:228]   --->   Operation 154 'call' <Predicate = (!icmp_ln215 & !icmp_ln221 & !icmp_ln224 & icmp_ln227)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 155 [2/2] (0.75ns)   --->   "call fastcc void @forward()" [f_b_4_new_network/forw_back_new_network.c:225]   --->   Operation 155 'call' <Predicate = (!icmp_ln215 & !icmp_ln221 & icmp_ln224)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 156 [1/1] (8.75ns)   --->   "%data_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 156 'writereq' 'data_addr_4_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 157 [1/1] (0.75ns)   --->   "br label %burst.wr.header71" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%phi_ln235 = phi i4 [ %add_ln235, %burstwrite.region1 ], [ 0, %burst.wr.header71.preheader ]" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 158 'phi' 'phi_ln235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.88ns)   --->   "%icmp_ln235 = icmp eq i4 %phi_ln235, -7" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 159 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 160 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.86ns)   --->   "%add_ln235 = add i4 %phi_ln235, 1" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 161 'add' 'add_ln235' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %icmp_ln235, label %burst.wr.header95.preheader, label %burstwrite.region1" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i4 %phi_ln235 to i64" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 163 'zext' 'zext_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%conv_kernel_1_addr_1 = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln235" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 164 'getelementptr' 'conv_kernel_1_addr_1' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 165 [2/2] (0.79ns)   --->   "%conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 165 'load' 'conv_kernel_1_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 166 [1/2] (0.79ns)   --->   "%conv_kernel_1_load = load float* %conv_kernel_1_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 166 'load' 'conv_kernel_1_load' <Predicate = (!icmp_ln235)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 167 'specregionbegin' 'burstwrite_rbegin1' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 168 'specpipeline' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv1_OC_c)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 169 'specloopname' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_4, float %conv_kernel_1_load, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 170 'write' <Predicate = (!icmp_ln235)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%burstwrite_rend83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin1) nounwind" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 171 'specregionend' 'burstwrite_rend83' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "br label %burst.wr.header71" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 172 'br' <Predicate = (!icmp_ln235)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.75>
ST_6 : Operation 173 [5/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 173 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 8.75>
ST_7 : Operation 174 [4/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 174 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 175 [3/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 175 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.75>
ST_9 : Operation 176 [2/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 176 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.75>
ST_10 : Operation 177 [1/5] (8.75ns)   --->   "%data_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:235]   --->   Operation 177 'writeresp' 'data_addr_4_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 178 [1/1] (8.75ns)   --->   "%data_addr_3_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 178 'writereq' 'data_addr_3_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 179 [1/1] (0.75ns)   --->   "br label %burst.wr.header95" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.75>

State 11 <SV = 8> <Delay = 1.21>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%phi_ln236 = phi i4 [ %add_ln236, %burstwrite.region2 ], [ 0, %burst.wr.header95.preheader ]" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 180 'phi' 'phi_ln236' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.88ns)   --->   "%icmp_ln236 = icmp eq i4 %phi_ln236, -7" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 181 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 182 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.86ns)   --->   "%add_ln236 = add i4 %phi_ln236, 1" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 183 'add' 'add_ln236' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %burst.wr.header119.preheader, label %burstwrite.region2" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i4 %phi_ln236 to i64" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 185 'zext' 'zext_ln236' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%conv_kernel_2_addr_1 = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln236" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 186 'getelementptr' 'conv_kernel_2_addr_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_11 : Operation 187 [2/2] (0.79ns)   --->   "%conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 187 'load' 'conv_kernel_2_load' <Predicate = (!icmp_ln236)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 9> <Delay = 0.79>
ST_12 : Operation 188 [1/2] (0.79ns)   --->   "%conv_kernel_2_load = load float* %conv_kernel_2_addr_1, align 4" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 188 'load' 'conv_kernel_2_load' <Predicate = (!icmp_ln236)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 10> <Delay = 8.75>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 189 'specregionbegin' 'burstwrite_rbegin2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 190 'specpipeline' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_conv2_OC_c)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 191 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_3, float %conv_kernel_2_load, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 192 'write' <Predicate = (!icmp_ln236)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%burstwrite_rend107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin2) nounwind" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 193 'specregionend' 'burstwrite_rend107' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "br label %burst.wr.header95" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 194 'br' <Predicate = (!icmp_ln236)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 8.75>
ST_14 : Operation 195 [5/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 195 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 10> <Delay = 8.75>
ST_15 : Operation 196 [4/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 196 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 11> <Delay = 8.75>
ST_16 : Operation 197 [3/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 197 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 12> <Delay = 8.75>
ST_17 : Operation 198 [2/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 198 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 8.75>
ST_18 : Operation 199 [1/5] (8.75ns)   --->   "%data_addr_3_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:236]   --->   Operation 199 'writeresp' 'data_addr_3_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 200 [1/1] (8.75ns)   --->   "%data_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 200 'writereq' 'data_addr_2_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 201 [1/1] (0.75ns)   --->   "br label %burst.wr.header119" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.75>

State 19 <SV = 14> <Delay = 1.35>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%phi_ln237 = phi i10 [ %add_ln237, %burstwrite.region3 ], [ 0, %burst.wr.header119.preheader ]" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 202 'phi' 'phi_ln237' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.85ns)   --->   "%icmp_ln237 = icmp eq i10 %phi_ln237, -304" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 203 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720) nounwind"   --->   Operation 204 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.93ns)   --->   "%add_ln237 = add i10 %phi_ln237, 1" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 205 'add' 'add_ln237' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln237, label %burst.wr.header143.preheader, label %burstwrite.region3" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i10 %phi_ln237 to i64" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 207 'zext' 'zext_ln237' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add_1 = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln237" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 208 'getelementptr' 'fc_hidden_layer1_add_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_19 : Operation 209 [2/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 209 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln237)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 20 <SV = 15> <Delay = 1.35>
ST_20 : Operation 210 [1/2] (1.35ns)   --->   "%fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add_1, align 4" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 210 'load' 'fc_hidden_layer1_loa' <Predicate = (!icmp_ln237)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 211 'specregionbegin' 'burstwrite_rbegin3' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 212 'specpipeline' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc1_OC_fc_s)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 213 'specloopname' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_2, float %fc_hidden_layer1_loa, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 214 'write' <Predicate = (!icmp_ln237)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%burstwrite_rend131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin3) nounwind" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 215 'specregionend' 'burstwrite_rend131' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "br label %burst.wr.header119" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 216 'br' <Predicate = (!icmp_ln237)> <Delay = 0.00>

State 22 <SV = 15> <Delay = 8.75>
ST_22 : Operation 217 [5/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 217 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 16> <Delay = 8.75>
ST_23 : Operation 218 [4/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 218 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 17> <Delay = 8.75>
ST_24 : Operation 219 [3/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 219 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 18> <Delay = 8.75>
ST_25 : Operation 220 [2/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 220 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 19> <Delay = 8.75>
ST_26 : Operation 221 [1/5] (8.75ns)   --->   "%data_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:237]   --->   Operation 221 'writeresp' 'data_addr_2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 222 [1/1] (8.75ns)   --->   "%data_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 222 'writereq' 'data_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 223 [1/1] (0.75ns)   --->   "br label %burst.wr.header143" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.75>

State 27 <SV = 20> <Delay = 1.18>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%phi_ln238 = phi i8 [ %add_ln238, %burstwrite.region4 ], [ 0, %burst.wr.header143.preheader ]" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 224 'phi' 'phi_ln238' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.85ns)   --->   "%icmp_ln238 = icmp eq i8 %phi_ln238, -56" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 225 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind"   --->   Operation 226 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (0.90ns)   --->   "%add_ln238 = add i8 %phi_ln238, 1" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 227 'add' 'add_ln238' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %memcpy.tail.loopexit, label %burstwrite.region4" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i8 %phi_ln238 to i64" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 229 'zext' 'zext_ln238' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add_1 = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln238" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 230 'getelementptr' 'fc_hidden_layer2_add_1' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_27 : Operation 231 [2/2] (0.85ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 231 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln238)> <Delay = 0.85> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 28 <SV = 21> <Delay = 0.85>
ST_28 : Operation 232 [1/2] (0.85ns)   --->   "%fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add_1, align 4" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 232 'load' 'fc_hidden_layer2_loa' <Predicate = (!icmp_ln238)> <Delay = 0.85> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 29 <SV = 22> <Delay = 8.75>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 233 'specregionbegin' 'burstwrite_rbegin4' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 234 'specpipeline' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_fc2_OC_fc_s)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 235 'specloopname' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_1, float %fc_hidden_layer2_loa, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 236 'write' <Predicate = (!icmp_ln238)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%burstwrite_rend155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin4) nounwind" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 237 'specregionend' 'burstwrite_rend155' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "br label %burst.wr.header143" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 238 'br' <Predicate = (!icmp_ln238)> <Delay = 0.00>

State 30 <SV = 21> <Delay = 8.75>
ST_30 : Operation 239 [5/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 239 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 22> <Delay = 8.75>
ST_31 : Operation 240 [4/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 240 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 23> <Delay = 8.75>
ST_32 : Operation 241 [3/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 241 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 24> <Delay = 8.75>
ST_33 : Operation 242 [2/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 242 'writeresp' 'data_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 25> <Delay = 8.75>
ST_34 : Operation 243 [1/5] (8.75ns)   --->   "%data_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:238]   --->   Operation 243 'writeresp' 'data_addr_1_wr_resp' <Predicate = (!icmp_ln221 & !icmp_ln224 & !icmp_ln227 & !icmp_ln231)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "br label %memcpy.tail"   --->   Operation 244 'br' <Predicate = (!icmp_ln221 & !icmp_ln224 & !icmp_ln227 & !icmp_ln231)> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 245 'br' <Predicate = (!icmp_ln221 & !icmp_ln224 & !icmp_ln227)> <Delay = 0.00>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 246 'br' <Predicate = (!icmp_ln221 & !icmp_ln224)> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "br label %burst.rd.end45"   --->   Operation 247 'br' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "br label %burst.rd.end32"   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 1> <Delay = 8.75>
ST_35 : Operation 249 [1/1] (8.75ns)   --->   "%data_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr, i32 10)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 249 'writereq' 'data_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 250 [1/1] (0.75ns)   --->   "br label %burst.wr.header" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.75>

State 36 <SV = 2> <Delay = 1.21>
ST_36 : Operation 251 [1/1] (0.00ns)   --->   "%phi_ln232 = phi i4 [ %add_ln232, %burstwrite.region ], [ 0, %burst.wr.header.preheader ]" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 251 'phi' 'phi_ln232' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 252 [1/1] (0.88ns)   --->   "%icmp_ln232 = icmp eq i4 %phi_ln232, -6" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 252 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 253 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.86ns)   --->   "%add_ln232 = add i4 %phi_ln232, 1" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 254 'add' 'add_ln232' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %memcpy.tail.loopexit19, label %burstwrite.region" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i4 %phi_ln232 to i64" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 256 'zext' 'zext_ln232' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%probability_result_a = getelementptr [10 x float]* @probability_result, i64 0, i64 %zext_ln232" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 257 'getelementptr' 'probability_result_a' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_36 : Operation 258 [2/2] (0.79ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 258 'load' 'probability_result_l' <Predicate = (!icmp_ln232)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 37 <SV = 3> <Delay = 0.79>
ST_37 : Operation 259 [1/2] (0.79ns)   --->   "%probability_result_l = load float* %probability_result_a, align 4" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 259 'load' 'probability_result_l' <Predicate = (!icmp_ln232)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 38 <SV = 4> <Delay = 8.75>
ST_38 : Operation 260 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 260 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_38 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 261 'specpipeline' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_38 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_out_OC_pro)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 262 'specloopname' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_38 : Operation 263 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr, float %probability_result_l, i4 -1)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 263 'write' <Predicate = (!icmp_ln232)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 264 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 264 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_38 : Operation 265 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 265 'br' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 39 <SV = 3> <Delay = 8.75>
ST_39 : Operation 266 [5/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 266 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 4> <Delay = 8.75>
ST_40 : Operation 267 [4/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 267 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 5> <Delay = 8.75>
ST_41 : Operation 268 [3/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 268 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 6> <Delay = 8.75>
ST_42 : Operation 269 [2/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 269 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 7> <Delay = 8.75>
ST_43 : Operation 270 [1/5] (8.75ns)   --->   "%data_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr)" [f_b_4_new_network/forw_back_new_network.c:232]   --->   Operation 270 'writeresp' 'data_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "br label %memcpy.tail"   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 1> <Delay = 0.00>
ST_44 : Operation 272 [1/2] (0.00ns)   --->   "call fastcc void @forward()" [f_b_4_new_network/forw_back_new_network.c:228]   --->   Operation 272 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 2> <Delay = 0.79>
ST_45 : Operation 273 [2/2] (0.79ns)   --->   "call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)" [f_b_4_new_network/forw_back_new_network.c:229]   --->   Operation 273 'call' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 3> <Delay = 0.00>
ST_46 : Operation 274 [1/2] (0.00ns)   --->   "call fastcc void @backward(i32 %label_read, float* %data, i30 %lr1)" [f_b_4_new_network/forw_back_new_network.c:229]   --->   Operation 274 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 275 [1/1] (0.00ns)   --->   "br label %7" [f_b_4_new_network/forw_back_new_network.c:230]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 1> <Delay = 0.00>
ST_47 : Operation 276 [1/2] (0.00ns)   --->   "call fastcc void @forward()" [f_b_4_new_network/forw_back_new_network.c:225]   --->   Operation 276 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 277 [1/1] (0.00ns)   --->   "br label %8" [f_b_4_new_network/forw_back_new_network.c:226]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 1> <Delay = 8.75>
ST_48 : Operation 278 [7/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 278 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 2> <Delay = 8.75>
ST_49 : Operation 279 [6/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 279 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 3> <Delay = 8.75>
ST_50 : Operation 280 [5/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 280 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 4> <Delay = 8.75>
ST_51 : Operation 281 [4/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 281 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 5> <Delay = 8.75>
ST_52 : Operation 282 [3/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 282 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 6> <Delay = 8.75>
ST_53 : Operation 283 [2/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 283 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 7> <Delay = 8.75>
ST_54 : Operation 284 [1/7] (8.75ns)   --->   "%data_addr_5_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_5, i32 900)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 284 'readreq' 'data_addr_5_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 285 [1/1] (0.75ns)   --->   "br label %burst.rd.header46" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.75>

State 55 <SV = 8> <Delay = 0.93>
ST_55 : Operation 286 [1/1] (0.00ns)   --->   "%phi_ln222 = phi i10 [ %add_ln222, %burstread.region4 ], [ 0, %burst.rd.header46.preheader ]" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 286 'phi' 'phi_ln222' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 287 [1/1] (0.85ns)   --->   "%icmp_ln222 = icmp eq i10 %phi_ln222, -124" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 287 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 288 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900) nounwind"   --->   Operation 288 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 289 [1/1] (0.93ns)   --->   "%add_ln222 = add i10 %phi_ln222, 1" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 289 'add' 'add_ln222' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %burst.rd.end45.loopexit, label %burstread.region4" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 9> <Delay = 8.75>
ST_56 : Operation 291 [1/1] (8.75ns)   --->   "%data_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_5)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 291 'read' 'data_addr_5_read' <Predicate = (!icmp_ln222)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 10> <Delay = 1.35>
ST_57 : Operation 292 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 292 'specregionbegin' 'burstread_rbegin1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 293 'specpipeline' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @memcpy_OC_mnist_data)" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 294 'specloopname' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i10 %phi_ln222 to i64" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 295 'zext' 'zext_ln222' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 296 [1/1] (0.00ns)   --->   "%mnist_data_addr = getelementptr [900 x float]* @mnist_data, i64 0, i64 %zext_ln222" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 296 'getelementptr' 'mnist_data_addr' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 297 [1/1] (1.35ns)   --->   "store float %data_addr_5_read, float* %mnist_data_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 297 'store' <Predicate = (!icmp_ln222)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_57 : Operation 298 [1/1] (0.00ns)   --->   "%burstread_rend55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1) nounwind" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 298 'specregionend' 'burstread_rend55' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_57 : Operation 299 [1/1] (0.00ns)   --->   "br label %burst.rd.header46" [f_b_4_new_network/forw_back_new_network.c:222]   --->   Operation 299 'br' <Predicate = (!icmp_ln222)> <Delay = 0.00>

State 58 <SV = 9> <Delay = 0.00>
ST_58 : Operation 300 [1/1] (0.00ns)   --->   "br label %burst.rd.end45"   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 1> <Delay = 8.75>
ST_59 : Operation 301 [7/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 301 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 2> <Delay = 8.75>
ST_60 : Operation 302 [6/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 302 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 3> <Delay = 8.75>
ST_61 : Operation 303 [5/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 303 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 4> <Delay = 8.75>
ST_62 : Operation 304 [4/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 304 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 5> <Delay = 8.75>
ST_63 : Operation 305 [3/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 305 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 6> <Delay = 8.75>
ST_64 : Operation 306 [2/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 306 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 7> <Delay = 8.75>
ST_65 : Operation 307 [1/7] (8.75ns)   --->   "%data_addr_4_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_4, i32 9)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 307 'readreq' 'data_addr_4_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 308 [1/1] (0.75ns)   --->   "br label %burst.rd.header" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.75>

State 66 <SV = 8> <Delay = 0.88>
ST_66 : Operation 309 [1/1] (0.00ns)   --->   "%phi_ln216 = phi i4 [ %add_ln216, %burstread.region ], [ 0, %burst.rd.header.preheader ]" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 309 'phi' 'phi_ln216' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 310 [1/1] (0.88ns)   --->   "%icmp_ln216 = icmp eq i4 %phi_ln216, -7" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 310 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 311 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 311 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 312 [1/1] (0.86ns)   --->   "%add_ln216 = add i4 %phi_ln216, 1" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 312 'add' 'add_ln216' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %burst.rd.header7.preheader, label %burstread.region" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>

State 67 <SV = 9> <Delay = 8.75>
ST_67 : Operation 314 [1/1] (8.75ns)   --->   "%data_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_4)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 314 'read' 'data_addr_4_read' <Predicate = (!icmp_ln216)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 10> <Delay = 0.79>
ST_68 : Operation 315 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 315 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 316 'specpipeline' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne_1)" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 317 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i4 %phi_ln216 to i64" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 318 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 319 [1/1] (0.00ns)   --->   "%conv_kernel_1_addr = getelementptr [9 x float]* @conv_kernel_1, i64 0, i64 %zext_ln216" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 319 'getelementptr' 'conv_kernel_1_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 320 [1/1] (0.79ns)   --->   "store float %data_addr_4_read, float* %conv_kernel_1_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 320 'store' <Predicate = (!icmp_ln216)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_68 : Operation 321 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 321 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_68 : Operation 322 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [f_b_4_new_network/forw_back_new_network.c:216]   --->   Operation 322 'br' <Predicate = (!icmp_ln216)> <Delay = 0.00>

State 69 <SV = 9> <Delay = 8.75>
ST_69 : Operation 323 [7/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 323 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 10> <Delay = 8.75>
ST_70 : Operation 324 [6/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 324 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 11> <Delay = 8.75>
ST_71 : Operation 325 [5/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 325 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 12> <Delay = 8.75>
ST_72 : Operation 326 [4/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 326 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 13> <Delay = 8.75>
ST_73 : Operation 327 [3/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 327 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 14> <Delay = 8.75>
ST_74 : Operation 328 [2/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 328 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 15> <Delay = 8.75>
ST_75 : Operation 329 [1/7] (8.75ns)   --->   "%data_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_3, i32 9)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 329 'readreq' 'data_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 330 [1/1] (0.75ns)   --->   "br label %burst.rd.header7" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 330 'br' <Predicate = true> <Delay = 0.75>

State 76 <SV = 16> <Delay = 0.88>
ST_76 : Operation 331 [1/1] (0.00ns)   --->   "%phi_ln217 = phi i4 [ %add_ln217, %burstread.region1 ], [ 0, %burst.rd.header7.preheader ]" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 331 'phi' 'phi_ln217' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 332 [1/1] (0.88ns)   --->   "%icmp_ln217 = icmp eq i4 %phi_ln217, -7" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 332 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 333 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 333 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 334 [1/1] (0.86ns)   --->   "%add_ln217 = add i4 %phi_ln217, 1" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 334 'add' 'add_ln217' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 335 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %burst.rd.header20.preheader, label %burstread.region1" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 335 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 17> <Delay = 8.75>
ST_77 : Operation 336 [1/1] (8.75ns)   --->   "%data_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_3)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 336 'read' 'data_addr_3_read' <Predicate = (!icmp_ln217)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 18> <Delay = 0.79>
ST_78 : Operation 337 [1/1] (0.00ns)   --->   "%burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 337 'specregionbegin' 'burstread_rbegin2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 338 'specpipeline' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @memcpy_OC_conv_kerne)" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 339 'specloopname' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i4 %phi_ln217 to i64" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 340 'zext' 'zext_ln217' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 341 [1/1] (0.00ns)   --->   "%conv_kernel_2_addr = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln217" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 341 'getelementptr' 'conv_kernel_2_addr' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 342 [1/1] (0.79ns)   --->   "store float %data_addr_3_read, float* %conv_kernel_2_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 342 'store' <Predicate = (!icmp_ln217)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_78 : Operation 343 [1/1] (0.00ns)   --->   "%burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2) nounwind" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 343 'specregionend' 'burstread_rend17' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_78 : Operation 344 [1/1] (0.00ns)   --->   "br label %burst.rd.header7" [f_b_4_new_network/forw_back_new_network.c:217]   --->   Operation 344 'br' <Predicate = (!icmp_ln217)> <Delay = 0.00>

State 79 <SV = 17> <Delay = 8.75>
ST_79 : Operation 345 [7/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 345 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 18> <Delay = 8.75>
ST_80 : Operation 346 [6/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 346 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 19> <Delay = 8.75>
ST_81 : Operation 347 [5/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 347 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 20> <Delay = 8.75>
ST_82 : Operation 348 [4/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 348 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 21> <Delay = 8.75>
ST_83 : Operation 349 [3/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 349 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 22> <Delay = 8.75>
ST_84 : Operation 350 [2/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 350 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 23> <Delay = 8.75>
ST_85 : Operation 351 [1/7] (8.75ns)   --->   "%data_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_2, i32 720)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 351 'readreq' 'data_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 352 [1/1] (0.75ns)   --->   "br label %burst.rd.header20" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.75>

State 86 <SV = 24> <Delay = 0.93>
ST_86 : Operation 353 [1/1] (0.00ns)   --->   "%phi_ln218 = phi i10 [ %add_ln218, %burstread.region2 ], [ 0, %burst.rd.header20.preheader ]" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 353 'phi' 'phi_ln218' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 354 [1/1] (0.85ns)   --->   "%icmp_ln218 = icmp eq i10 %phi_ln218, -304" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 354 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 355 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 720, i64 720, i64 720) nounwind"   --->   Operation 355 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 356 [1/1] (0.93ns)   --->   "%add_ln218 = add i10 %phi_ln218, 1" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 356 'add' 'add_ln218' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 357 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %burst.rd.header33.preheader, label %burstread.region2" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 357 'br' <Predicate = true> <Delay = 0.00>

State 87 <SV = 25> <Delay = 8.75>
ST_87 : Operation 358 [1/1] (8.75ns)   --->   "%data_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_2)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 358 'read' 'data_addr_2_read' <Predicate = (!icmp_ln218)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 26> <Delay = 1.35>
ST_88 : Operation 359 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 359 'specregionbegin' 'burstread_rbegin3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 360 'specpipeline' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_1)" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 361 'specloopname' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i10 %phi_ln218 to i64" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 362 'zext' 'zext_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 363 [1/1] (0.00ns)   --->   "%fc_hidden_layer1_add = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln218" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 363 'getelementptr' 'fc_hidden_layer1_add' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 364 [1/1] (1.35ns)   --->   "store float %data_addr_2_read, float* %fc_hidden_layer1_add, align 4" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 364 'store' <Predicate = (!icmp_ln218)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_88 : Operation 365 [1/1] (0.00ns)   --->   "%burstread_rend30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 365 'specregionend' 'burstread_rend30' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_88 : Operation 366 [1/1] (0.00ns)   --->   "br label %burst.rd.header20" [f_b_4_new_network/forw_back_new_network.c:218]   --->   Operation 366 'br' <Predicate = (!icmp_ln218)> <Delay = 0.00>

State 89 <SV = 25> <Delay = 8.75>
ST_89 : Operation 367 [7/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 367 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 26> <Delay = 8.75>
ST_90 : Operation 368 [6/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 368 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 27> <Delay = 8.75>
ST_91 : Operation 369 [5/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 369 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 28> <Delay = 8.75>
ST_92 : Operation 370 [4/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 370 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 29> <Delay = 8.75>
ST_93 : Operation 371 [3/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 371 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 30> <Delay = 8.75>
ST_94 : Operation 372 [2/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 372 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 31> <Delay = 8.75>
ST_95 : Operation 373 [1/7] (8.75ns)   --->   "%data_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr_1, i32 200)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 373 'readreq' 'data_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_95 : Operation 374 [1/1] (0.75ns)   --->   "br label %burst.rd.header33" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 374 'br' <Predicate = true> <Delay = 0.75>

State 96 <SV = 32> <Delay = 0.90>
ST_96 : Operation 375 [1/1] (0.00ns)   --->   "%phi_ln219 = phi i8 [ %add_ln219, %burstread.region3 ], [ 0, %burst.rd.header33.preheader ]" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 375 'phi' 'phi_ln219' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 376 [1/1] (0.85ns)   --->   "%icmp_ln219 = icmp eq i8 %phi_ln219, -56" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 376 'icmp' 'icmp_ln219' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 377 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200) nounwind"   --->   Operation 377 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 378 [1/1] (0.90ns)   --->   "%add_ln219 = add i8 %phi_ln219, 1" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 378 'add' 'add_ln219' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 379 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %burst.rd.end32.loopexit, label %burstread.region3" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 379 'br' <Predicate = true> <Delay = 0.00>

State 97 <SV = 33> <Delay = 8.75>
ST_97 : Operation 380 [1/1] (8.75ns)   --->   "%data_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr_1)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 380 'read' 'data_addr_1_read' <Predicate = (!icmp_ln219)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 34> <Delay = 0.85>
ST_98 : Operation 381 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 381 'specregionbegin' 'burstread_rbegin4' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 382 'specpipeline' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_fc_hidden_s)" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 383 'specloopname' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i8 %phi_ln219 to i64" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 384 'zext' 'zext_ln219' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 385 [1/1] (0.00ns)   --->   "%fc_hidden_layer2_add = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln219" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 385 'getelementptr' 'fc_hidden_layer2_add' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 386 [1/1] (0.85ns)   --->   "store float %data_addr_1_read, float* %fc_hidden_layer2_add, align 4" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 386 'store' <Predicate = (!icmp_ln219)> <Delay = 0.85> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_98 : Operation 387 [1/1] (0.00ns)   --->   "%burstread_rend43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 387 'specregionend' 'burstread_rend43' <Predicate = (!icmp_ln219)> <Delay = 0.00>
ST_98 : Operation 388 [1/1] (0.00ns)   --->   "br label %burst.rd.header33" [f_b_4_new_network/forw_back_new_network.c:219]   --->   Operation 388 'br' <Predicate = (!icmp_ln219)> <Delay = 0.00>

State 99 <SV = 33> <Delay = 0.00>
ST_99 : Operation 389 [1/1] (0.00ns)   --->   "br label %burst.rd.end32"   --->   Operation 389 'br' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_99 : Operation 390 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:240]   --->   Operation 390 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ label_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_kernel_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_kernel_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_hidden_layer1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_hidden_layer2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ mnist_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_poo_out_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_poo_locate_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ max_poo_out_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ max_poo_locate_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_in_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ fc_out_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_in_2_relu1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_out_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ probability_result]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lr_read                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
label_read             (read             ) [ 0000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
out_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc2_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc1_read               (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv2_read             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_read             (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_read                (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
flag_read              (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lr1                    (partselect       ) [ 0000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000]
out1                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                  (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr              (getelementptr    ) [ 0000000000000000000000000000000000011111111100000000000000000000000000000000000000000000000000000000]
fc                     (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_20               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1            (getelementptr    ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
fc3                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_21               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2            (getelementptr    ) [ 0011111111111111111111111110000000000000000000000000000000011111111111111111111111111111100000000000]
conv                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_22               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3            (getelementptr    ) [ 0011111111111111111000000000000000000000000000000000000000011111111111111111111000000000000000000000]
conv3                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_23               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4            (getelementptr    ) [ 0011111111100000000000000000000000000000000000000000000000011111111110000000000000000000000000000000]
in1                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_24               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_5            (getelementptr    ) [ 0000000000000000000000000000000000000000000000001111111111000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln198    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln198      (specmemcore      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln199    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln200    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln201    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln202    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln203    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln204    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln205    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln206    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln207    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln213    (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln215             (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln215               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln221             (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
br_ln221               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln224             (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
br_ln224               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln227             (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
br_ln227               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln231             (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000]
br_ln231               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_wr_req     (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln235               (br               ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln235              (phi              ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln235             (icmp             ) [ 0001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_31               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln235              (add              ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln235               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln235             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel_1_addr_1   (getelementptr    ) [ 0001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel_1_load     (load             ) [ 0001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rbegin1     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln235     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln235     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln235            (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend83      (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln235               (br               ) [ 0011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_wr_resp    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3_wr_req     (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln236               (br               ) [ 0000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln236              (phi              ) [ 0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln236             (icmp             ) [ 0000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_32               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln236              (add              ) [ 0000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln236               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln236             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel_2_addr_1   (getelementptr    ) [ 0000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel_2_load     (load             ) [ 0000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rbegin2     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln236     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln236     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln236            (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend107     (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln236               (br               ) [ 0000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3_wr_resp    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2_wr_req     (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln237               (br               ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln237              (phi              ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln237             (icmp             ) [ 0000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_33               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln237              (add              ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln237               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln237             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer1_add_1 (getelementptr    ) [ 0000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer1_loa   (load             ) [ 0000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rbegin3     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln237     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln237     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln237            (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend131     (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln237               (br               ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2_wr_resp    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1_wr_req     (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln238               (br               ) [ 0000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln238              (phi              ) [ 0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln238             (icmp             ) [ 0000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000]
empty_34               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln238              (add              ) [ 0000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000]
br_ln238               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln238             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer2_add_1 (getelementptr    ) [ 0000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer2_loa   (load             ) [ 0000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rbegin4     (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln238     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln238     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln238            (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend155     (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln238               (br               ) [ 0000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1_wr_resp    (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_wr_req       (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln232               (br               ) [ 0000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
phi_ln232              (phi              ) [ 0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000]
icmp_ln232             (icmp             ) [ 0000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000]
empty_30               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln232              (add              ) [ 0000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
br_ln232               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln232             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
probability_result_a   (getelementptr    ) [ 0000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000]
probability_result_l   (load             ) [ 0000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000000]
burstwrite_rbegin      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln232     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln232     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln232            (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstwrite_rend        (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln232               (br               ) [ 0000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
data_addr_wr_resp      (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln228             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln229             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln230               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln225             (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln226               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_5_rd_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222               (br               ) [ 0000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000]
phi_ln222              (phi              ) [ 0000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000]
icmp_ln222             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000]
empty_29               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln222              (add              ) [ 0000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000]
br_ln222               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_5_read       (read             ) [ 0000000000000000000000000000000000000000000000000000000101000000000000000000000000000000000000000000]
burstread_rbegin1      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln222     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln222     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln222             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mnist_data_addr        (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln222            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend55       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln222               (br               ) [ 0000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_rd_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln216               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
phi_ln216              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000]
icmp_ln216             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000]
empty_25               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln216              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
br_ln216               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_4_read       (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000]
burstread_rbegin       (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln216     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln216     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln216             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel_1_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln216            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend         (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln216               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
data_addr_3_rd_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln217               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000]
phi_ln217              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000]
icmp_ln217             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000]
empty_26               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln217              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000]
br_ln217               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_3_read       (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000000000]
burstread_rbegin2      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln217     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln217     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln217             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_kernel_2_addr     (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln217            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend17       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln217               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000]
data_addr_2_rd_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln218               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000]
phi_ln218              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000]
icmp_ln218             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000]
empty_27               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln218              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000]
br_ln218               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_2_read       (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000]
burstread_rbegin3      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln218     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln218     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln218             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer1_add   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln218            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend30       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln218               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000]
data_addr_1_rd_req     (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
phi_ln219              (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
icmp_ln219             (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
empty_28               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln219              (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
br_ln219               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
data_addr_1_read       (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010]
burstread_rbegin4      (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln219     (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln219     (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln219             (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fc_hidden_layer2_add   (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln219            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend43       (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln219               (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln240              (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flag"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="label_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lr">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lr"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_kernel_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_kernel_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_kernel_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fc_hidden_layer1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fc_hidden_layer2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_hidden_layer2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mnist_data">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mnist_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_out_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="max_poo_out_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_poo_out_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="max_poo_locate_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_poo_locate_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_out_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="max_poo_out_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_poo_out_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="max_poo_locate_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_poo_locate_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="fc_in_1_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_in_1_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="fc_out_1_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_out_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="fc_in_2_relu1_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_in_2_relu1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="fc_out_2_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_out_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="probability_result">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="probability_result"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="forw_back_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_conv1_OC_c"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_conv2_OC_c"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_fc1_OC_fc_s"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_fc2_OC_fc_s"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_out_OC_pro"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="backward"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_mnist_data"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_conv_kerne_1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_conv_kerne"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_fc_hidden_1"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_fc_hidden_s"/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="lr_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lr_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="label_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="label_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="out_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="fc2_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="fc1_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv2_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv1_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="in_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="flag_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flag_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_readreq_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="readreq"/>
<opset="data_addr_4_wr_req/2 data_addr_4_wr_resp/6 data_addr_4_rd_req/59 "/>
</bind>
</comp>

<comp id="251" class="1004" name="write_ln235_write_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="0" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="4"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="1" slack="0"/>
<pin id="256" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln235/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_readreq_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="7"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="readreq"/>
<opset="data_addr_3_wr_req/10 data_addr_3_wr_resp/14 data_addr_3_rd_req/69 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln236_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="10"/>
<pin id="270" dir="0" index="2" bw="32" slack="1"/>
<pin id="271" dir="0" index="3" bw="1" slack="0"/>
<pin id="272" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln236/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_readreq_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="13"/>
<pin id="279" dir="0" index="2" bw="11" slack="0"/>
<pin id="280" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="readreq"/>
<opset="data_addr_2_wr_req/18 data_addr_2_wr_resp/22 data_addr_2_rd_req/79 "/>
</bind>
</comp>

<comp id="283" class="1004" name="write_ln237_write_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="16"/>
<pin id="286" dir="0" index="2" bw="32" slack="1"/>
<pin id="287" dir="0" index="3" bw="1" slack="0"/>
<pin id="288" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln237/21 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_readreq_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="19"/>
<pin id="295" dir="0" index="2" bw="9" slack="0"/>
<pin id="296" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="readreq"/>
<opset="data_addr_1_wr_req/26 data_addr_1_wr_resp/30 data_addr_1_rd_req/89 "/>
</bind>
</comp>

<comp id="299" class="1004" name="write_ln238_write_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="22"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="1" slack="0"/>
<pin id="304" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln238/29 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_writeresp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="data_addr_wr_req/35 data_addr_wr_resp/39 "/>
</bind>
</comp>

<comp id="315" class="1004" name="write_ln232_write_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="4"/>
<pin id="318" dir="0" index="2" bw="32" slack="1"/>
<pin id="319" dir="0" index="3" bw="1" slack="0"/>
<pin id="320" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln232/38 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_readreq_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="0" index="2" bw="11" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_addr_5_rd_req/48 "/>
</bind>
</comp>

<comp id="331" class="1004" name="data_addr_5_read_read_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="9"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_5_read/56 "/>
</bind>
</comp>

<comp id="337" class="1004" name="data_addr_4_read_read_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="9"/>
<pin id="340" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_4_read/67 "/>
</bind>
</comp>

<comp id="343" class="1004" name="data_addr_3_read_read_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="17"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_3_read/77 "/>
</bind>
</comp>

<comp id="349" class="1004" name="data_addr_2_read_read_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="25"/>
<pin id="352" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_2_read/87 "/>
</bind>
</comp>

<comp id="355" class="1004" name="data_addr_1_read_read_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="33"/>
<pin id="358" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_addr_1_read/97 "/>
</bind>
</comp>

<comp id="360" class="1004" name="conv_kernel_1_addr_1_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="4" slack="0"/>
<pin id="364" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_kernel_1_addr_1/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv_kernel_1_load/3 store_ln216/68 "/>
</bind>
</comp>

<comp id="373" class="1004" name="conv_kernel_2_addr_1_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_kernel_2_addr_1/11 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="1"/>
<pin id="383" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="conv_kernel_2_load/11 store_ln217/78 "/>
</bind>
</comp>

<comp id="386" class="1004" name="fc_hidden_layer1_add_1_gep_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="0" index="2" bw="10" slack="0"/>
<pin id="390" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer1_add_1/19 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_access_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="1"/>
<pin id="396" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="fc_hidden_layer1_loa/19 store_ln218/88 "/>
</bind>
</comp>

<comp id="399" class="1004" name="fc_hidden_layer2_add_1_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer2_add_1/27 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="0" slack="0"/>
<pin id="469" dir="0" index="4" bw="8" slack="1"/>
<pin id="470" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="1"/>
<pin id="472" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="fc_hidden_layer2_loa/27 store_ln219/98 "/>
</bind>
</comp>

<comp id="412" class="1004" name="probability_result_a_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="0"/>
<pin id="416" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="probability_result_a/36 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="probability_result_l/36 "/>
</bind>
</comp>

<comp id="425" class="1004" name="mnist_data_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="10" slack="0"/>
<pin id="429" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mnist_data_addr/57 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln222_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="1"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln222/57 "/>
</bind>
</comp>

<comp id="438" class="1004" name="conv_kernel_1_addr_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="0"/>
<pin id="442" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_kernel_1_addr/68 "/>
</bind>
</comp>

<comp id="446" class="1004" name="conv_kernel_2_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_kernel_2_addr/78 "/>
</bind>
</comp>

<comp id="454" class="1004" name="fc_hidden_layer1_add_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="10" slack="0"/>
<pin id="458" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer1_add/88 "/>
</bind>
</comp>

<comp id="462" class="1004" name="fc_hidden_layer2_add_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_hidden_layer2_add/98 "/>
</bind>
</comp>

<comp id="474" class="1005" name="phi_ln235_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln235 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="phi_ln235_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="1" slack="1"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln235/3 "/>
</bind>
</comp>

<comp id="485" class="1005" name="phi_ln236_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln236 (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="phi_ln236_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="1" slack="1"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln236/11 "/>
</bind>
</comp>

<comp id="496" class="1005" name="phi_ln237_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="1"/>
<pin id="498" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln237 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="phi_ln237_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln237/19 "/>
</bind>
</comp>

<comp id="507" class="1005" name="phi_ln238_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln238 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="phi_ln238_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="1" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln238/27 "/>
</bind>
</comp>

<comp id="518" class="1005" name="phi_ln232_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="1"/>
<pin id="520" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln232 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="phi_ln232_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="1" slack="1"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln232/36 "/>
</bind>
</comp>

<comp id="529" class="1005" name="phi_ln222_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="1"/>
<pin id="531" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln222 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="phi_ln222_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="1" slack="1"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln222/55 "/>
</bind>
</comp>

<comp id="541" class="1005" name="phi_ln216_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="1"/>
<pin id="543" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln216 (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="phi_ln216_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="4" slack="0"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="1" slack="1"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln216/66 "/>
</bind>
</comp>

<comp id="553" class="1005" name="phi_ln217_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="1"/>
<pin id="555" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln217 (phireg) "/>
</bind>
</comp>

<comp id="557" class="1004" name="phi_ln217_phi_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="1" slack="1"/>
<pin id="561" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln217/76 "/>
</bind>
</comp>

<comp id="565" class="1005" name="phi_ln218_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="1"/>
<pin id="567" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln218 (phireg) "/>
</bind>
</comp>

<comp id="569" class="1004" name="phi_ln218_phi_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="572" dir="0" index="2" bw="1" slack="1"/>
<pin id="573" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln218/86 "/>
</bind>
</comp>

<comp id="577" class="1005" name="phi_ln219_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln219 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="phi_ln219_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="1" slack="1"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln219/96 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_forward_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="0" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="0" index="3" bw="32" slack="0"/>
<pin id="594" dir="0" index="4" bw="32" slack="0"/>
<pin id="595" dir="0" index="5" bw="32" slack="0"/>
<pin id="596" dir="0" index="6" bw="32" slack="0"/>
<pin id="597" dir="0" index="7" bw="32" slack="0"/>
<pin id="598" dir="0" index="8" bw="32" slack="0"/>
<pin id="599" dir="0" index="9" bw="32" slack="0"/>
<pin id="600" dir="0" index="10" bw="32" slack="0"/>
<pin id="601" dir="0" index="11" bw="32" slack="0"/>
<pin id="602" dir="0" index="12" bw="32" slack="0"/>
<pin id="603" dir="0" index="13" bw="32" slack="0"/>
<pin id="604" dir="0" index="14" bw="32" slack="0"/>
<pin id="605" dir="0" index="15" bw="32" slack="0"/>
<pin id="606" dir="0" index="16" bw="32" slack="0"/>
<pin id="607" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln228/1 call_ln225/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="grp_backward_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="0" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="2"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="0" index="3" bw="30" slack="2"/>
<pin id="630" dir="0" index="4" bw="32" slack="0"/>
<pin id="631" dir="0" index="5" bw="32" slack="0"/>
<pin id="632" dir="0" index="6" bw="32" slack="0"/>
<pin id="633" dir="0" index="7" bw="32" slack="0"/>
<pin id="634" dir="0" index="8" bw="32" slack="0"/>
<pin id="635" dir="0" index="9" bw="32" slack="0"/>
<pin id="636" dir="0" index="10" bw="32" slack="0"/>
<pin id="637" dir="0" index="11" bw="32" slack="0"/>
<pin id="638" dir="0" index="12" bw="32" slack="0"/>
<pin id="639" dir="0" index="13" bw="32" slack="0"/>
<pin id="640" dir="0" index="14" bw="32" slack="0"/>
<pin id="641" dir="0" index="15" bw="32" slack="0"/>
<pin id="642" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln229/45 "/>
</bind>
</comp>

<comp id="657" class="1004" name="lr1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="30" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="0" index="2" bw="3" slack="0"/>
<pin id="661" dir="0" index="3" bw="6" slack="0"/>
<pin id="662" dir="1" index="4" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lr1/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="out1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="30" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="3" slack="0"/>
<pin id="671" dir="0" index="3" bw="6" slack="0"/>
<pin id="672" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out1/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="empty_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="30" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="data_addr_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="fc_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="30" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="3" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fc/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="empty_20_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="30" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="data_addr_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="fc3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="30" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="3" slack="0"/>
<pin id="711" dir="0" index="3" bw="6" slack="0"/>
<pin id="712" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fc3/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="empty_21_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="30" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="data_addr_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_2/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="conv_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="30" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="3" slack="0"/>
<pin id="731" dir="0" index="3" bw="6" slack="0"/>
<pin id="732" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="737" class="1004" name="empty_22_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="30" slack="0"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="741" class="1004" name="data_addr_3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_3/1 "/>
</bind>
</comp>

<comp id="747" class="1004" name="conv3_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="30" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="3" slack="0"/>
<pin id="751" dir="0" index="3" bw="6" slack="0"/>
<pin id="752" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv3/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="empty_23_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="30" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="data_addr_4_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_4/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="in1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="30" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="0" index="2" bw="3" slack="0"/>
<pin id="771" dir="0" index="3" bw="6" slack="0"/>
<pin id="772" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in1/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="empty_24_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="30" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="781" class="1004" name="data_addr_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_5/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="icmp_ln215_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="32" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="33"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln221_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln221/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="icmp_ln224_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/1 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln227_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="icmp_ln231_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln231/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln235_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="4" slack="0"/>
<pin id="819" dir="0" index="1" bw="4" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln235_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln235_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln235/3 "/>
</bind>
</comp>

<comp id="834" class="1004" name="icmp_ln236_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="0"/>
<pin id="836" dir="0" index="1" bw="4" slack="0"/>
<pin id="837" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln236_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="4" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln236/11 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln236_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="0"/>
<pin id="848" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln236/11 "/>
</bind>
</comp>

<comp id="851" class="1004" name="icmp_ln237_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="0"/>
<pin id="853" dir="0" index="1" bw="10" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/19 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln237_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln237/19 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln237_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="10" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln237/19 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln238_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/27 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln238_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="1" slack="0"/>
<pin id="877" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/27 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln238_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/27 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_ln232_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="4" slack="0"/>
<pin id="887" dir="0" index="1" bw="4" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/36 "/>
</bind>
</comp>

<comp id="891" class="1004" name="add_ln232_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="4" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/36 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln232_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="0"/>
<pin id="899" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/36 "/>
</bind>
</comp>

<comp id="902" class="1004" name="icmp_ln222_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="0"/>
<pin id="904" dir="0" index="1" bw="10" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/55 "/>
</bind>
</comp>

<comp id="908" class="1004" name="add_ln222_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln222/55 "/>
</bind>
</comp>

<comp id="914" class="1004" name="zext_ln222_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="10" slack="2"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln222/57 "/>
</bind>
</comp>

<comp id="919" class="1004" name="icmp_ln216_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="4" slack="0"/>
<pin id="921" dir="0" index="1" bw="4" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/66 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln216_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="4" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/66 "/>
</bind>
</comp>

<comp id="931" class="1004" name="zext_ln216_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="2"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/68 "/>
</bind>
</comp>

<comp id="936" class="1004" name="icmp_ln217_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="4" slack="0"/>
<pin id="938" dir="0" index="1" bw="4" slack="0"/>
<pin id="939" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/76 "/>
</bind>
</comp>

<comp id="942" class="1004" name="add_ln217_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/76 "/>
</bind>
</comp>

<comp id="948" class="1004" name="zext_ln217_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="4" slack="2"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/78 "/>
</bind>
</comp>

<comp id="953" class="1004" name="icmp_ln218_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="0" index="1" bw="10" slack="0"/>
<pin id="956" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/86 "/>
</bind>
</comp>

<comp id="959" class="1004" name="add_ln218_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="0"/>
<pin id="961" dir="0" index="1" bw="1" slack="0"/>
<pin id="962" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln218/86 "/>
</bind>
</comp>

<comp id="965" class="1004" name="zext_ln218_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="10" slack="2"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218/88 "/>
</bind>
</comp>

<comp id="970" class="1004" name="icmp_ln219_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="0" index="1" bw="8" slack="0"/>
<pin id="973" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln219/96 "/>
</bind>
</comp>

<comp id="976" class="1004" name="add_ln219_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/96 "/>
</bind>
</comp>

<comp id="982" class="1004" name="zext_ln219_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="2"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/98 "/>
</bind>
</comp>

<comp id="987" class="1005" name="label_read_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="2"/>
<pin id="989" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="label_read "/>
</bind>
</comp>

<comp id="992" class="1005" name="lr1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="30" slack="2"/>
<pin id="994" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="lr1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="data_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="1003" class="1005" name="data_addr_1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="19"/>
<pin id="1005" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="data_addr_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="data_addr_2_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="13"/>
<pin id="1012" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="data_addr_2 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="data_addr_3_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="7"/>
<pin id="1019" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="data_addr_3 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="data_addr_4_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="1"/>
<pin id="1026" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_4 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="data_addr_5_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_5 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="icmp_ln215_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="33"/>
<pin id="1039" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="icmp_ln221_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="25"/>
<pin id="1043" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln221 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="icmp_ln224_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="25"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln224 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="icmp_ln227_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="25"/>
<pin id="1051" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln227 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="icmp_ln231_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="25"/>
<pin id="1055" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln231 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="icmp_ln235_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln235 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="add_ln235_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="4" slack="0"/>
<pin id="1063" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln235 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="conv_kernel_1_addr_1_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="4" slack="1"/>
<pin id="1068" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_kernel_1_addr_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="conv_kernel_1_load_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_kernel_1_load "/>
</bind>
</comp>

<comp id="1076" class="1005" name="icmp_ln236_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="1"/>
<pin id="1078" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln236 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="add_ln236_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="0"/>
<pin id="1082" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln236 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="conv_kernel_2_addr_1_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="4" slack="1"/>
<pin id="1087" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_kernel_2_addr_1 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="conv_kernel_2_load_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_kernel_2_load "/>
</bind>
</comp>

<comp id="1095" class="1005" name="icmp_ln237_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="1"/>
<pin id="1097" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add_ln237_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="10" slack="0"/>
<pin id="1101" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln237 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="fc_hidden_layer1_add_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="10" slack="1"/>
<pin id="1106" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer1_add_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="fc_hidden_layer1_loa_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer1_loa "/>
</bind>
</comp>

<comp id="1114" class="1005" name="icmp_ln238_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln238 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="add_ln238_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln238 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="fc_hidden_layer2_add_1_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="1"/>
<pin id="1125" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer2_add_1 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="fc_hidden_layer2_loa_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc_hidden_layer2_loa "/>
</bind>
</comp>

<comp id="1133" class="1005" name="icmp_ln232_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="1"/>
<pin id="1135" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln232 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="add_ln232_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="4" slack="0"/>
<pin id="1139" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln232 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="probability_result_a_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="4" slack="1"/>
<pin id="1144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="probability_result_a "/>
</bind>
</comp>

<comp id="1147" class="1005" name="probability_result_l_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="probability_result_l "/>
</bind>
</comp>

<comp id="1152" class="1005" name="icmp_ln222_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln222 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="add_ln222_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="10" slack="0"/>
<pin id="1158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln222 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="data_addr_5_read_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_5_read "/>
</bind>
</comp>

<comp id="1166" class="1005" name="icmp_ln216_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="add_ln216_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="4" slack="0"/>
<pin id="1172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln216 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="data_addr_4_read_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_4_read "/>
</bind>
</comp>

<comp id="1180" class="1005" name="icmp_ln217_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="1"/>
<pin id="1182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln217 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="add_ln217_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="4" slack="0"/>
<pin id="1186" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln217 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="data_addr_3_read_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="1"/>
<pin id="1191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_3_read "/>
</bind>
</comp>

<comp id="1194" class="1005" name="icmp_ln218_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="1"/>
<pin id="1196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln218 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="add_ln218_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="10" slack="0"/>
<pin id="1200" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln218 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="data_addr_2_read_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="1"/>
<pin id="1205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_2_read "/>
</bind>
</comp>

<comp id="1208" class="1005" name="icmp_ln219_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="1"/>
<pin id="1210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln219 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="add_ln219_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="0"/>
<pin id="1214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln219 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="data_addr_1_read_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="194"><net_src comp="52" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="98" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="100" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="124" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="126" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="259"><net_src comp="130" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="265"><net_src comp="98" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="100" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="124" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="126" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="275"><net_src comp="130" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="281"><net_src comp="98" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="134" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="124" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="126" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="291"><net_src comp="130" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="297"><net_src comp="98" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="146" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="124" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="126" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="307"><net_src comp="130" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="313"><net_src comp="98" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="158" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="124" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="126" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="323"><net_src comp="130" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="329"><net_src comp="168" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="170" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="176" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="168" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="341"><net_src comp="176" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="168" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="347"><net_src comp="176" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="168" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="353"><net_src comp="176" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="168" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="359"><net_src comp="176" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="20" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="112" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="360" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="22" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="112" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="391"><net_src comp="24" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="112" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="386" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="112" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="50" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="112" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="112" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="20" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="112" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="438" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="451"><net_src comp="22" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="112" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="446" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="459"><net_src comp="24" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="112" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="454" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="467"><net_src comp="26" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="112" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="477"><net_src comp="102" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="102" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="499"><net_src comp="136" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="148" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="521"><net_src comp="102" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="532"><net_src comp="136" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="540"><net_src comp="533" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="552"><net_src comp="545" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="556"><net_src comp="102" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="553" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="564"><net_src comp="557" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="568"><net_src comp="136" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="575"><net_src comp="565" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="576"><net_src comp="569" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="580"><net_src comp="148" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="588"><net_src comp="581" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="608"><net_src comp="96" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="609"><net_src comp="28" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="610"><net_src comp="20" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="611"><net_src comp="30" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="612"><net_src comp="32" pin="0"/><net_sink comp="589" pin=4"/></net>

<net id="613"><net_src comp="34" pin="0"/><net_sink comp="589" pin=5"/></net>

<net id="614"><net_src comp="22" pin="0"/><net_sink comp="589" pin=6"/></net>

<net id="615"><net_src comp="36" pin="0"/><net_sink comp="589" pin=7"/></net>

<net id="616"><net_src comp="38" pin="0"/><net_sink comp="589" pin=8"/></net>

<net id="617"><net_src comp="40" pin="0"/><net_sink comp="589" pin=9"/></net>

<net id="618"><net_src comp="42" pin="0"/><net_sink comp="589" pin=10"/></net>

<net id="619"><net_src comp="44" pin="0"/><net_sink comp="589" pin=11"/></net>

<net id="620"><net_src comp="24" pin="0"/><net_sink comp="589" pin=12"/></net>

<net id="621"><net_src comp="46" pin="0"/><net_sink comp="589" pin=13"/></net>

<net id="622"><net_src comp="48" pin="0"/><net_sink comp="589" pin=14"/></net>

<net id="623"><net_src comp="26" pin="0"/><net_sink comp="589" pin=15"/></net>

<net id="624"><net_src comp="50" pin="0"/><net_sink comp="589" pin=16"/></net>

<net id="643"><net_src comp="166" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="644"><net_src comp="0" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="645"><net_src comp="50" pin="0"/><net_sink comp="625" pin=4"/></net>

<net id="646"><net_src comp="46" pin="0"/><net_sink comp="625" pin=5"/></net>

<net id="647"><net_src comp="26" pin="0"/><net_sink comp="625" pin=6"/></net>

<net id="648"><net_src comp="44" pin="0"/><net_sink comp="625" pin=7"/></net>

<net id="649"><net_src comp="42" pin="0"/><net_sink comp="625" pin=8"/></net>

<net id="650"><net_src comp="24" pin="0"/><net_sink comp="625" pin=9"/></net>

<net id="651"><net_src comp="40" pin="0"/><net_sink comp="625" pin=10"/></net>

<net id="652"><net_src comp="32" pin="0"/><net_sink comp="625" pin=11"/></net>

<net id="653"><net_src comp="22" pin="0"/><net_sink comp="625" pin=12"/></net>

<net id="654"><net_src comp="34" pin="0"/><net_sink comp="625" pin=13"/></net>

<net id="655"><net_src comp="28" pin="0"/><net_sink comp="625" pin=14"/></net>

<net id="656"><net_src comp="20" pin="0"/><net_sink comp="625" pin=15"/></net>

<net id="663"><net_src comp="54" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="190" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="56" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="58" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="673"><net_src comp="54" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="202" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="56" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="58" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="667" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="0" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="54" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="208" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="56" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="58" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="687" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="0" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="54" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="214" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="56" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="58" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="720"><net_src comp="707" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="0" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="733"><net_src comp="54" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="220" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="56" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="736"><net_src comp="58" pin="0"/><net_sink comp="727" pin=3"/></net>

<net id="740"><net_src comp="727" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="0" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="737" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="54" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="226" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="56" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="58" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="747" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="0" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="773"><net_src comp="54" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="232" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="56" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="58" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="780"><net_src comp="767" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="0" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="238" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="70" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="238" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="90" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="238" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="56" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="238" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="92" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="238" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="94" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="478" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="104" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="478" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="110" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="478" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="838"><net_src comp="489" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="104" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="489" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="110" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="489" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="855"><net_src comp="500" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="138" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="500" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="142" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="866"><net_src comp="500" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="872"><net_src comp="511" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="150" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="511" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="154" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="883"><net_src comp="511" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="889"><net_src comp="522" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="160" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="522" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="110" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="522" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="906"><net_src comp="533" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="172" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="533" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="142" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="917"><net_src comp="529" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="923"><net_src comp="545" pin="4"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="104" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="545" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="110" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="541" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="940"><net_src comp="557" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="104" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="557" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="110" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="553" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="957"><net_src comp="569" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="138" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="963"><net_src comp="569" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="142" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="565" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="974"><net_src comp="581" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="150" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="581" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="154" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="577" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="990"><net_src comp="196" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="995"><net_src comp="657" pin="4"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="625" pin=3"/></net>

<net id="1000"><net_src comp="681" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1006"><net_src comp="701" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1013"><net_src comp="721" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1020"><net_src comp="741" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1023"><net_src comp="1017" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1027"><net_src comp="761" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1034"><net_src comp="781" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1040"><net_src comp="787" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="793" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="799" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="805" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="811" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="817" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="823" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1069"><net_src comp="360" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1074"><net_src comp="367" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1079"><net_src comp="834" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="840" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1088"><net_src comp="373" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1093"><net_src comp="380" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1098"><net_src comp="851" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="857" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1107"><net_src comp="386" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1112"><net_src comp="393" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1117"><net_src comp="868" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="874" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1126"><net_src comp="399" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1131"><net_src comp="406" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1136"><net_src comp="885" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1140"><net_src comp="891" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1145"><net_src comp="412" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1150"><net_src comp="419" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1155"><net_src comp="902" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1159"><net_src comp="908" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1164"><net_src comp="331" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1169"><net_src comp="919" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="925" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1178"><net_src comp="337" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="1183"><net_src comp="936" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="942" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1192"><net_src comp="343" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="1197"><net_src comp="953" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="959" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1206"><net_src comp="349" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="1211"><net_src comp="970" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="976" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1220"><net_src comp="355" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="406" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {2 5 6 7 8 9 10 13 14 15 16 17 18 21 22 23 24 25 26 29 30 31 32 33 34 35 38 39 40 41 42 43 }
	Port: conv_kernel_1 | {45 46 68 }
	Port: conv_kernel_2 | {45 46 78 }
	Port: fc_hidden_layer1 | {45 46 88 }
	Port: fc_hidden_layer2 | {45 46 98 }
	Port: mnist_data | {57 }
	Port: conv_out_1 | {1 44 47 }
	Port: max_poo_out_1 | {1 44 47 }
	Port: max_poo_locate_1 | {1 44 47 }
	Port: conv_out_2 | {1 44 47 }
	Port: max_poo_out_2 | {1 44 47 }
	Port: max_poo_locate_2 | {1 44 47 }
	Port: fc_in_1_0 | {1 44 47 }
	Port: fc_out_1_0 | {1 44 47 }
	Port: fc_in_2_relu1_0 | {1 44 47 }
	Port: fc_out_2_0 | {1 44 47 }
	Port: probability_result | {1 44 47 }
 - Input state : 
	Port: forw_back : data | {45 46 48 49 50 51 52 53 54 56 59 60 61 62 63 64 65 67 69 70 71 72 73 74 75 77 79 80 81 82 83 84 85 87 89 90 91 92 93 94 95 97 }
	Port: forw_back : flag | {1 }
	Port: forw_back : in_r | {1 }
	Port: forw_back : conv1 | {1 }
	Port: forw_back : conv2 | {1 }
	Port: forw_back : fc1 | {1 }
	Port: forw_back : fc2 | {1 }
	Port: forw_back : out_r | {1 }
	Port: forw_back : label_r | {1 }
	Port: forw_back : lr | {1 }
	Port: forw_back : conv_kernel_1 | {1 3 4 44 45 46 47 }
	Port: forw_back : conv_kernel_2 | {1 11 12 44 45 46 47 }
	Port: forw_back : fc_hidden_layer1 | {1 19 20 44 45 46 47 }
	Port: forw_back : fc_hidden_layer2 | {1 27 28 44 45 46 47 }
	Port: forw_back : mnist_data | {1 44 45 46 47 }
	Port: forw_back : conv_out_1 | {1 44 47 }
	Port: forw_back : max_poo_out_1 | {1 44 45 46 47 }
	Port: forw_back : max_poo_locate_1 | {45 46 }
	Port: forw_back : conv_out_2 | {1 44 47 }
	Port: forw_back : max_poo_out_2 | {1 44 47 }
	Port: forw_back : max_poo_locate_2 | {45 46 }
	Port: forw_back : fc_in_1_0 | {1 44 45 46 47 }
	Port: forw_back : fc_out_1_0 | {1 44 45 46 47 }
	Port: forw_back : fc_in_2_relu1_0 | {1 44 45 46 47 }
	Port: forw_back : fc_out_2_0 | {1 44 47 }
	Port: forw_back : probability_result | {36 37 45 46 }
  - Chain level:
	State 1
		empty : 1
		data_addr : 2
		empty_20 : 1
		data_addr_1 : 2
		empty_21 : 1
		data_addr_2 : 2
		empty_22 : 1
		data_addr_3 : 2
		empty_23 : 1
		data_addr_4 : 2
		empty_24 : 1
		data_addr_5 : 2
		br_ln215 : 1
		br_ln221 : 1
		br_ln224 : 1
		br_ln227 : 1
		br_ln231 : 1
	State 2
	State 3
		icmp_ln235 : 1
		add_ln235 : 1
		br_ln235 : 2
		zext_ln235 : 1
		conv_kernel_1_addr_1 : 2
		conv_kernel_1_load : 3
	State 4
	State 5
		burstwrite_rend83 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln236 : 1
		add_ln236 : 1
		br_ln236 : 2
		zext_ln236 : 1
		conv_kernel_2_addr_1 : 2
		conv_kernel_2_load : 3
	State 12
	State 13
		burstwrite_rend107 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln237 : 1
		add_ln237 : 1
		br_ln237 : 2
		zext_ln237 : 1
		fc_hidden_layer1_add_1 : 2
		fc_hidden_layer1_loa : 3
	State 20
	State 21
		burstwrite_rend131 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		icmp_ln238 : 1
		add_ln238 : 1
		br_ln238 : 2
		zext_ln238 : 1
		fc_hidden_layer2_add_1 : 2
		fc_hidden_layer2_loa : 3
	State 28
	State 29
		burstwrite_rend155 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		icmp_ln232 : 1
		add_ln232 : 1
		br_ln232 : 2
		zext_ln232 : 1
		probability_result_a : 2
		probability_result_l : 3
	State 37
	State 38
		burstwrite_rend : 1
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
		icmp_ln222 : 1
		add_ln222 : 1
		br_ln222 : 2
	State 56
	State 57
		mnist_data_addr : 1
		store_ln222 : 2
		burstread_rend55 : 1
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		icmp_ln216 : 1
		add_ln216 : 1
		br_ln216 : 2
	State 67
	State 68
		conv_kernel_1_addr : 1
		store_ln216 : 2
		burstread_rend : 1
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
		icmp_ln217 : 1
		add_ln217 : 1
		br_ln217 : 2
	State 77
	State 78
		conv_kernel_2_addr : 1
		store_ln217 : 2
		burstread_rend17 : 1
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
		icmp_ln218 : 1
		add_ln218 : 1
		br_ln218 : 2
	State 87
	State 88
		fc_hidden_layer1_add : 1
		store_ln218 : 2
		burstread_rend30 : 1
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
		icmp_ln219 : 1
		add_ln219 : 1
		br_ln219 : 2
	State 97
	State 98
		fc_hidden_layer2_add : 1
		store_ln219 : 2
		burstread_rend43 : 1
	State 99


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |      grp_forward_fu_589      |    0    |    63   |  38.249 |  10828  |  14356  |    0    |
|          |      grp_backward_fu_625     |    11   |    40   | 59.3383 |   6069  |   7130  |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |       icmp_ln215_fu_787      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln221_fu_793      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln224_fu_799      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln227_fu_805      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln231_fu_811      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       icmp_ln235_fu_817      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       icmp_ln236_fu_834      |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |       icmp_ln237_fu_851      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln238_fu_868      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       icmp_ln232_fu_885      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       icmp_ln222_fu_902      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln216_fu_919      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       icmp_ln217_fu_936      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       icmp_ln218_fu_953      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln219_fu_970      |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |       add_ln235_fu_823       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln236_fu_840       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln237_fu_857       |    0    |    0    |    0    |    0    |    17   |    0    |
|          |       add_ln238_fu_874       |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |       add_ln232_fu_891       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln222_fu_908       |    0    |    0    |    0    |    0    |    17   |    0    |
|          |       add_ln216_fu_925       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln217_fu_942       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln218_fu_959       |    0    |    0    |    0    |    0    |    17   |    0    |
|          |       add_ln219_fu_976       |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |      lr_read_read_fu_190     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    label_read_read_fu_196    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     out_read_read_fu_202     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     fc2_read_read_fu_208     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     fc1_read_read_fu_214     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    conv2_read_read_fu_220    |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |    conv1_read_read_fu_226    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      in_read_read_fu_232     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     flag_read_read_fu_238    |    0    |    0    |    0    |    0    |    0    |    0    |
|          | data_addr_5_read_read_fu_331 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | data_addr_4_read_read_fu_337 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | data_addr_3_read_read_fu_343 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | data_addr_2_read_read_fu_349 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | data_addr_1_read_read_fu_355 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |      grp_readreq_fu_244      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      grp_readreq_fu_260      |    0    |    0    |    0    |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_276      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      grp_readreq_fu_292      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      grp_readreq_fu_324      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |   write_ln235_write_fu_251   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   write_ln236_write_fu_267   |    0    |    0    |    0    |    0    |    0    |    0    |
|   write  |   write_ln237_write_fu_283   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   write_ln238_write_fu_299   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   write_ln232_write_fu_315   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_308     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |          lr1_fu_657          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          out1_fu_667         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           fc_fu_687          |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|          fc3_fu_707          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          conv_fu_727         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         conv3_fu_747         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          in1_fu_767          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|          |         empty_fu_677         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        empty_20_fu_697       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        empty_21_fu_717       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        empty_22_fu_737       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        empty_23_fu_757       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        empty_24_fu_777       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln235_fu_829      |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln236_fu_846      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln237_fu_863      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln238_fu_880      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln232_fu_897      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln222_fu_914      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln216_fu_931      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln217_fu_948      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln218_fu_965      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln219_fu_982      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                              |    11   |   103   | 97.5873 |  16897  |  21833  |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|   conv_kernel_1  |    0   |   64   |    5   |    0   |
|   conv_kernel_2  |    0   |   64   |    5   |    0   |
|    conv_out_1    |    2   |    0   |    0   |    0   |
|    conv_out_2    |    1   |    0   |    0   |    0   |
| fc_hidden_layer1 |    2   |    0   |    0   |    0   |
| fc_hidden_layer2 |    -   |   64   |   100  |    -   |
|     fc_in_1_0    |    2   |    0   |    0   |    0   |
|  fc_in_2_relu1_0 |    0   |   64   |   10   |    0   |
|    fc_out_1_0    |    0   |   64   |   10   |    0   |
|    fc_out_2_0    |    0   |   64   |    5   |    0   |
| max_poo_locate_1 |    1   |    0   |    0   |    0   |
| max_poo_locate_2 |    1   |    0   |    0   |    0   |
|   max_poo_out_1  |    1   |    0   |    0   |    0   |
|   max_poo_out_2  |    2   |    0   |    0   |    0   |
|    mnist_data    |    2   |    0   |    0   |    0   |
|probability_result|    0   |   64   |    5   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   14   |   448  |   140  |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln216_reg_1170      |    4   |
|       add_ln217_reg_1184      |    4   |
|       add_ln218_reg_1198      |   10   |
|       add_ln219_reg_1212      |    8   |
|       add_ln222_reg_1156      |   10   |
|       add_ln232_reg_1137      |    4   |
|       add_ln235_reg_1061      |    4   |
|       add_ln236_reg_1080      |    4   |
|       add_ln237_reg_1099      |   10   |
|       add_ln238_reg_1118      |    8   |
| conv_kernel_1_addr_1_reg_1066 |    4   |
|  conv_kernel_1_load_reg_1071  |   32   |
| conv_kernel_2_addr_1_reg_1085 |    4   |
|  conv_kernel_2_load_reg_1090  |   32   |
|   data_addr_1_read_reg_1217   |   32   |
|      data_addr_1_reg_1003     |   32   |
|   data_addr_2_read_reg_1203   |   32   |
|      data_addr_2_reg_1010     |   32   |
|   data_addr_3_read_reg_1189   |   32   |
|      data_addr_3_reg_1017     |   32   |
|   data_addr_4_read_reg_1175   |   32   |
|      data_addr_4_reg_1024     |   32   |
|   data_addr_5_read_reg_1161   |   32   |
|      data_addr_5_reg_1031     |   32   |
|       data_addr_reg_997       |   32   |
|fc_hidden_layer1_add_1_reg_1104|   10   |
| fc_hidden_layer1_loa_reg_1109 |   32   |
|fc_hidden_layer2_add_1_reg_1123|    8   |
| fc_hidden_layer2_loa_reg_1128 |   32   |
|      icmp_ln215_reg_1037      |    1   |
|      icmp_ln216_reg_1166      |    1   |
|      icmp_ln217_reg_1180      |    1   |
|      icmp_ln218_reg_1194      |    1   |
|      icmp_ln219_reg_1208      |    1   |
|      icmp_ln221_reg_1041      |    1   |
|      icmp_ln222_reg_1152      |    1   |
|      icmp_ln224_reg_1045      |    1   |
|      icmp_ln227_reg_1049      |    1   |
|      icmp_ln231_reg_1053      |    1   |
|      icmp_ln232_reg_1133      |    1   |
|      icmp_ln235_reg_1057      |    1   |
|      icmp_ln236_reg_1076      |    1   |
|      icmp_ln237_reg_1095      |    1   |
|      icmp_ln238_reg_1114      |    1   |
|       label_read_reg_987      |   32   |
|          lr1_reg_992          |   30   |
|       phi_ln216_reg_541       |    4   |
|       phi_ln217_reg_553       |    4   |
|       phi_ln218_reg_565       |   10   |
|       phi_ln219_reg_577       |    8   |
|       phi_ln222_reg_529       |   10   |
|       phi_ln232_reg_518       |    4   |
|       phi_ln235_reg_474       |    4   |
|       phi_ln236_reg_485       |    4   |
|       phi_ln237_reg_496       |   10   |
|       phi_ln238_reg_507       |    8   |
| probability_result_a_reg_1142 |    4   |
| probability_result_l_reg_1147 |   32   |
+-------------------------------+--------+
|             Total             |   751  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_244  |  p0  |   3  |   1  |    3   |
|  grp_readreq_fu_260  |  p0  |   3  |   1  |    3   |
|  grp_readreq_fu_276  |  p0  |   3  |   1  |    3   |
|  grp_readreq_fu_292  |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_308 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_367  |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_380  |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_393  |  p0  |   3  |  10  |   30   ||    15   |
|   grp_access_fu_406  |  p0  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_419  |  p0  |   2  |   4  |    8   ||    9    |
|   phi_ln222_reg_529  |  p0  |   2  |  10  |   20   ||    9    |
|   phi_ln216_reg_541  |  p0  |   2  |   4  |    8   ||    9    |
|   phi_ln217_reg_553  |  p0  |   2  |   4  |    8   ||    9    |
|   phi_ln218_reg_565  |  p0  |   2  |  10  |   20   ||    9    |
|   phi_ln219_reg_577  |  p0  |   2  |   8  |   16   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   164  || 14.3333 ||   108   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   11   |   103  |   97   |  16897 |  21833 |    0   |
|   Memory  |   14   |    -   |    -   |   448  |   140  |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   751  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   25   |   103  |   111  |  18096 |  22081 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
