
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={4,rS,rT,offset}
	F3= ICache[addr]={4,rS,rT,offset}

IF	F4= CP0.ASID=>IMMU.PID
	F5= PC.Out=>IMMU.IEA
	F6= IMMU.Addr=>IAddrReg.In
	F7= IMMU.Hit=>CU_IF.IMMUHit
	F8= PC.Out=>ICache.IEA
	F9= ICache.Out=>ICacheReg.In
	F10= ICache.Out=>IR_IMMU.In
	F11= ICache.Hit=>CU_IF.ICacheHit
	F12= ICache.Out=>IR_ID.In
	F13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F14= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F15= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F17= ICache.Hit=>FU.ICacheHit
	F18= FU.Halt_IF=>CU_IF.Halt
	F19= FU.Bub_IF=>CU_IF.Bub
	F20= CtrlASIDIn=0
	F21= CtrlCP0=0
	F22= CtrlEPCIn=0
	F23= CtrlExCodeIn=0
	F24= CtrlIMMU=0
	F25= CtrlPC=0
	F26= CtrlPCInc=1
	F27= CtrlIAddrReg=0
	F28= CtrlICache=0
	F29= CtrlICacheReg=0
	F30= CtrlIR_IMMU=0
	F31= CtrlIR_ID=1
	F32= CtrlIMem=0
	F33= CtrlIRMux=0
	F34= CtrlGPR=0
	F35= CtrlA_EX=0
	F36= CtrlB_EX=0
	F37= CtrlIR_EX=0
	F38= CtrlALUOut_MEM=0
	F39= CtrlConditionReg_MEM=0
	F40= CtrlIR_MEM=0
	F41= CtrlIR_DMMU1=0
	F42= CtrlIR_WB=0
	F43= CtrlA_MEM=0
	F44= CtrlA_WB=0
	F45= CtrlB_MEM=0
	F46= CtrlB_WB=0
	F47= CtrlALUOut_WB=0
	F48= CtrlConditionReg_WB=0
	F49= CtrlIR_DMMU2=0
	F50= GPR[rS]=a
	F51= GPR[rT]=b

ID	F82= IR_ID.Out=>FU.IR_ID
	F83= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F84= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F85= IR_ID.Out31_26=>CU_ID.Op
	F86= IR_ID.Out25_21=>GPR.RReg1
	F87= IR_ID.Out20_16=>GPR.RReg2
	F88= GPR.Rdata1=>FU.InID1
	F89= IR_ID.Out25_21=>FU.InID1_RReg
	F90= FU.OutID1=>A_EX.In
	F91= GPR.Rdata2=>FU.InID2
	F92= IR_ID.Out20_16=>FU.InID2_RReg
	F93= FU.OutID2=>B_EX.In
	F94= IR_ID.Out=>IR_EX.In
	F95= FU.Halt_ID=>CU_ID.Halt
	F96= FU.Bub_ID=>CU_ID.Bub
	F97= CtrlASIDIn=0
	F98= CtrlCP0=0
	F99= CtrlEPCIn=0
	F100= CtrlExCodeIn=0
	F101= CtrlIMMU=0
	F102= CtrlPC=0
	F103= CtrlPCInc=0
	F104= CtrlIAddrReg=0
	F105= CtrlICache=0
	F106= CtrlICacheReg=0
	F107= CtrlIR_IMMU=0
	F108= CtrlIR_ID=0
	F109= CtrlIMem=0
	F110= CtrlIRMux=0
	F111= CtrlGPR=0
	F112= CtrlA_EX=1
	F113= CtrlB_EX=1
	F114= CtrlIR_EX=1
	F115= CtrlALUOut_MEM=0
	F116= CtrlConditionReg_MEM=0
	F117= CtrlIR_MEM=0
	F118= CtrlIR_DMMU1=0
	F119= CtrlIR_WB=0
	F120= CtrlA_MEM=0
	F121= CtrlA_WB=0
	F122= CtrlB_MEM=0
	F123= CtrlB_WB=0
	F124= CtrlALUOut_WB=0
	F125= CtrlConditionReg_WB=0
	F126= CtrlIR_DMMU2=0

EX	F127= IR_EX.Out=>FU.IR_EX
	F128= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F129= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F130= IR_EX.Out31_26=>CU_EX.Op
	F131= IR_EX.Out15_0=>SEXT.In
	F132= PC.CIA=>ALU.A
	F133= SEXT.Out=>ALU.B
	F134= ALU.Func=6'b010010
	F135= ALU.Out=>ALUOut_MEM.In
	F136= A_EX.Out=>CMPU.A
	F137= B_EX.Out=>CMPU.B
	F138= CMPU.Func=6'b000011
	F139= CMPU.zero=>ConditionReg_MEM.In
	F140= IR_EX.Out=>IR_MEM.In
	F141= FU.InEX_WReg=5'b00000
	F142= CtrlASIDIn=0
	F143= CtrlCP0=0
	F144= CtrlEPCIn=0
	F145= CtrlExCodeIn=0
	F146= CtrlIMMU=0
	F147= CtrlPC=0
	F148= CtrlPCInc=0
	F149= CtrlIAddrReg=0
	F150= CtrlICache=0
	F151= CtrlICacheReg=0
	F152= CtrlIR_IMMU=0
	F153= CtrlIR_ID=0
	F154= CtrlIMem=0
	F155= CtrlIRMux=0
	F156= CtrlGPR=0
	F157= CtrlA_EX=0
	F158= CtrlB_EX=0
	F159= CtrlIR_EX=0
	F160= CtrlALUOut_MEM=1
	F161= CtrlConditionReg_MEM=1
	F162= CtrlIR_MEM=1
	F163= CtrlIR_DMMU1=0
	F164= CtrlIR_WB=0
	F165= CtrlA_MEM=0
	F166= CtrlA_WB=0
	F167= CtrlB_MEM=0
	F168= CtrlB_WB=0
	F169= CtrlALUOut_WB=0
	F170= CtrlConditionReg_WB=0
	F171= CtrlIR_DMMU2=0

MEM	F172= IR_MEM.Out=>FU.IR_MEM
	F173= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F174= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F175= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F176= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F177= IR_MEM.Out31_26=>CU_MEM.Op
	F178= ALUOut_MEM.Out=>PC.In
	F179= ConditionReg_MEM.Out=>CU_MEM.zero
	F180= IR_MEM.Out=>IR_DMMU1.In
	F181= IR_MEM.Out=>IR_WB.In
	F182= A_MEM.Out=>A_WB.In
	F183= B_MEM.Out=>B_WB.In
	F184= ALUOut_MEM.Out=>ALUOut_WB.In
	F185= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F186= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F187= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F188= FU.InMEM_WReg=5'b00000
	F189= CtrlASIDIn=0
	F190= CtrlCP0=0
	F191= CtrlEPCIn=0
	F192= CtrlExCodeIn=0
	F193= CtrlIMMU=0
	F194= CtrlPC=0
	F195= CtrlPCInc=0
	F196= CtrlIAddrReg=0
	F197= CtrlICache=0
	F198= CtrlICacheReg=0
	F199= CtrlIR_IMMU=0
	F200= CtrlIR_ID=0
	F201= CtrlIMem=0
	F202= CtrlIRMux=0
	F203= CtrlGPR=0
	F204= CtrlA_EX=0
	F205= CtrlB_EX=0
	F206= CtrlIR_EX=0
	F207= CtrlALUOut_MEM=0
	F208= CtrlConditionReg_MEM=0
	F209= CtrlIR_MEM=0
	F210= CtrlIR_DMMU1=1
	F211= CtrlIR_WB=1
	F212= CtrlA_MEM=0
	F213= CtrlA_WB=1
	F214= CtrlB_MEM=0
	F215= CtrlB_WB=1
	F216= CtrlALUOut_WB=1
	F217= CtrlConditionReg_WB=1
	F218= CtrlIR_DMMU2=0

WB	F294= IR_WB.Out=>FU.IR_WB
	F295= IR_WB.Out31_26=>CU_WB.Op
	F296= FU.InWB_WReg=5'b00000
	F297= CtrlASIDIn=0
	F298= CtrlCP0=0
	F299= CtrlEPCIn=0
	F300= CtrlExCodeIn=0
	F301= CtrlIMMU=0
	F302= CtrlPC=0
	F303= CtrlPCInc=0
	F304= CtrlIAddrReg=0
	F305= CtrlICache=0
	F306= CtrlICacheReg=0
	F307= CtrlIR_IMMU=0
	F308= CtrlIR_ID=0
	F309= CtrlIMem=0
	F310= CtrlIRMux=0
	F311= CtrlGPR=0
	F312= CtrlA_EX=0
	F313= CtrlB_EX=0
	F314= CtrlIR_EX=0
	F315= CtrlALUOut_MEM=0
	F316= CtrlConditionReg_MEM=0
	F317= CtrlIR_MEM=0
	F318= CtrlIR_DMMU1=0
	F319= CtrlIR_WB=0
	F320= CtrlA_MEM=0
	F321= CtrlA_WB=0
	F322= CtrlB_MEM=0
	F323= CtrlB_WB=0
	F324= CtrlALUOut_WB=0
	F325= CtrlConditionReg_WB=0
	F326= CtrlIR_DMMU2=0

POST
