
---------- Begin Simulation Statistics ----------
final_tick                                 1084938500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110161                       # Simulator instruction rate (inst/s)
host_mem_usage                                 858092                       # Number of bytes of host memory used
host_op_rate                                   116243                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    38.38                       # Real time elapsed on the host
host_tick_rate                               28265339                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4228395                       # Number of instructions simulated
sim_ops                                       4461863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001085                       # Number of seconds simulated
sim_ticks                                  1084938500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.138801                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  336948                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               339875                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4653                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            381672                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1160                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2111                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              951                       # Number of indirect misses.
system.cpu.branchPred.lookups                  520670                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       104230                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       250225                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       102531                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       251924                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.whPredictorCorrect          652                       # Number of time the WH predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.whPredictorWrong          117                       # Number of time the WH predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          358                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           95                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        43364                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1029                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          444                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          111                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         1214                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          408                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          247                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          325                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          278                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12          177                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13          116                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14          215                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          115                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16          103                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17          101                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18          113                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19           56                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20           67                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22          122                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24           99                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26           89                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28           41                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          463                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          174                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          246                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       302744                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1697                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2          666                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          372                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        21280                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        20735                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8          512                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          251                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         1483                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         1239                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          415                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13          274                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14          296                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15          186                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16          108                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17          123                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          134                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19          106                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          142                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22           65                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24          136                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          104                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28          130                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30           77                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        47373                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          140                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          752                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   64745                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          298                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    886720                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   884405                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3733                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     487016                       # Number of branches committed
system.cpu.commit.bw_lim_events                367568                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             313                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          109984                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4228952                       # Number of instructions committed
system.cpu.commit.committedOps                4462420                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2043628                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.183577                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.041912                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       977208     47.82%     47.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       298869     14.62%     62.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       265134     12.97%     75.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        19296      0.94%     76.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15881      0.78%     77.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        50820      2.49%     79.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        24737      1.21%     80.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        24115      1.18%     82.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       367568     17.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2043628                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                63038                       # Number of function calls committed.
system.cpu.commit.int_insts                   2716588                       # Number of committed integer instructions.
system.cpu.commit.loads                        501197                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          165      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2086122     46.75%     46.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3338      0.07%     46.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              459      0.01%     46.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         334068      7.49%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     54.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          76968      1.72%     56.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        257002      5.76%     61.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       811455     18.18%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              3      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        176468      3.95%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             385      0.01%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             504      0.01%     83.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             460      0.01%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            477      0.01%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          501197     11.23%     95.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         213345      4.78%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4462420                       # Class of committed instruction
system.cpu.commit.refs                         714542                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2111732                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4228395                       # Number of Instructions Simulated
system.cpu.committedOps                       4461863                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.513168                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.513168                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                667426                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   932                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               335719                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                4609276                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   517494                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    666937                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4115                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3340                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                203863                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      520670                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    716098                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1287043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2386                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4394703                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   10070                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.239953                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             767643                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             402853                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.025322                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2059835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.254951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.860484                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   993419     48.23%     48.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   201501      9.78%     58.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   128357      6.23%     64.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   114329      5.55%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   190242      9.24%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    42691      2.07%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   117849      5.72%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     9469      0.46%     87.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   261978     12.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2059835                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          110044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4518                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   501212                       # Number of branches executed
system.cpu.iew.exec_nop                           732                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.139912                       # Inst execution rate
system.cpu.iew.exec_refs                       835482                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     224247                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   30934                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                514435                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                393                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1195                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               229883                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4577993                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                611235                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5222                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4643350                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    465                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3798                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4115                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4441                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         14154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2702                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1922                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13238                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        16538                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2852                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1666                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5891432                       # num instructions consuming a value
system.cpu.iew.wb_count                       4530191                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599657                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3532838                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.087762                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4538971                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3371246                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1893879                       # number of integer regfile writes
system.cpu.ipc                               1.948678                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.948678                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               192      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2148402     46.22%     46.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3397      0.07%     46.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   476      0.01%     46.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              334088      7.19%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   5      0.00%     53.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               76975      1.66%     55.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             257028      5.53%     60.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          811506     17.46%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   3      0.00%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             176505      3.80%     81.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  442      0.01%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  566      0.01%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  521      0.01%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 532      0.01%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               612705     13.18%     95.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              225229      4.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4648572                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      142580                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.030672                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    439      0.31%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                71547     50.18%     50.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             46845     32.86%     83.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                23749     16.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2441532                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6946902                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2417897                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2578205                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4576868                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4648572                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 393                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          115397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4550                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             80                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        82667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2059835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.256769                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.646683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              517545     25.13%     25.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              298855     14.51%     39.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125236      6.08%     45.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              373551     18.13%     63.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              744648     36.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2059835                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.142319                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2349428                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4557207                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2112294                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2114526                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1890                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1813                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               514435                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              229883                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8172676                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1480611                       # number of misc regfile writes
system.cpu.numCycles                          2169879                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   40727                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6322780                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 238364                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   599920                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    201                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   165                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13696653                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4595585                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6464916                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    787915                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 295391                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4115                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                599778                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   142136                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          3334336                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          27380                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1270                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    885894                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            392                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          3741681                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6244278                       # The number of ROB reads
system.cpu.rob.rob_writes                     9161098                       # The number of ROB writes
system.cpu.timesIdled                            1584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3740039                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 2150601                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        21714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        44451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1725                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16972                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1725                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1169                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1196608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19866                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22146500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97986500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18954                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17995                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17995                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2801                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          722                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1219                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1219                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        59296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 67187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       325760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2410944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2736704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            22737                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006632                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  22736    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22737                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           43469500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          28686996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4200998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1435                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1385                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2820                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1435                       # number of overall hits
system.l2.overall_hits::.cpu.data                1385                       # number of overall hits
system.l2.overall_hits::total                    2820                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17332                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18698                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1366                       # number of overall misses
system.l2.overall_misses::.cpu.data             17332                       # number of overall misses
system.l2.overall_misses::total                 18698                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    105948500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1283492500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1389441000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    105948500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1283492500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1389441000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            18717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21518                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           18717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21518                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.487683                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.926003                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.868947                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.487683                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.926003                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.868947                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77561.127379                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74053.340642                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74309.605305                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77561.127379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74053.340642                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74309.605305                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18698                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18698                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     92298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1110172500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1202471000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     92298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1110172500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1202471000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.487683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.926003                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.868947                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.487683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.926003                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.868947                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67568.448023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64053.340642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64310.140122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67568.448023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64053.340642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64310.140122                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18954                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18954                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2290                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2290                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2290                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2290                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1023                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           16972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1253425000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1253425000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         17995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17995                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.943151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.943151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73852.521801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73852.521801                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        16972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1083705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1083705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.943151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.943151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63852.521801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63852.521801                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1435                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    105948500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105948500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.487683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.487683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77561.127379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77561.127379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1366                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.487683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.487683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67568.448023                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67568.448023                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30067500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30067500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.498615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.498615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83520.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83520.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     26467500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26467500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.498615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.498615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73520.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73520.833333                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                50                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1169                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1169                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1219                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1219                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.958983                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.958983                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1169                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     22492000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22492000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.958983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.958983                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19240.376390                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19240.376390                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5143.421175                       # Cycle average of tags in use
system.l2.tags.total_refs                       43280                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19896                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.175312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     669.046266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1151.246115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3323.128795                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.035133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.101414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.156965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1119                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.605652                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    375496                       # Number of tag accesses
system.l2.tags.data_accesses                   375496                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          87360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1109248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18697                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          80520693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1022406339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1102927032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     80520693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         80520693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         80520693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1022406339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1102927032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37599                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18697                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     18697                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     86637750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   93485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               437206500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4633.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23383.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18697                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    782.711198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   587.475042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.967709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          150      9.82%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          140      9.17%     18.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           72      4.72%     23.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      2.42%     26.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      1.90%     28.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      0.92%     28.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.38%     30.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      1.18%     31.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1046     68.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1527                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1196608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1196608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1102.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1102.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1084827000                       # Total gap between requests
system.mem_ctrls.avgGap                      58021.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        87360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1109248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 80520693.108411207795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1022406339.161159753799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36128250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    401078250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26467.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23140.91                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    91.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5376420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2838660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            68708220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     85434960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        179823030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        265186560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          607367850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.817768                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    684596250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     36140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    364202250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5569200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2956305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            64788360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     85434960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        191863140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        255047520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          605659485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.243149                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    658500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     36140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    390298500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       712808                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           712808                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       712808                       # number of overall hits
system.cpu.icache.overall_hits::total          712808                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3290                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3290                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3290                       # number of overall misses
system.cpu.icache.overall_misses::total          3290                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    150526499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    150526499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    150526499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    150526499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       716098                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       716098                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       716098                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       716098                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004594                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004594                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004594                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004594                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45752.735258                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45752.735258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45752.735258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45752.735258                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1600                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.565217                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2290                       # number of writebacks
system.cpu.icache.writebacks::total              2290                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          489                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          489                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          489                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          489                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2801                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2801                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2801                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2801                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    125395999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125395999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    125395999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125395999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003911                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003911                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003911                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003911                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44768.296680                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44768.296680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44768.296680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44768.296680                       # average overall mshr miss latency
system.cpu.icache.replacements                   2290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       712808                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          712808                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3290                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3290                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    150526499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    150526499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       716098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       716098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45752.735258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45752.735258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          489                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          489                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2801                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2801                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    125395999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125395999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003911                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003911                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44768.296680                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44768.296680                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.831340                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              715608                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2800                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            255.574286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.831340                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966467                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1434996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1434996                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       596605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           596605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       596962                       # number of overall hits
system.cpu.dcache.overall_hits::total          596962                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       140263                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         140263                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       140279                       # number of overall misses
system.cpu.dcache.overall_misses::total        140279                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8531092935                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8531092935                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8531092935                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8531092935                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       736868                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       736868                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       737241                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       737241                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.190350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.190350                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.190276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.190276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60822.119411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60822.119411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60815.182137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60815.182137                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       539999                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.415780                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18954                       # number of writebacks
system.cpu.dcache.writebacks::total             18954                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       120337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       120337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       120337                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       120337                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        19926                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19926                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        19933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        19933                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1363898048                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1363898048                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1364193548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1364193548                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027041                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027037                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68448.160594                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68448.160594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68438.947875                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68438.947875                       # average overall mshr miss latency
system.cpu.dcache.replacements                  19424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       521779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          521779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    109092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    109092000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       523781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       523781                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54491.508492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54491.508492                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34535000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34535000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48504.213483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48504.213483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        74783                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          74783                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       137043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       137043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8383166371                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8383166371                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       211826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.646960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.646960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61171.795502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61171.795502                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       119047                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       119047                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17996                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1291746484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1291746484                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.084957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.084957                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71779.644588                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71779.644588                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          357                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           357                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.042895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.042895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       295500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       295500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018767                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42214.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           43                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           43                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1218                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1218                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     38834564                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     38834564                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1261                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.965900                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.965900                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31883.878489                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31883.878489                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1218                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1218                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     37616564                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     37616564                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.965900                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.965900                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30883.878489                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30883.878489                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       275500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       275500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.025806                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025806                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 34437.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34437.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       201000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009677                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009677                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        67000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           463.947013                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              617478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             19936                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.973014                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   463.947013                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.906147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.906147                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1495594                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1495594                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1084938500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1084938500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
