#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun  9 20:47:42 2022
# Process ID: 8092
# Current directory: D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1
# Command line: vivado.exe -log design_sender_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_sender_wrapper.tcl
# Log file: D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1/design_sender_wrapper.vds
# Journal file: D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_sender_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_sender_wrapper -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 468.117 ; gain = 94.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_sender_wrapper' [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/hdl/design_sender_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_sender' [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/synth/design_sender.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_sender_SenderWrapper_0_0' [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1/.Xil/Vivado-8092-Chiro/realtime/design_sender_SenderWrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_sender_SenderWrapper_0_0' (1#1) [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1/.Xil/Vivado-8092-Chiro/realtime/design_sender_SenderWrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_sender_clk_wiz_0_0' [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1/.Xil/Vivado-8092-Chiro/realtime/design_sender_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_sender_clk_wiz_0_0' (2#1) [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1/.Xil/Vivado-8092-Chiro/realtime/design_sender_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_sender' (3#1) [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/synth/design_sender.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_sender_wrapper' (4#1) [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/hdl/design_sender_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.512 ; gain = 150.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.512 ; gain = 150.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.512 ; gain = 150.797
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_SenderWrapper_0_0/design_sender_SenderWrapper_0_0/design_sender_SenderWrapper_0_0_in_context.xdc] for cell 'design_sender_i/SenderWrapper_0'
Finished Parsing XDC File [d:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_SenderWrapper_0_0/design_sender_SenderWrapper_0_0/design_sender_SenderWrapper_0_0_in_context.xdc] for cell 'design_sender_i/SenderWrapper_0'
Parsing XDC File [d:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0_in_context.xdc] for cell 'design_sender_i/clk_wiz_0'
Finished Parsing XDC File [d:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0_in_context.xdc] for cell 'design_sender_i/clk_wiz_0'
Parsing XDC File [D:/Programs/urllc-chisel/xdc/generic/generic.xdc]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:5]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_50M' completely overrides clock 'clock_in'.
New: create_clock -period 20.000 -name clk_50M [get_ports clock_in], [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:6]
Previous: create_clock -period 20.000 [get_ports clock_in], [d:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'clock'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'receiver_sync_in'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'receiver_sync_in'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'receiver_sync_out'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'receiver_sync_out'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[7]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[6]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[5]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[4]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[3]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[2]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[1]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[0]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[7]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[6]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[5]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[4]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[3]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[2]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[1]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad[0]'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk'. [D:/Programs/urllc-chisel/xdc/generic/generic.xdc:50]
Finished Parsing XDC File [D:/Programs/urllc-chisel/xdc/generic/generic.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Programs/urllc-chisel/xdc/generic/generic.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_sender_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programs/urllc-chisel/xdc/generic/generic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_sender_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_sender_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'clk_pl_50M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_120M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'sender_da_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_8M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sender_ad_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sender_serial_out'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sender_frame_available'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'sender_frame_available'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[7]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[6]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[5]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[4]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[3]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[2]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[1]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[0]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[7]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[6]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[5]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[4]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[3]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[2]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[1]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'receiver_da[0]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_8M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_8M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'receiver_da_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[7]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[6]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[5]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[4]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[3]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[2]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[1]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[0]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[7]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[6]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[5]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[4]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[3]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[2]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[1]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1[0]'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:142]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_60M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1_ready'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel1_ready'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel2_ready'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_sel2_ready'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'receiver_ad_clk_200M'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'receiver_serial_in'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'receiver_serial_in'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:155]
WARNING: [Vivado 12-584] No ports matched 'receiver_frame_start'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:156]
WARNING: [Vivado 12-584] No ports matched 'receiver_frame_start'. [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc:157]
Finished Parsing XDC File [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_sender_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Programs/urllc-chisel/xdc/generic/urllc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_sender_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_sender_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Programs/urllc-chisel/xdc/Sender.xdc]
Finished Parsing XDC File [D:/Programs/urllc-chisel/xdc/Sender.xdc]
Parsing XDC File [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.168 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.180 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 809.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 809.180 ; gain = 435.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 809.180 ; gain = 435.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock_in. (constraint file  d:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_in. (constraint file  d:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.srcs/sources_1/bd/design_sender/ip/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0/design_sender_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_sender_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_sender_i/SenderWrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_sender_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 809.180 ; gain = 435.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 809.180 ; gain = 435.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 809.180 ; gain = 435.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_sender_i/clk_wiz_0/clk_out1' to pin 'design_sender_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 866.059 ; gain = 492.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 866.059 ; gain = 492.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_sender_SenderWrapper_0_0 |         1|
|2     |design_sender_clk_wiz_0_0       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_sender_SenderWrapper_0_0 |     1|
|2     |design_sender_clk_wiz_0_0       |     1|
|3     |IBUF                            |    10|
|4     |OBUF                            |    11|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |    34|
|2     |  design_sender_i |design_sender |    13|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 875.641 ; gain = 217.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 875.641 ; gain = 501.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 95 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 884.586 ; gain = 522.348
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.586 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Programs/urllc-chisel/vivado-project-clocked/Sender/Sender.runs/synth_1/design_sender_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_sender_wrapper_utilization_synth.rpt -pb design_sender_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  9 20:48:04 2022...
