{
    "key": "HPCA_17",
    "conference": "The IEEE Symposium on High Performance Computer Architecture",
    "url": "http://hpca2017.org",
    "organization": [
        "IEEE"
    ],
    "country": "US",
    "postdate": "2017-02-04",
    "last_deadline": "2016-08-01",
    "review_days": 72,
    "mean_pages": 12.02,
    "submissions": 224,
    "min_reviews": 4,
    "total_reviews": 1114,
    "double_blind": false,
    "rebuttal": false,
    "open_access": false,
    "age": 22,
    "past_papers": 822,
    "past_citations": 14853,
    "h5_index": 42,
    "h5_median": 61,
    "field": "Systems",
    "subfield": "Architecture",
    "diversity_effort": false,
    "notes": "",
    "pc_chairs": [
        "Daniel A. Jimenez (Texas A&M University)"
    ],
    "pc_members": [
        "Valeria Bertacco (Michigan)",
        "Abhishek Bhattacharjee (Rutgers)",
        "Reetuparna Das (Michigan)",
        "Hadi Esmaeilzadeh (Georgia Tech)",
        "Yoav Etsion (Technion)",
        "Babak Falsafi (EPFL)",
        "Michael Ferdman (Stony Brook University)",
        "Antonio Gonzalez (UPC)",
        "Paul V. Gratz (Texas A&M)",
        "Nikos Hardavellas (Northwestern University)",
        "Kei Hiraki (University of Tokyo)",
        "Jaehyuk Huh (KAIST)",
        "Engin Ipek (Rochester)",
        "David R. Kaeli (Northeastern)",
        "Samira Khan (UVA)",
        "Hyesoon Kim (Georgia Tech)",
        "Benjamin C. Lee (Duke University)",
        "Tao Li (Florida and NSF)",
        "Calvin Lin (UT Austin)",
        "Gabriel H. Loh (AMD)",
        "Shih-Lien Lu (TSMC)",
        "Pierre Michaud (Inria)",
        "Timothy N. Miller (Binghamton University (SUNY))",
        "Miquel Moreto (BSC and UPC)",
        "Andreas Moshovos (Toronto)",
        "Trevor Mudge (Michigan)",
        "Onur Mutlu (ETH Zurich & CMU)",
        "Abdullah Muzahid (UT San Antonio)",
        "Vijay Nagarajan (University of Edinburgh)",
        "Soner Onder (Michigan Tech)",
        "Yale Patt (UT Austin)",
        "Miquel Pericas (Chalmers University of Technology)",
        "Alex Ramirez (NVIDIA)",
        "Karthikeyan Sankaralingam (Wisconsin)",
        "Yan Solihin (NCSU and NSF)",
        "Yingying Tian (AMD)",
        "Mohit Tiwari (UT Austin)",
        "Josep Torrellas (UIUC)",
        "Thomas F. Wenisch (Michigan)",
        "David Wentzlaff (Princeton)",
        "Carole-Jean Wu (ASU)",
        "Yuan Xie (UCSB)",
        "Mohamed Zahran (NYU)",
        "Antonia Zhai (Minnesota)",
        "Lixin Zhang (Institute of Computing Technology, CAS)",
        "Huiyang Zhou (NCSU)"
    ],
    "keynote_speakers": [],
    "session_chairs": [
        "Daniel A. Jimenez",
        "Yale Patt",
        "Chris Wilkerson",
        "Paul V. Gratz",
        "Benjamin C. Lee (Duke University)",
        "Michael Ferdman",
        "Vijay Nagarajan",
        "Calvin Lin",
        "Samira Khan",
        "Miquel Pericas (Chalmers University of Technology)",
        "Carole-Jean Wu",
        "Daniel A. Jimenez",
        "Akanksha Jain",
        "David R. Kaeli",
        "Nam Sung Kim",
        "Abdullah Muzahid (UT San Antonio)",
        "Daniel A. Jimenez"
    ],
    "panelists": [],
    "papers": [
        {
            "key": "HPCA_17_001",
            "title": "Towards Pervasive and User Satisfactory CNN across GPU Microarchitectures",
            "authors": [
                "Mingcong Song",
                "Yang Hu",
                "Huixiang Chen",
                "Tao Li"
            ],
            "s2pid": "d99df8972ed69e629cfca79261c5fb9c83bb9bb4",
            "words": 10659,
            "topics": [
                "GPGPU",
                "Data"
            ],
            "award": true
        },
        {
            "key": "HPCA_17_002",
            "title": "Near-Optimal Access Partitioning for Memory Hierarchies with Multiple Heterogeneous Bandwidth Sources",
            "authors": [
                "Jayesh Gaur",
                "Mainak Chaudhuri",
                "Pradeep Ramachandran",
                "Sreenivas Subramoney"
            ],
            "s2pid": "06e97b3ea02af7274d659a420f94bc5da5e6d541",
            "words": 13225,
            "topics": [
                "Concurrency"
            ],
            "award": true,
            "content_tags": {
                "manual": [
                    "system",
                    "simulation",
                    "positive"
                ]
            }
        },
        {
            "key": "HPCA_17_003",
            "title": "NCAP: Network-Driven, Packet Context-Aware Power Management for Client-Server Architecture",
            "authors": [
                "Mohammad Alian",
                "Ahmed Abulila",
                "Lokesh Jindal",
                "Daehoon Kim",
                "Nam Sung Kim"
            ],
            "s2pid": "dc9c3a7d409bfa7af5de09c6afab3a664008b1e5",
            "words": 10125,
            "topics": [
                "Network",
                "Energy"
            ],
            "award": true
        },
        {
            "key": "HPCA_17_004",
            "title": "Supporting Address Translation for Accelerator-Centric Architectures",
            "authors": [
                "Yuchen Hao",
                "Zhenman Fang",
                "Glenn Reinman",
                "Jason Cong"
            ],
            "s2pid": "25011a77c8478ed154721775d6284db8b268368c",
            "words": 10253,
            "topics": [
                "GPGPU"
            ],
            "award": true
        },
        {
            "key": "HPCA_17_005",
            "title": "Maximizing Cache Performance Under Uncertainty",
            "authors": [
                "Nathan Beckmann",
                "Daniel Sanchez"
            ],
            "s2pid": "2804bcc9df4352c2da1367f182a54e7c67a160ec",
            "words": 11716,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_006",
            "title": "SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support",
            "authors": [
                "Xiaodong Wang",
                "Shuang1 Chen",
                "Jeff Setter",
                "José F. Martínez"
            ],
            "s2pid": "1b81fe43e208f7f05ee4438b4668f1dd9005e375",
            "words": 10938,
            "topics": [
                "Architecture"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "experiment",
                    "simulation",
                    "positive"
                ]
            }
        },
        {
            "key": "HPCA_17_007",
            "title": "A Split Cache Hierarchy for Enabling Data-oriented Optimizations",
            "authors": [
                "Andreas Sembrant",
                "David Black-Schaffer",
                "Erik Hagersten"
            ],
            "s2pid": "103baca878b17a15d148a684c0b0152e78591be1",
            "words": 10758,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_008",
            "title": "Fast and Accurate Exploration of Multi-Level Caches Using Hierarchical Reuse Distance",
            "authors": [
                "Rafael K. V. Maeda",
                "Qiong Cai",
                "Jiang Xu",
                "Zhe1 Wang",
                "Zhongyuan Tian"
            ],
            "s2pid": "f8076a5e9acc718e22994adf2d653f33fcba327f",
            "words": 9967,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_009",
            "title": "Enabling Effective Module-oblivious Power Gating for Embedded Processors",
            "authors": [
                "Hari Cherupalli",
                "Henry Duwe",
                "Weidong Ye",
                "Rakesh Kumar",
                "John Sartori"
            ],
            "s2pid": "4daba6641bf2f3ae2608cf3780c94b480d1eb544",
            "words": 12374,
            "topics": [
                "Architecture",
                "Energy"
            ]
        },
        {
            "key": "HPCA_17_010",
            "title": "Application-Specific Performance-Aware Energy Optimization on Android Mobile Devices",
            "authors": [
                "Karthik Rao",
                "Jun Wang",
                "Sudhakar Yalamanchili",
                "Yorai Wardi",
                "Handong Ye"
            ],
            "s2pid": "0713ca8723993973640da3ad3c68074547ebd673",
            "words": 10138,
            "topics": [
                "Energy"
            ]
        },
        {
            "key": "HPCA_17_011",
            "title": "Fast Decentralized Power Capping for Server Clusters",
            "authors": [
                "Reza Azimi",
                "Masoud Badiei",
                "Xin Zhan",
                "Na Li",
                "Sherief Reda"
            ],
            "s2pid": "e00ae8f4690260c2467ffc7c26cd28d1506e5555",
            "words": 10360,
            "topics": [
                "Energy",
                "Cloud"
            ]
        },
        {
            "key": "HPCA_17_012",
            "title": "Random Folded Clos Topologies for Datacenter Networks",
            "authors": [
                "Cristóbal Camarero",
                "Carmen Martínez",
                "Ramón Beivide"
            ],
            "s2pid": "00058354250940674c4117796a8f50b492d7879e",
            "words": 10784,
            "topics": [
                "Cloud",
                "Network"
            ]
        },
        {
            "key": "HPCA_17_013",
            "title": "Tiny Directory: Efficient Shared Memory in Many-core Systems with Ultra-low-overhead Coherence Tracking",
            "authors": [
                "Sudhanshu Shukla",
                "Mainak Chaudhuri"
            ],
            "s2pid": "94689cd14cd6772acb5df2273f196802b1097b86",
            "words": 14472,
            "topics": [
                "Concurrency",
                "Energy"
            ]
        },
        {
            "key": "HPCA_17_014",
            "title": "Partial Row Activation for Low-Power DRAM System",
            "authors": [
                "Yebin Lee",
                "Hyeonggyu Kim",
                "Seokin Hong",
                "Soontae Kim"
            ],
            "s2pid": "37782ba980effbbb63d8518625d0f795be866822",
            "words": 10306,
            "topics": [
                "Energy",
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_015",
            "title": "Understanding and Optimizing Power Consumption in Memory Networks",
            "authors": [
                "Xun Jian",
                "Pavan Kumar Hanumolu",
                "Rakesh Kumar"
            ],
            "s2pid": "89c612db72dfa0c956034fcdae1afca41c2a26ce",
            "words": 10465,
            "topics": [
                "Energy"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "positive",
                    "experience",
                    "simulation"
                ]
            }
        },
        {
            "key": "HPCA_17_016",
            "title": "SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies",
            "authors": [
                "Hasan Hassan",
                "Nandita Vijaykumar",
                "Samira Khan",
                "Saugata Ghose",
                "Kevin R. Chang",
                "Gennady Pekhimenko",
                "Donghyuk Lee",
                "Oguz Ergin",
                "Onur Mutlu"
            ],
            "s2pid": "071564baef078867847fc54a3a0b50dd22d29d62",
            "words": 13605,
            "topics": [
                "Benchmark",
                "Architecture"
            ],
            "artifact": {
                "badge": false,
                "evaluated": false,
                "linked": true,
                "url": "https://github.com/CMU-SAFARI/SoftMC",
                "last_accessed": "2021-05-25"
            }
        },
        {
            "key": "HPCA_17_017",
            "title": "Static Bubble: A Framework for Deadlock-free Irregular On-chip Topologies",
            "authors": [
                "Aniruddh Ramrakhyani",
                "Tushar Krishna"
            ],
            "s2pid": "77bcddfbf299243d696491e69603d0dff6fbd5a8",
            "words": 11249,
            "topics": [
                "Architecture",
                "Concurrency"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "simulation",
                    "positive"
                ]
            }
        },
        {
            "key": "HPCA_17_018",
            "title": "Designing Low-power, Low-latency Networks-on-Chip by Optimally Combining Electrical and Optical Links",
            "authors": [
                "Sebastian Werner",
                "Javier Navaridas",
                "Mikel Luján"
            ],
            "s2pid": "9ebbffde784b5aef699ceebe57b04f491ac0cdc2",
            "words": 9831,
            "topics": [
                "Energy",
                "Network",
                "Architecture"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "positive",
                    "simulation"
                ]
            }
        },
        {
            "key": "HPCA_17_019",
            "title": "Near-Ideal Networks-on-Chip for Servers",
            "authors": [
                "Pejman Lotfi-Kamran",
                "Mehdi Modarressi",
                "Hamid Sarbazi-Azad"
            ],
            "s2pid": "ba4fb708be68ef023ce8024ad92a481d756e1f58",
            "words": 9708,
            "topics": [
                "Network",
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_020",
            "title": "Design and Evaluation of AWGR-based Photonic NoC Architectures for 2.5D Inegrated High Performance Computing Systems",
            "authors": [
                "Paolo Grani",
                "Venkatesh Akella",
                "Roberto Proietti",
                "S. J. Ben Yoo"
            ],
            "s2pid": "6612141b58c26278dafec422e1a695387c312d26",
            "words": 10006,
            "topics": [
                "Network",
                "Architecture",
                "HPC"
            ]
        },
        {
            "key": "HPCA_17_021",
            "title": "Secure Dynamic Memory Scheduling Against Timing Channel Attacks",
            "authors": [
                "Yao Wang",
                "Benjamin Wu",
                "Edward Suh"
            ],
            "s2pid": "1bb6f7083b66b71a8c67622ef0e5541ae5ea8742",
            "words": 10094,
            "topics": [
                "Architecture",
                "Security",
                "Concurrency"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "positive",
                    "simulation",
                    "analysis"
                ]
            }
        },
        {
            "key": "HPCA_17_022",
            "title": "Cold Boot Attacks are Still Hot: Security Analysis of Memory Scramblers in Modern Processors",
            "authors": [
                "Salessawi Ferede Yitbarek",
                "Misiker Tadesse Aga",
                "Reetuparna Das",
                "Todd Austin"
            ],
            "s2pid": "4c54a8ee4b99125a52a3a3389972c7af1f3016ae",
            "words": 10774,
            "topics": [
                "Security",
                "Architecture"
            ],
            "content_tags": {
                "manual": [
                    "experience",
                    "position",
                    "experiment"
                ]
            }
        },
        {
            "key": "HPCA_17_023",
            "title": "Cooperative Path-ORAM for Effective Memory Bandwidth Sharing in Server Settings",
            "authors": [
                "Rujia Wang",
                "Youtao Zhang",
                "Jun3 Yang"
            ],
            "s2pid": "c284f581d09cfba344fc234b70e560065980a26f",
            "words": 8748,
            "topics": [
                "Architecture",
                "Cloud"
            ]
        },
        {
            "key": "HPCA_17_024",
            "title": "Camouflage: Memory Traffic Shaping to Mitigate Timing Attacks",
            "authors": [
                "Yanqi Zhou",
                "Sameer Wagh",
                "Prateek Mittal",
                "David Wentzlaff"
            ],
            "s2pid": "9277d342b22fb55238ef3811e07ac2b226c9db78",
            "words": 9812,
            "topics": [
                "Security"
            ]
        },
        {
            "key": "HPCA_17_025",
            "title": "SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization",
            "authors": [
                "Jee Ho Ryoo",
                "Mitesh R. Meswani",
                "Andreas Prodromou",
                "Lizy K. John"
            ],
            "s2pid": "20fc7ec7834a055843ccb087c77656574a09bfb5",
            "words": 10624,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_026",
            "title": "ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging",
            "authors": [
                "Arpit Joshi",
                "Vijay Nagarajan",
                "Stratis Viglas",
                "Marcelo Cintra"
            ],
            "s2pid": "05bd926844ffa89f668237a6836825c59d6377e9",
            "words": 10530,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_027",
            "title": "KAML: A Flexible, High-Performance Key-Value SSD",
            "authors": [
                "Yanqin Jin",
                "Hung-Wei Tseng",
                "Steven Swanson",
                "Yannis Papakonstantinou"
            ],
            "s2pid": "2e4090f083744f803aedf4fac0b1f78075e335ef",
            "words": 9115,
            "topics": [
                "DB",
                "Storage"
            ]
        },
        {
            "key": "HPCA_17_028",
            "title": "Balancing Performance and Lifetime of MLC PCM by Using a Region Retention Monitor",
            "authors": [
                "Mingzhe Zhang",
                "Lunkai Zhang",
                "Lei Jiang",
                "Zhiyong Liu",
                "Fred Chong"
            ],
            "s2pid": "4db34285f75cf7ddcdf911e58575a9b78c80c40a",
            "words": 9877,
            "topics": [
                "Architecture",
                "Storage"
            ]
        },
        {
            "key": "HPCA_17_029",
            "title": "Reliability-Aware Scheduling on Heterogeneous Multicore Processors",
            "authors": [
                "Ajeya Naithani",
                "Stijn Eyerman",
                "Lieven Eeckhout"
            ],
            "s2pid": "0b6187649cc8af54897e2f46122edf5e814eb3cc",
            "words": 9381,
            "topics": [
                "Concurrency"
            ]
        },
        {
            "key": "HPCA_17_030",
            "title": "Hipster: Hybrid Task Manager for Latency-Critical Cloud Workloads",
            "authors": [
                "Rajiv Nishtala",
                "Paul Carpenter",
                "Xavier Martorell",
                "Vinicius Petrucci"
            ],
            "s2pid": "03b95c1c6859ce4f792ac6995137a6cfab60670c",
            "words": 10857,
            "topics": [
                "Concurrency",
                "Cloud"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "positive",
                    "simulation"
                ]
            }
        },
        {
            "key": "HPCA_17_031",
            "title": "Cooper: Task Colocation with Cooperative Games",
            "authors": [
                "Qiuyun Llull",
                "Songchun Fan",
                "Seyed Majid Zahedi",
                "Benjamin C. Lee"
            ],
            "s2pid": "30e159925f150fd42e5b519820b7b6a02206e58f",
            "words": 9263,
            "topics": [
                "Concurrency"
            ]
        },
        {
            "key": "HPCA_17_032",
            "title": "MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-Level Memories",
            "authors": [
                "Andreas Prodromou",
                "Mitesh R. Meswani",
                "Nuwan Jayasena",
                "Gabriel H. Loh",
                "Dean Tullsen"
            ],
            "s2pid": "460755d456f84628265593d2f2e6a1ef637b31e1",
            "words": 9734,
            "topics": [
                "Architecture",
                "DB"
            ]
        },
        {
            "key": "HPCA_17_033",
            "title": "Exploring Hyperdimensional Associative Memory",
            "authors": [
                "Mohsen Imani",
                "Abbas Rahimi",
                "Deqian Kong",
                "Tajana S. Rosing",
                "Jan M. Rabaey"
            ],
            "s2pid": "ab6747cd68631eeecee9668e87ad5707c67c3599",
            "words": 9997,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_034",
            "title": "GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks",
            "authors": [
                "Lifeng Nai",
                "Ramyad Hadidi",
                "Jaewoong Sim",
                "Hyojong Kim",
                "Pranith Kumar",
                "Hyesoon Kim"
            ],
            "s2pid": "fd6bb13962dcef8fd92ede6ed2be8f474eacda7c",
            "words": 10080,
            "topics": [
                "Architecture",
                "Data"
            ]
        },
        {
            "key": "HPCA_17_035",
            "title": "High-Bandwidth Low-Latency Approximate Interconnection Networks",
            "authors": [
                "Daichi Fujiki",
                "Kiyo Ishii",
                "Ikki Fujiwara",
                "Hiroki Matsutani",
                "Hideharu Amano",
                "Henri Casanova",
                "Michihiro Koibuchi"
            ],
            "s2pid": "09944142043338de285575751861728d4212fd1d",
            "words": 9221,
            "topics": [
                "Network"
            ]
        },
        {
            "key": "HPCA_17_036",
            "title": "Compute Caches",
            "authors": [
                "Shaizeen Aga",
                "Supreet Jeloka",
                "Arun Subramaniyan",
                "Satish Narayanasamy",
                "David Blaauw",
                "Reetuparna Das"
            ],
            "s2pid": "135c49e5543ce41ec8274b270b2ac25e015cabd9",
            "words": 10050,
            "topics": [
                "Architecture",
                "Data",
                "GPGPU"
            ]
        },
        {
            "key": "HPCA_17_037",
            "title": "Boomerang: A Metadata-Free Architecture for Control Flow Delivery",
            "authors": [
                "Rakesh Kumar",
                "Cheng-Chieh Huang",
                "Boris Grot",
                "Vijay Nagarajan"
            ],
            "s2pid": "66175149f593ef37d242da7233be8ea961a4b8b2",
            "words": 9453,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_038",
            "title": "PABST: Proportionally Allocated Bandwidth at the Source and Target",
            "authors": [
                "Derek R. Hower",
                "Harold W. Cain",
                "Carl Waldspurger"
            ],
            "s2pid": "c2c618d731c8cc74ad7f0882d19a6188b2bafb6f",
            "words": 10684,
            "topics": [
                "Architecture",
                "Network"
            ]
        },
        {
            "key": "HPCA_17_039",
            "title": "SOUP-N-SALAD: Allocation-oblivious Access Latency Reduction with Asymmetric DRAM Microarchitectures",
            "authors": [
                "Yuhwan Ro",
                "Hyunyoon Cho",
                "Eojin Lee",
                "Daejin Jung",
                "Young Hoon Son",
                "Jung Ho Ahn",
                "Jae W. Lee"
            ],
            "s2pid": "5d9aa2b2f2d270fbe3588eefb313cf63f16406f2",
            "words": 9531,
            "topics": [
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_040",
            "title": "Transparent and Efficient CFI Enforcement with Intel Processor Trace",
            "authors": [
                "Yutao Liu",
                "Peitao Shi",
                "Xinran Wang",
                "Haibo Chen",
                "Binyu Zang",
                "Haibing Guan"
            ],
            "s2pid": "cb0da1ed189087c9ba716cc5c99c75b52430ec06",
            "words": 11460,
            "topics": [
                "Architecture",
                "Security"
            ]
        },
        {
            "key": "HPCA_17_041",
            "title": "PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning",
            "authors": [
                "Linghao Song",
                "Xuehai Qian",
                "Hai Li",
                "Yiran Chen"
            ],
            "s2pid": "2e9d33cba9f547a2e3febe088bae443f1d74d594",
            "words": 10322,
            "topics": [
                "Architecture",
                "Data"
            ]
        },
        {
            "key": "HPCA_17_042",
            "title": "FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks",
            "authors": [
                "Wenyan Lu",
                "Guihai Yan",
                "Jiajun Li",
                "Shijun Gong",
                "Yinhe Han",
                "Xiaowei Li"
            ],
            "s2pid": "90063731a10c66175d564349ee18c9d6101c7a13",
            "words": 11162,
            "topics": [
                "Data",
                "GPGPU",
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_043",
            "title": "Needle: Leveraging Program Analysis to Analyze and Extract Accelerators from Whole Programs",
            "authors": [
                "Snehasish Kumar",
                "Nick Sumner",
                "Vijaylakshmi Srinivasan",
                "Steven Margerm",
                "Arrvindh Shriraman"
            ],
            "s2pid": "5dc51725500b887b38c6a0fb6a849fd74f1696f2",
            "words": 10202,
            "topics": [
                "GPGPU"
            ],
            "artifact": {
                "badge": false,
                "evaluated": false,
                "linked": true,
                "url": "https://github.com/sfu-arch/needle",
                "last_accessed": "2021-05-25"
            }
        },
        {
            "key": "HPCA_17_044",
            "title": "Radiation-Induced Error Criticality in Modern HPC Parallel Accelerators",
            "authors": [
                "Daniel Oliveira",
                "Laércio Pilla",
                "Mauricio Hanzich",
                "Vinícius Fratin",
                "Fernando Fernandes",
                "Caio Lunardi",
                "José María Cela",
                "Philippe Navaux",
                "Luigi Carro",
                "Paolo Rech"
            ],
            "s2pid": "1a805d51dceb525493da058092c2450472084305",
            "words": 10366,
            "topics": [
                "HPC",
                "GPGPU",
                "Architecture"
            ],
            "content_tags": {
                "manual": [
                    "experiment",
                    "experience",
                    "positive",
                    "open",
                    "data"
                ]
            },
            "artifact": {
                "badge": false,
                "evaluated": false,
                "linked": true,
                "url": "https://github.com/UFRGS-CAROL/HPCA2017-log-data",
                "last_accessed": "2021-05-17"
            }
        },
        {
            "key": "HPCA_17_045",
            "title": "Pilot Register File: Energy Efficient Partitioned Register File for GPUs",
            "authors": [
                "Mohammad Abdel-Majeed",
                "Hyeran Jeon",
                "Alireza Shafaei",
                "Murali Annavaram",
                "Massoud Pedram"
            ],
            "s2pid": "b37cdf43ff9c85693e335c04086003819a7aa4f9",
            "words": 10856,
            "topics": [
                "Energy",
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "HPCA_17_046",
            "title": "G-Scalar: Cost-Effective Generalized Scalar Execution Architecture for Power-Efficient GPUs",
            "authors": [
                "Zhenhong Liu",
                "Syed Gilani",
                "Murali Annavaram",
                "Nam Sung Kim"
            ],
            "s2pid": "5f4388e15af381d4c48b6376180a94db10dae0cd",
            "words": 9787,
            "topics": [
                "Architecture",
                "Energy",
                "GPGPU"
            ]
        },
        {
            "key": "HPCA_17_047",
            "title": "Dynamic GPGPU Power Management using Adaptive Model Predictive Control",
            "authors": [
                "Abhinandan Majumdar",
                "Leonardo Piga",
                "Indrani Paul",
                "Joseph L. Greathouse",
                "Wei Huang (AMD)"
            ],
            "s2pid": "731a8751977510e2b26359ceec7005092a806cb3",
            "words": 10179,
            "topics": [
                "GPGPU",
                "Energy",
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_048",
            "title": "Efficient Sequential Consistency in GPUs via Relativistic Cache Coherence",
            "authors": [
                "Xiaowei Ren",
                "Mieszko Lis"
            ],
            "s2pid": "c8127e0a7cea1276a2af67ddd5e92b6748dde2dc",
            "words": 10846,
            "topics": [
                "GPGPU",
                "DB",
                "Architecture"
            ]
        },
        {
            "key": "HPCA_17_049",
            "title": "Processing-in-Memory Enabled Graphics Processors for 3D Rendering",
            "authors": [
                "Chenhao Xie",
                "Shuaiwen Leon Song",
                "Jing Wang",
                "Weigong Zhang",
                "Xin Fu"
            ],
            "s2pid": "630eb0c8cf211e95afc1696a2c627abe9e779bb3",
            "words": 10465,
            "topics": [
                "Architecture",
                "GPGPU"
            ]
        },
        {
            "key": "HPCA_17_050",
            "title": "Controlled Kernel Launch for Dynamic Parallelism in GPUs",
            "authors": [
                "Xulong Tang",
                "Ashutosh Pattnaik",
                "Huaipan Jiang",
                "Onur Kayiran",
                "Adwait Jog",
                "Sreepathi Pai",
                "Mohamed Ibrahim",
                "Mahmut T. Kandemir"
            ],
            "s2pid": "8814ba7515481fe16afc79cb41b05d4aa58f2df2",
            "words": 10078,
            "topics": [
                "GPGPU",
                "Concurrency"
            ],
            "content_tags": {
                "manual": [
                    "system",
                    "positive",
                    "simulation",
                    "experiment"
                ]
            }
        }
    ]
}
