<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Sucharith Devaram | Portfolio</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

<header>
  <nav>
    <h2 class="logo">Sucharith</h2>
    <ul>
      <li><a href="#about">About</a></li>
      <li><a href="#education">Education</a></li>
      <li><a href="#projects">Projects</a></li>
      <li><a href="#skills">Skills</a></li>
      <li><a href="#experience">Experience</a></li>
      <li><a href="#contact">Contact</a></li>
    </ul>
  </nav>
</header>

<!-- HERO -->
<section class="hero">
  <h1 class="fade-in">Hi, I'm <span>Sucharith Devaram</span></h1>
  <p class="fade-in delay-1">
    Graduate Electrical Engineer | VLSI • DFT • RTL Design
  </p>

  <div class="hero-buttons fade-in delay-2">
    <a href="#projects" class="btn">View Projects</a>
    <a href="resume.pdf" class="btn-outline" download>Download Resume</a>
  </div>
</section>

<!-- ABOUT -->
<section id="about" class="reveal">
  <h2>About Me</h2>
  <p>
    I am a Graduate Electrical & Computer Engineering student at California State University, Fresno,
    with a strong focus on <b>VLSI design, digital system testing, and low-power circuit optimization</b>.
    My academic and project experience spans RTL design, scan-based DFT, ATPG, and fault modeling using
    industry-standard EDA tools such as Synopsys Design Compiler, TetraMAX, ModelSim, and Cadence Virtuoso.
  </p>
  <p>
    I enjoy bridging theory with hands-on implementation — from transistor-level circuit validation
    to system-level optimization problems. I am actively seeking opportunities in
    <b>VLSI design, DFT, semiconductor engineering, and hardware verification</b>
    where I can contribute to reliable, high-performance digital systems.
  </p>
</section>

<!-- EDUCATION -->
<section id="education" class="reveal">
  <h2>Education</h2>

  <div class="timeline">

    <div class="timeline-item">
      <div class="timeline-dot"></div>
      <div class="timeline-content">
        <span class="timeline-date">2024 – 2026</span>
        <h3>California State University, Fresno</h3>
        <p>M.S. Electrical & Computer Engineering</p>
        <p>GPA: 3.0 / 4.0</p>
      </div>
    </div>

    <div class="timeline-item">
      <div class="timeline-dot"></div>
      <div class="timeline-content">
        <span class="timeline-date">2020 – 2024</span>
        <h3>Kakatiya Institute of Technology & Science</h3>
        <p>B.Tech Electronics & Communication Engineering</p>
        <p>GPA: 3.5 / 4.0</p>
      </div>
    </div>

  </div>
</section>

<!-- PROJECTS -->
<section id="projects" class="reveal">
  <h2>Projects</h2>

  <div class="project-card">
    <h3>Multi-Arm Robotic Harvest Optimization (MATLAB)</h3>
    <ul>
      <li>Designed and implemented a MATLAB-based optimization model using linear programming (VAM–MODI).</li>
      <li>Optimized coordination of three robotic arms, achieving an 18% reduction in total travel distance.</li>
      <li>Evaluated multiple real-time scenarios to analyze scalability, performance, and robustness.</li>
      <li>Validated feasibility through runtime analysis and comparative optimization metrics.</li>
    </ul>
  </div>

  <div class="project-card">
    <h3>Shift Register Design & Testability Analysis</h3>
    <ul>
      <li>Designed and verified an 8-bit SIPO shift register using a complete RTL-to-gate-level flow.</li>
      <li>Implemented scan-chain based Design-for-Testability using TCL-driven Synopsys flow.</li>
      <li>Generated ATPG patterns using TetraMAX, achieving 98.72% stuck-at fault coverage.</li>
      <li>Performed power, area, timing, and fault coverage analysis.</li>
    </ul>
  </div>

  <div class="project-card">
    <h3>Low-Power & Fault-Tolerant D Flip-Flop Design</h3>
    <ul>
      <li>Designed a low-leakage D Flip-Flop using Modified Self-Voltage Level (SVL) technique.</li>
      <li>Integrated parity-based fault detection to enhance reliability of digital systems.</li>
      <li>Conducted RTL simulation, synthesis, and power analysis using Synopsys Design Compiler.</li>
      <li>Validated transistor-level behavior using Cadence Virtuoso.</li>
    </ul>
  </div>
</section>

<!-- SKILLS -->
<section id="skills" class="reveal">
  <h2>Technical Skills</h2>
  <div class="skills-grid">
    <span>Verilog</span>
    <span>SystemVerilog</span>
    <span>VHDL</span>
    <span>MATLAB</span>
    <span>Python</span>
    <span>Synopsys Design Compiler</span>
    <span>TetraMAX</span>
    <span>ModelSim</span>
    <span>Cadence Virtuoso</span>
    <span>RTL Design</span>
    <span>DFT & ATPG</span>
    <span>Low-Power VLSI</span>
  </div>
</section>

<!-- EXPERIENCE -->
<section id="experience" class="reveal">
  <h2>Experience</h2>

  <div class="timeline">
    <div class="timeline-item">
      <div class="timeline-dot"></div>
      <div class="timeline-content">
        <span class="timeline-date">Jan 2025 – Present</span>
        <h3>Supplemental Instruction Leader (ECE 90)</h3>
        <p>California State University, Fresno</p>
        <ul>
          <li>Led collaborative problem-solving sessions in circuit analysis.</li>
          <li>Developed structured learning materials to improve student understanding.</li>
        </ul>
      </div>
    </div>
  </div>
</section>

<!-- CONTACT -->
<section id="contact" class="reveal">
  <h2>Contact</h2>
  <p>Email: devaramsucharith@mail.fresnostate.edu</p>
  <p>Phone: +1 (559) 293-6056</p>
  <p>Location: Fresno, CA</p>
</section>

<footer>
  <p>© 2026 Sucharith Devaram</p>
</footer>

<script src="script.js"></script>
</body>
</html>
