/home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P7/comp_entrada.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P7/comp_entrada.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comp_entrada
-- Compiling architecture rtl of comp_entrada

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P7/Num_1s_3ciclos.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P7/Num_1s_3ciclos.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Num_1s_3ciclos
-- Compiling architecture rtl of Num_1s_3ciclos

} {} {}} /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P7/comp2_val_abs.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/lukilukeskywalker/Documentos/DD1/Proyectos/Proy_P7/comp2_val_abs.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity comp2_val_abs
-- Compiling architecture rtl of comp2_val_abs

} {} {}}
