{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 16:59:53 2022 " "Info: Processing started: Mon Jan 03 16:59:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off guess_number -c guess_number " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off guess_number -c guess_number" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "guess_number.v(35) " "Warning (10268): Verilog HDL information at guess_number.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "guess_number.v(50) " "Warning (10268): Verilog HDL information at guess_number.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "guess_number.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file guess_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 guess_number " "Info: Found entity 1: guess_number" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "guess_number " "Info: Elaborating entity \"guess_number\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 guess_number.v(37) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(37): truncated value with size 32 to match size of target (26)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 guess_number.v(46) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(46): truncated value with size 32 to match size of target (16)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(62) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(62): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(65) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(65): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(67) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(67): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(70) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(70): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(73) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(73): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(75) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(75): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(79) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(79): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(82) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(82): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(99) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(99): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 guess_number.v(106) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(106): truncated value with size 32 to match size of target (4)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(112) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(112): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(119) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(119): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(121) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(121): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(124) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(124): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(126) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(126): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(129) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(129): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(131) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(131): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(134) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(134): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(136) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(136): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 guess_number.v(169) " "Warning (10230): Verilog HDL assignment warning at guess_number.v(169): truncated value with size 32 to match size of target (3)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q1 guess_number.v(200) " "Warning (10235): Verilog HDL Always Construct warning at guess_number.v(200): variable \"q1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "q3 guess_number.v(204) " "Warning (10235): Verilog HDL Always Construct warning at guess_number.v(204): variable \"q3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[3\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[3\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\]\[2\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[3\]\[2\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\]\[3\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[3\]\[3\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[2\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[2\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\]\[2\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[2\]\[2\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\]\[3\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[2\]\[3\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[1\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[1\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\]\[2\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[1\]\[2\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\]\[3\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[1\]\[3\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[0\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[0\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\]\[2\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[0\]\[2\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\]\[3\] guess_number.v(138) " "Info (10041): Inferred latch for \"a\[0\]\[3\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[9\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[9\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[9\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[9\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[8\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[8\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[8\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[8\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[7\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[7\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[7\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[7\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[6\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[6\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[6\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[6\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[5\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[5\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[5\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[5\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[4\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[4\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[4\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[4\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[3\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[3\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[3\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[3\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[2\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[2\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[2\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[2\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[1\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[1\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[1\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[1\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[0\]\[0\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[0\]\[0\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lista\[0\]\[1\] guess_number.v(138) " "Info (10041): Inferred latch for \"lista\[0\]\[1\]\" at guess_number.v(138)" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Info: Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "guess_number.v" "Mod3" { Text "C:/Verilog_Class/guess_number/guess_number.v" 70 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "guess_number.v" "Mod4" { Text "C:/Verilog_Class/guess_number/guess_number.v" 73 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "guess_number.v" "Mod5" { Text "C:/Verilog_Class/guess_number/guess_number.v" 75 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "guess_number.v" "Mod0" { Text "C:/Verilog_Class/guess_number/guess_number.v" 62 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "guess_number.v" "Mod1" { Text "C:/Verilog_Class/guess_number/guess_number.v" 65 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "guess_number.v" "Mod2" { Text "C:/Verilog_Class/guess_number/guess_number.v" 67 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "guess_number.v" "Mod6" { Text "C:/Verilog_Class/guess_number/guess_number.v" 79 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "guess_number.v" "Mod7" { Text "C:/Verilog_Class/guess_number/guess_number.v" 82 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "guess_number.v" "Mod8" { Text "C:/Verilog_Class/guess_number/guess_number.v" 82 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "guess_number.v" "Mod9" { Text "C:/Verilog_Class/guess_number/guess_number.v" 82 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Info: Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pnl " "Info: Found entity 1: lpm_divide_pnl" {  } { { "db/lpm_divide_pnl.tdf" "" { Text "C:/Verilog_Class/guess_number/db/lpm_divide_pnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Verilog_Class/guess_number/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9ie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_9ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9ie " "Info: Found entity 1: alt_u_div_9ie" {  } { { "db/alt_u_div_9ie.tdf" "" { Text "C:/Verilog_Class/guess_number/db/alt_u_div_9ie.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Verilog_Class/guess_number/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Verilog_Class/guess_number/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Verilog_Class/guess_number/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "C:/Verilog_Class/guess_number/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Info: Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 73 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qnl " "Info: Found entity 1: lpm_divide_qnl" {  } { { "db/lpm_divide_qnl.tdf" "" { Text "C:/Verilog_Class/guess_number/db/lpm_divide_qnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Info: Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Verilog_Class/guess_number/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bie " "Info: Found entity 1: alt_u_div_bie" {  } { { "db/alt_u_div_bie.tdf" "" { Text "C:/Verilog_Class/guess_number/db/alt_u_div_bie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "C:/Verilog_Class/guess_number/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segout\[7\] VCC " "Warning (13410): Pin \"segout\[7\]\" is stuck at VCC" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "guess_number.v" "" { Text "C:/Verilog_Class/guess_number/guess_number.v" 138 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "550 " "Info: Implemented 550 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "533 " "Info: Implemented 533 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog_Class/guess_number/guess_number.map.smsg " "Info: Generated suppressed messages file C:/Verilog_Class/guess_number/guess_number.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 16:59:59 2022 " "Info: Processing ended: Mon Jan 03 16:59:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
