// Seed: 154260756
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output logic id_5
);
  type_15(
      id_5, 1'h0 + 1
  );
  logic id_6, id_7;
  initial id_5 = id_3;
  wand  id_8;
  logic id_9;
  assign id_4 = 1'b0 & 1;
  logic id_10, id_11;
  assign id_8[1] = 1;
endmodule
