# FIFO
Verified FIFO functionality using System Verilog by creating a generator , driver , monitor , scoreboard ,  environment class and top module. Developed test scenarios to validate various aspects of FIFO functionality.  â€¢ Language : System Verilog
