{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725909173727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725909173728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  9 13:12:53 2024 " "Processing started: Mon Sep  9 13:12:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725909173728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909173728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tbird -c tbird " "Command: quartus_map --read_settings_files=on --write_settings_files=off tbird -c tbird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909173728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725909174134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725909174134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbird_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tbird_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbird " "Found entity 1: tbird" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725909308725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909308725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_tbird.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_tbird.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbird_tb " "Found entity 1: tbird_tb" {  } { { "tb_tbird.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tb_tbird.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725909308732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909308732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tbird " "Elaborating entity \"tbird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725909308817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 tbird_fsm.v(108) " "Verilog HDL assignment warning at tbird_fsm.v(108): truncated value with size 32 to match size of target (24)" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725909308877 "|tbird"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 tbird_fsm.v(171) " "Verilog HDL assignment warning at tbird_fsm.v(171): truncated value with size 32 to match size of target (24)" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725909308929 "|tbird"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sequence_completed tbird_fsm.v(130) " "Can't resolve multiple constant drivers for net \"sequence_completed\" at tbird_fsm.v(130)" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 130 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909309011 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "tbird_fsm.v(103) " "Constant driver at tbird_fsm.v(103)" {  } { { "tbird_fsm.v" "" { Text "C:/Users/tim/Documents/sharedFolderAcrossAllDevices/tbird_fsm.v" 103 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909309011 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725909309012 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13165 " "Peak virtual memory: 13165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725909309548 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep  9 13:15:09 2024 " "Processing ended: Mon Sep  9 13:15:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725909309548 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725909309548 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:54 " "Total CPU time (on all processors): 00:04:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725909309548 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909309548 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725909313079 ""}
