{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1456777696107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456777696108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 21:28:15 2016 " "Processing started: Mon Feb 29 21:28:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456777696108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777696108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777696109 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1456777696632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cookbook/80CharsBrownFox.v 1 1 " "Found 1 design units, including 1 entities, in source file cookbook/80CharsBrownFox.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_80Chars " "Found entity 1: Rom_80Chars" {  } { { "cookbook/80CharsBrownFox.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/cookbook/80CharsBrownFox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456777716134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777716134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cookbook/8x8FontRom.v 1 1 " "Found 1 design units, including 1 entities, in source file cookbook/8x8FontRom.v" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom_8x8 " "Found entity 1: font_rom_8x8" {  } { { "cookbook/8x8FontRom.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/cookbook/8x8FontRom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456777716137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777716137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cookbook/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file cookbook/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "cookbook/vga_driver.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/cookbook/vga_driver.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456777716139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777716139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA27PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA27PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA27PLL " "Found entity 1: VGA27PLL" {  } { { "VGA27PLL.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/VGA27PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456777716141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777716141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA27PLL/VGA27PLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA27PLL/VGA27PLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA27PLL_0002 " "Found entity 1: VGA27PLL_0002" {  } { { "VGA27PLL/VGA27PLL_0002.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456777716142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777716142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ColorScheme.v 1 1 " "Found 1 design units, including 1 entities, in source file ColorScheme.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorScheme " "Found entity 1: ColorScheme" {  } { { "ColorScheme.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/ColorScheme.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456777716143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777716143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serializer " "Found entity 1: Serializer" {  } { { "Serializer.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/Serializer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456777716144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777716144 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC.v(129) " "Verilog HDL Module Instantiation warning at DE1_SOC.v(129): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1456777716207 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SOC.v(161) " "Verilog HDL Module Instantiation warning at DE1_SOC.v(161): ignored dangling comma in List of Port Connections" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 161 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1456777716207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE1_SOC.v 1 1 " "Using design file DE1_SOC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC " "Found entity 1: DE1_SOC" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1456777716208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1456777716208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC " "Elaborating entity \"DE1_SOC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1456777716213 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC.v(29) " "Output port \"DRAM_ADDR\" at DE1_SOC.v(29) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC.v(30) " "Output port \"DRAM_BA\" at DE1_SOC.v(30) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SOC.v(46) " "Output port \"HEX0\" at DE1_SOC.v(46) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SOC.v(47) " "Output port \"HEX1\" at DE1_SOC.v(47) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SOC.v(48) " "Output port \"HEX2\" at DE1_SOC.v(48) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SOC.v(49) " "Output port \"HEX3\" at DE1_SOC.v(49) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SOC.v(50) " "Output port \"HEX4\" at DE1_SOC.v(50) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SOC.v(51) " "Output port \"HEX5\" at DE1_SOC.v(51) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SOC.v(61) " "Output port \"LEDR\" at DE1_SOC.v(61) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC.v(10) " "Output port \"ADC_DIN\" at DE1_SOC.v(10) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC.v(12) " "Output port \"ADC_SCLK\" at DE1_SOC.v(12) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC.v(18) " "Output port \"AUD_DACDAT\" at DE1_SOC.v(18) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC.v(20) " "Output port \"AUD_XCK\" at DE1_SOC.v(20) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC.v(31) " "Output port \"DRAM_CAS_N\" at DE1_SOC.v(31) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC.v(32) " "Output port \"DRAM_CKE\" at DE1_SOC.v(32) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC.v(33) " "Output port \"DRAM_CLK\" at DE1_SOC.v(33) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC.v(34) " "Output port \"DRAM_CS_N\" at DE1_SOC.v(34) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC.v(36) " "Output port \"DRAM_LDQM\" at DE1_SOC.v(36) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716234 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC.v(37) " "Output port \"DRAM_RAS_N\" at DE1_SOC.v(37) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716235 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC.v(38) " "Output port \"DRAM_UDQM\" at DE1_SOC.v(38) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716235 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC.v(39) " "Output port \"DRAM_WE_N\" at DE1_SOC.v(39) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716235 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC.v(42) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC.v(42) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716235 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC.v(55) " "Output port \"IRDA_TXD\" at DE1_SOC.v(55) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716235 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC.v(76) " "Output port \"TD_RESET_N\" at DE1_SOC.v(76) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716235 "|DE1_SOC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SOC.v(86) " "Output port \"VGA_SYNC_N\" at DE1_SOC.v(86) has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1456777716235 "|DE1_SOC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA27PLL VGA27PLL:c0 " "Elaborating entity \"VGA27PLL\" for hierarchy \"VGA27PLL:c0\"" {  } { { "DE1_SOC.v" "c0" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA27PLL_0002 VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst " "Elaborating entity \"VGA27PLL_0002\" for hierarchy \"VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\"" {  } { { "VGA27PLL.v" "vga27pll_inst" { Text "/home/quartus/Projects/Brew/VGABrew/VGA27PLL.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA27PLL/VGA27PLL_0002.v" "altera_pll_i" { Text "/home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716290 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1456777716293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA27PLL/VGA27PLL_0002.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 27.000000 MHz " "Parameter \"output_clock_frequency0\" = \"27.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1456777716294 ""}  } { { "VGA27PLL/VGA27PLL_0002.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/VGA27PLL/VGA27PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1456777716294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_80Chars Rom_80Chars:rr0 " "Elaborating entity \"Rom_80Chars\" for hierarchy \"Rom_80Chars:rr0\"" {  } { { "DE1_SOC.v" "rr0" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom_8x8 font_rom_8x8:fon0 " "Elaborating entity \"font_rom_8x8\" for hierarchy \"font_rom_8x8:fon0\"" {  } { { "DE1_SOC.v" "fon0" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serializer Serializer:ser0 " "Elaborating entity \"Serializer\" for hierarchy \"Serializer:ser0\"" {  } { { "DE1_SOC.v" "ser0" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColorScheme ColorScheme:col0 " "Elaborating entity \"ColorScheme\" for hierarchy \"ColorScheme:col0\"" {  } { { "DE1_SOC.v" "col0" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:v0 " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:v0\"" {  } { { "DE1_SOC.v" "v0" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777716311 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1456777717160 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1456777717174 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1456777717174 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] VCC " "Pin \"VGA_B\[6\]\" is stuck at VCC" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1456777717342 "|DE1_SOC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1456777717342 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1456777717486 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1456777718527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1456777718837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1456777718837 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 70 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1456777719028 "|DE1_SOC|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1456777719028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "364 " "Implemented 364 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1456777719031 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1456777719031 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1456777719031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Implemented 195 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1456777719031 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1456777719031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1456777719031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 186 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 186 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1325 " "Peak virtual memory: 1325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456777719047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 21:28:39 2016 " "Processing ended: Mon Feb 29 21:28:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456777719047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456777719047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456777719047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1456777719047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1456777729093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456777729094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 21:28:48 2016 " "Processing started: Mon Feb 29 21:28:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456777729094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1456777729094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1456777729094 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1456777729222 ""}
{ "Info" "0" "" "Project  = DE1_SOC" {  } {  } 0 0 "Project  = DE1_SOC" 0 0 "Fitter" 0 0 1456777729223 ""}
{ "Info" "0" "" "Revision = DE1_SOC" {  } {  } 0 0 "Revision = DE1_SOC" 0 0 "Fitter" 0 0 1456777729223 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1456777729422 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SOC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1456777729437 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456777729569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1456777729569 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1456777729752 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1456777730273 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1456777730301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1456777730436 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1456777747055 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 85 global CLKCTRL_G6 " "VGA27PLL:c0\|VGA27PLL_0002:vga27pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 85 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1456777747546 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1456777747546 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456777747547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC.SDC " "Synopsys Design Constraints File file not found: 'DE1_SOC.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1456777749152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1456777749152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1456777749155 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1456777749156 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777749158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777749158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777749158 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1456777749158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1456777749160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1456777749160 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1456777749161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1456777749176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456777749177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1456777749180 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1456777749181 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1456777749181 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1456777749182 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1456777749248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1456777749249 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1456777749249 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456777749527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1456777763865 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1456777764804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456777770187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1456777778240 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1456777778881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456777778881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1456777782029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1456777797719 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1456777797719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1456777798260 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1456777798260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1456777798260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456777798263 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.07 " "Total time spent on timing analysis during the Fitter is 1.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1456777801269 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456777801489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456777803275 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1456777803486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1456777805030 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1456777811411 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "25 " "Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ADC_CS_N } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 156 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 162 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 42 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 43 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 49 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 179 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 182 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 183 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/quartus/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC.v" "" { Text "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/quartus/Projects/Brew/VGABrew/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1456777811900 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1456777811900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/quartus/Projects/Brew/VGABrew/DE1_SOC.fit.smsg " "Generated suppressed messages file /home/quartus/Projects/Brew/VGABrew/DE1_SOC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1456777812014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2352 " "Peak virtual memory: 2352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456777812881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 21:30:12 2016 " "Processing ended: Mon Feb 29 21:30:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456777812881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456777812881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456777812881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1456777812881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1456777823007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456777823008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 21:30:22 2016 " "Processing started: Mon Feb 29 21:30:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456777823008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1456777823008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1456777823009 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1456777831901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1243 " "Peak virtual memory: 1243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456777835615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 21:30:35 2016 " "Processing ended: Mon Feb 29 21:30:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456777835615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456777835615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456777835615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1456777835615 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1456777836366 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1456777845843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456777845844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 21:30:45 2016 " "Processing started: Mon Feb 29 21:30:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456777845844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777845844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC -c DE1_SOC " "Command: quartus_sta DE1_SOC -c DE1_SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777845845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1456777845939 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777846913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777847001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777847001 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_SOC.SDC " "Synopsys Design Constraints File file not found: 'DE1_SOC.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777847994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777847995 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1456777847998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1456777847998 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1456777847998 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777847998 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777847998 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777847999 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777848001 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777848001 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777848001 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848004 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1456777848006 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456777848017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.066 " "Worst-case setup slack is 33.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.066               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   33.066               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.335               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.807               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.807               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777848031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848031 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456777848046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777848113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850478 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777850587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777850587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777850587 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850587 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.049 " "Worst-case setup slack is 33.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.049               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   33.049               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.313               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850602 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.761               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.761               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777850604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850604 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456777850618 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777850855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853033 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777853161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777853161 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777853161 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853161 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 34.623 " "Worst-case setup slack is 34.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.623               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.623               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.063               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.063               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853172 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1456777853189 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777853478 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777853478 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1456777853478 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 34.824 " "Worst-case setup slack is 34.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.824               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.824               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.925 " "Worst-case minimum pulse width slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.056               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.056               0.000 c0\|vga27pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1456777853486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777853486 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777857210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777857211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1490 " "Peak virtual memory: 1490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456777857290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 21:30:57 2016 " "Processing ended: Mon Feb 29 21:30:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456777857290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456777857290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456777857290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777857290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 194 s " "Quartus Prime Full Compilation was successful. 0 errors, 194 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1456777858118 ""}
