Return-Path: <devicetree+bounces-258689-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id OFpzHbngcmkbrAAAu9opvQ
	(envelope-from <devicetree+bounces-258689-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Fri, 23 Jan 2026 03:45:13 +0100
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 779456FC7B
	for <lists+devicetree@lfdr.de>; Fri, 23 Jan 2026 03:45:12 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 2F85C3010DA2
	for <lists+devicetree@lfdr.de>; Fri, 23 Jan 2026 02:45:10 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 899923816EB;
	Fri, 23 Jan 2026 02:45:09 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="UM6T/9tk"
X-Original-To: devicetree@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5A7A274FEF;
	Fri, 23 Jan 2026 02:45:05 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1769136305; cv=none; b=XWyjQgRmveIH1JQ4GPMoOEOHlFUO+UT+3vfCr48obqJmgPKFGJjeZX+QIH1ytBG9Pr/kAu9xHXB2Jy2rzMGRmbKkC/nLX6nDOxQGym1osSghjp/f/y2M/aP8qXZzD1bfCUvxOmESa2g+J9pUDsvAugkPYZLR+q46fgBwHx9xNfg=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1769136305; c=relaxed/simple;
	bh=R6x5EGOC8g5SiXT3uZfd99PXVoIcu/tHCmdyjXqmx7s=;
	h=Content-Type:MIME-Version:In-Reply-To:References:Subject:From:Cc:
	 To:Date:Message-ID; b=G2SNIbM791m5YkbtwDzICTOrm1Ub7S3zoJ0E+HdLn/CZOgOCA2QFi/M12v244wnBzDIggWlCI8REpv0T7iOkB4Ohj+1MrfWJmQbUg119MdXnlsC85fIJBrMSvym86yKOWfHe2V4gkfHW+Ft1n1dC9X488uIcML00y6RkDqQPX88=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=UM6T/9tk; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 0CD61C116C6;
	Fri, 23 Jan 2026 02:45:03 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1769136303;
	bh=R6x5EGOC8g5SiXT3uZfd99PXVoIcu/tHCmdyjXqmx7s=;
	h=In-Reply-To:References:Subject:From:Cc:To:Date:From;
	b=UM6T/9tkCjXGsp9J/yJtUo5m6jiKvjcCZ2g4k62/H9WhQchAGM0AaC1xmO8TYzNwC
	 xqZO9O4d83be9xJq/HrO6vmD4X3i9VuJOyUPXhxie4xmrh1mQxF6b/nsjoEg5W8yCo
	 /589mzq6TAbzO9BeJCHZE5lT7QbeCQLGLYzSBlF7I4QH5Fyt4Kd23zAv8ANIIa/h1B
	 EtYcQSFm7auQvMrypp8Jp9ZaWBmLoGtqUMiY2Dj6003H0/dBGFJfEzAumFzN5MZUIu
	 yeLyDzvkhplIgG2mi5FTqMpkOyiWb7m4mmJS6SJx8++vpe1OiUeNr4taCIH/yHfYrH
	 EobF6DI/F43Rw==
Content-Type: text/plain; charset="utf-8"
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <20251229105949.1202-1-dongxuyang@eswincomputing.com>
References: <20251229105844.1089-1-dongxuyang@eswincomputing.com> <20251229105949.1202-1-dongxuyang@eswincomputing.com>
Subject: Re: [PATCH v9 2/3] clock: eswin: Add eic7700 clock driver
From: Stephen Boyd <sboyd@kernel.org>
Cc: ningyu@eswincomputing.com, linmin@eswincomputing.com, huangyifeng@eswincomputing.com, pinkesh.vaghela@einfochips.com, ganboing@gmail.com, Xuyang Dong <dongxuyang@eswincomputing.com>
To: bmasney@redhat.com, conor+dt@kernel.org, devicetree@vger.kernel.org, dongxuyang@eswincomputing.com, krzk+dt@kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, mturquette@baylibre.com, robh@kernel.org, troy.mitchell@linux.dev
Date: Thu, 22 Jan 2026 19:45:01 -0700
Message-ID: <176913630124.4027.4365997774673378601@lazor>
User-Agent: alot/0.11
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-0.16 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_RHS_NOT_FQDN(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20201202];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-258689-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_TWELVE(0.00)[16];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[kernel.org:+];
	TO_DN_SOME(0.00)[];
	NEURAL_HAM(-0.00)[-0.999];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[sboyd@kernel.org,devicetree@vger.kernel.org];
	FREEMAIL_CC(0.00)[eswincomputing.com,einfochips.com,gmail.com];
	TAGGED_RCPT(0.00)[devicetree,dt];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns,init.name:url]
X-Rspamd-Queue-Id: 779456FC7B
X-Rspamd-Action: no action

Quoting dongxuyang@eswincomputing.com (2025-12-29 03:59:49)
> diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile
> index 61ec08404442..37f6070a342e 100644
> --- a/drivers/clk/Makefile
> +++ b/drivers/clk/Makefile
> @@ -121,6 +121,7 @@ obj-$(CONFIG_CLK_BAIKAL_T1)         +=3D baikal-t1/
>  obj-y                                  +=3D bcm/
>  obj-$(CONFIG_ARCH_BERLIN)              +=3D berlin/
>  obj-$(CONFIG_ARCH_DAVINCI)             +=3D davinci/
> +obj-$(CONFIG_ARCH_ESWIN)               +=3D eswin/

This should be CONFIG_COMMON_CLK_ESWIN instead.

>  obj-$(CONFIG_ARCH_HISI)                        +=3D hisilicon/
>  obj-y                                  +=3D imgtec/
>  obj-y                                  +=3D imx/
> diff --git a/drivers/clk/eswin/Kconfig b/drivers/clk/eswin/Kconfig
> new file mode 100644
> index 000000000000..86af60f852c2
> --- /dev/null
> +++ b/drivers/clk/eswin/Kconfig
> @@ -0,0 +1,15 @@
> +# SPDX-License-Identifier: GPL-2.0
> +
> +config COMMON_CLK_ESWIN
> +       bool
> +
> +config COMMON_CLK_EIC7700
> +       tristate "EIC7700 Clock Driver"
> +       depends on ARCH_ESWIN || COMPILE_TEST
> +       select COMMON_CLK_ESWIN
> +       default ARCH_ESWIN
> +       help
> +         This driver provides support for clock controller on ESWIN EIC7=
700
> +         SoC. The clock controller can generates and supplies clock to v=
arious

The clock controller generates and supplies clocks ...

> +         peripherals within the SoC.
> +         Say yes here to support the clock controller on the EIC7700 SoC.
> diff --git a/drivers/clk/eswin/clk-eic7700.c b/drivers/clk/eswin/clk-eic7=
700.c
> new file mode 100644
> index 000000000000..0693a4ae8510
> --- /dev/null
> +++ b/drivers/clk/eswin/clk-eic7700.c
> @@ -0,0 +1,1110 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Copyright 2025, Beijing ESWIN Computing Technology Co., Ltd..
> + * All rights reserved.
> + *
> + * ESWIN EIC7700 Clk Provider Driver
> + *
> + * Authors:
> + *     Yifeng Huang <huangyifeng@eswincomputing.com>
> + *     Xuyang Dong <dongxuyang@eswincomputing.com>
> + */
> +
> +#include <linux/clk.h>
> +#include <linux/clk-provider.h>
> +#include <linux/kernel.h>
> +
> +#include <dt-bindings/clock/eswin,eic7700-clock.h>
> +
> +#include "clk.h"
> +#include "clk-eic7700.h"
> +
> +#define EIC7700_NR_CLKS (EIC7700_CLK_GATE_NOC_WDREF + 1)
> +
> +/* clock parent list */
> +PNAME(mux_cpu_root_3mux1_gfree_p) =3D { "clk_pll_cpu",
> +                                     "fixed_factor_u84_core_lp_div2",
> +                                     "xtal24m" };
> +PNAME(mux_cpu_aclk_2mux1_gfree_p) =3D { "fixed_factor_cpu_div2",
> +                                     "mux_cpu_root_3mux1_gfree" };
> +PNAME(dsp_aclk_root_2mux1_gfree_mux_p) =3D { "fixed_rate_clk_spll2_fout1=
",
> +                                          "fixed_rate_clk_spll0_fout1" };
> +PNAME(d2d_aclk_root_2mux1_gfree_mux_p) =3D { "fixed_rate_clk_spll2_fout1=
",
> +                                          "fixed_rate_clk_spll0_fout1" };
> +PNAME(ddr_aclk_root_2mux1_gfree_mux_p) =3D { "fixed_rate_clk_spll2_fout1=
",
> +                                          "fixed_rate_clk_spll0_fout1" };
> +PNAME(mshcore_root_3mux1_0_mux_p) =3D { "fixed_rate_clk_spll0_fout3",
> +                                     "fixed_rate_clk_spll2_fout3" };
> +PNAME(mshcore_root_3mux1_1_mux_p) =3D { "fixed_rate_clk_spll0_fout3",
> +                                     "fixed_rate_clk_spll2_fout3" };
> +PNAME(mshcore_root_3mux1_2_mux_p) =3D { "fixed_rate_clk_spll0_fout3",
> +                                     "fixed_rate_clk_spll2_fout3" };
> +PNAME(npu_llclk_3mux1_gfree_mux_p) =3D { "divider_npu_llc_src0_div_dynm",
> +                                      "divider_npu_llc_src1_div_dynm",
> +                                      "fixed_rate_clk_vpll_fout1" };
> +PNAME(npu_core_3mux1_gfree_mux_p) =3D { "fixed_rate_clk_spll1_fout1",
> +                                     "fixed_rate_clk_vpll_fout1",
> +                                     "fixed_rate_clk_spll2_fout2" };
> +PNAME(npu_e31_3mux1_gfree_mux_p) =3D { "fixed_rate_clk_spll1_fout1",
> +                                    "fixed_rate_clk_vpll_fout1",
> +                                    "fixed_rate_clk_spll2_fout2" };
> +PNAME(vi_aclk_root_2mux1_gfree_mux_p) =3D { "fixed_rate_clk_spll0_fout1",
> +                                         "fixed_rate_clk_spll2_fout1" };
> +PNAME(mux_vi_dw_root_2mux1_p) =3D { "fixed_rate_clk_vpll_fout1",
> +                                 "fixed_rate_clk_spll0_fout1" };
> +PNAME(mux_vi_dvp_root_2mux1_gfree_p) =3D { "fixed_rate_clk_vpll_fout1",
> +                                        "fixed_rate_clk_spll0_fout1" };
> +PNAME(mux_vi_dig_isp_root_2mux1_gfree_p) =3D { "fixed_rate_clk_vpll_fout=
1",
> +                                            "fixed_rate_clk_spll0_fout1"=
 };
> +PNAME(mux_vo_aclk_root_2mux1_gfree_p) =3D { "fixed_rate_clk_spll0_fout1",
> +                                         "fixed_rate_clk_spll2_fout1" };
> +PNAME(mux_vo_pixel_root_2mux1_p) =3D { "fixed_rate_clk_vpll_fout1",
> +                                    "fixed_rate_clk_spll2_fout2" };
> +PNAME(mux_vcdec_root_2mux1_gfree_p) =3D { "fixed_rate_clk_spll0_fout1",
> +                                       "fixed_rate_clk_spll2_fout1" };
> +PNAME(mux_vcaclk_root_2mux1_gfree_p) =3D { "fixed_rate_clk_spll0_fout1",
> +                                        "fixed_rate_clk_spll2_fout1" };
> +PNAME(mux_syscfg_clk_root_2mux1_gfree_p) =3D { "divider_sys_cfg_div_dynm=
",
> +                                            "xtal24m" };
> +PNAME(mux_bootspi_clk_2mux1_gfree_p) =3D { "divider_bootspi_div_dynm",
> +                                        "xtal24m" };
> +PNAME(mux_scpu_core_clk_2mux1_gfree_p) =3D { "divider_scpu_core_div_dynm=
",
> +                                          "xtal24m" };
> +PNAME(mux_lpcpu_core_clk_2mux1_gfree_p) =3D { "divider_lpcpu_core_div_dy=
nm",
> +                                           "xtal24m" };
> +PNAME(mux_vo_mclk_2mux_ext_mclk_p) =3D { "divider_vo_mclk_div_dynm",
> +                                      "fixed_rate_ext_mclk" };
> +PNAME(mux_aondma_axi2mux1_gfree_p) =3D { "divider_aondma_axi_div_dynm",
> +                                      "xtal24m" };
> +PNAME(mux_rmii_ref_2mux1_p) =3D { "fixed_factor_hsp_rmii_ref_div6",
> +                               "fixed_rate_lpddr_ref_bak" };
> +PNAME(mux_eth_core_2mux1_p) =3D { "fixed_rate_clk_spll1_fout3",
> +                               "fixed_rate_lpddr_ref_bak" };
> +PNAME(mux_sata_phy_2mux1_p) =3D { "divider_sata_phy_ref_div_dynm",
> +                               "fixed_rate_lpddr_ref_bak" };
> +
> +/* fixed rate clocks */
> +static struct eswin_fixed_rate_clock eic7700_fixed_rate_clks[] =3D {
> +       EIC7700_FIXED(EIC7700_CLK_XTAL_32K, "fixed_rate_clk_xtal_32k", NU=
LL, 0,
> +                     32768),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL0_FOUT1, "fixed_rate_clk_spll0_fout=
1",
> +                     NULL, 0, 1600000000),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL0_FOUT2, "fixed_rate_clk_spll0_fout=
2",
> +                     NULL, 0, 800000000),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL0_FOUT3, "fixed_rate_clk_spll0_fout=
3",
> +                     NULL, 0, 400000000),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL1_FOUT1, "fixed_rate_clk_spll1_fout=
1",
> +                     NULL, 0, 1500000000),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL1_FOUT2, "fixed_rate_clk_spll1_fout=
2",
> +                     NULL, 0, 300000000),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL1_FOUT3, "fixed_rate_clk_spll1_fout=
3",
> +                     NULL, 0, 250000000),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL2_FOUT1, "fixed_rate_clk_spll2_fout=
1",
> +                     NULL, 0, 2080000000),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL2_FOUT2, "fixed_rate_clk_spll2_fout=
2",
> +                     NULL, 0, 1040000000),
> +       EIC7700_FIXED(EIC7700_CLK_SPLL2_FOUT3, "fixed_rate_clk_spll2_fout=
3",
> +                     NULL, 0, 416000000),
> +       EIC7700_FIXED(EIC7700_CLK_VPLL_FOUT1, "fixed_rate_clk_vpll_fout1",
> +                     NULL, 0, 1188000000),
> +       EIC7700_FIXED(EIC7700_CLK_VPLL_FOUT2, "fixed_rate_clk_vpll_fout2",
> +                     NULL, 0, 594000000),
> +       EIC7700_FIXED(EIC7700_CLK_VPLL_FOUT3, "fixed_rate_clk_vpll_fout3",
> +                     NULL, 0, 49500000),
> +       EIC7700_FIXED(EIC7700_CLK_APLL_FOUT2, "fixed_rate_clk_apll_fout2",
> +                     NULL, 0, 0),
> +       EIC7700_FIXED(EIC7700_CLK_APLL_FOUT3, "fixed_rate_clk_apll_fout3",
> +                     NULL, 0, 0),
> +       EIC7700_FIXED(EIC7700_CLK_EXT_MCLK, "fixed_rate_ext_mclk", NULL, =
0, 0),
> +       EIC7700_FIXED(EIC7700_CLK_LPDDR_REF_BAK, "fixed_rate_lpddr_ref_ba=
k",
> +                     NULL, 0, 50000000),
> +};
> +
> +/* pll clocks */
> +static struct eswin_pll_clock eic7700_pll_clks[] =3D {
> +       EIC7700_PLL(EIC7700_CLK_APLL_FOUT1, "clk_apll_fout1", NULL,
> +                   EIC7700_REG_OFFSET_APLL_CFG_0, 0, 1, 12, 6, 20, 12,
> +                   EIC7700_REG_OFFSET_APLL_CFG_1, 4, 24,
> +                   EIC7700_REG_OFFSET_APLL_CFG_2, 1, 3, 16, 3,
> +                   EIC7700_REG_OFFSET_PLL_STATUS, 4, 1, APLL_HIGH_FREQ,
> +                   APLL_LOW_FREQ),
> +       EIC7700_PLL(EIC7700_CLK_PLL_CPU, "clk_pll_cpu", NULL,
> +                   EIC7700_REG_OFFSET_MCPUT_PLL_CFG_0, 0, 1, 12, 6, 20, =
12,
> +                   EIC7700_REG_OFFSET_MCPUT_PLL_CFG_1, 4, 24,
> +                   EIC7700_REG_OFFSET_MCPUT_PLL_CFG_2, 1, 3, 16, 3,
> +                   EIC7700_REG_OFFSET_PLL_STATUS, 5, 1, PLL_HIGH_FREQ,
> +                   PLL_LOW_FREQ),
> +};
> +
> +/* fixed factor clocks */
> +static struct eswin_fixed_factor_clock eic7700_fixed_factor_clks[] =3D {
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_CPU_DIV2,
> +                      "fixed_factor_cpu_div2", "mux_cpu_root_3mux1_gfree=
", 1,
> +                      2, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_CLK_1M_DIV24,
> +                      "fixed_factor_clk_1m_div24", "xtal24m", 1, 24, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_MIPI_TXESC_DIV10,
> +                      "fixed_factor_mipi_txesc_div10",
> +                      "mux_syscfg_clk_root_2mux1_gfree", 1, 10, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_U84_CORE_LP_DIV2,
> +                      "fixed_factor_u84_core_lp_div2", "gate_clk_spll0_f=
out2",
> +                      1, 2, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_SCPU_BUS_DIV2,
> +                      "fixed_factor_scpu_bus_div2",
> +                      "mux_scpu_core_clk_2mux1_gfree", 1, 2, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_LPCPU_BUS_DIV2,
> +                      "fixed_factor_lpcpu_bus_div2",
> +                      "mux_lpcpu_core_clk_2mux1_gfree", 1, 2, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_PCIE_CR_DIV2,
> +                      "fixed_factor_pcie_cr_div2",
> +                      "mux_syscfg_clk_root_2mux1_gfree", 1, 2, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_PCIE_AUX_DIV4,
> +                      "fixed_factor_pcie_aux_div4",
> +                      "mux_syscfg_clk_root_2mux1_gfree", 1, 4, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_PVT_DIV20,
> +                      "fixed_factor_pvt_div20", "xtal24m", 1, 20, 0),
> +       EIC7700_FACTOR(EIC7700_CLK_FIXED_FACTOR_HSP_RMII_REF_DIV6,
> +                      "fixed_factor_hsp_rmii_ref_div6",
> +                      "fixed_rate_clk_spll1_fout2", 1, 6, 0),
> +};
> +
> +/* mux clocks */
> +static struct eswin_mux_clock eic7700_mux_clks[] =3D {
> +       EIC7700_MUX(EIC7700_CLK_MUX_CPU_ROOT_3MUX1_GFREE,
> +                   "mux_cpu_root_3mux1_gfree", mux_cpu_root_3mux1_gfree_=
p,
> +                   ARRAY_SIZE(mux_cpu_root_3mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_U84_CTRL, 0, =
2, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_CPU_ACLK_2MUX1_GFREE,
> +                   "mux_cpu_aclk_2mux1_gfree", mux_cpu_aclk_2mux1_gfree_=
p,
> +                   ARRAY_SIZE(mux_cpu_aclk_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_U84_CTRL, 20,=
 1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_DSP_ACLK_ROOT_2MUX1_GFREE,
> +                   "mux_dsp_aclk_root_2mux1_gfree",
> +                   dsp_aclk_root_2mux1_gfree_mux_p,
> +                   ARRAY_SIZE(dsp_aclk_root_2mux1_gfree_mux_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_DSP_ACLK_CTRL=
, 0, 1,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_D2D_ACLK_ROOT_2MUX1_GFREE,
> +                   "mux_d2d_aclk_root_2mux1_gfree",
> +                   d2d_aclk_root_2mux1_gfree_mux_p,
> +                   ARRAY_SIZE(d2d_aclk_root_2mux1_gfree_mux_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_D2D_ACLK_CTRL=
, 0,
> +                   1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_DDR_ACLK_ROOT_2MUX1_GFREE,
> +                   "mux_ddr_aclk_root_2mux1_gfree",
> +                   ddr_aclk_root_2mux1_gfree_mux_p,
> +                   ARRAY_SIZE(ddr_aclk_root_2mux1_gfree_mux_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_DDR_CTRL, 16,=
 1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_MSHCORE_ROOT_3MUX1_0,
> +                   "mux_mshcore_root_3mux1_0", mshcore_root_3mux1_0_mux_=
p,
> +                   ARRAY_SIZE(mshcore_root_3mux1_0_mux_p), CLK_SET_RATE_=
PARENT,
> +                   EIC7700_REG_OFFSET_MSHC0_CORE_CTRL, 0, 1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_MSHCORE_ROOT_3MUX1_1,
> +                   "mux_mshcore_root_3mux1_1", mshcore_root_3mux1_1_mux_=
p,
> +                   ARRAY_SIZE(mshcore_root_3mux1_1_mux_p), CLK_SET_RATE_=
PARENT,
> +                   EIC7700_REG_OFFSET_MSHC1_CORE_CTRL, 0, 1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_MSHCORE_ROOT_3MUX1_2,
> +                   "mux_mshcore_root_3mux1_2", mshcore_root_3mux1_2_mux_=
p,
> +                   ARRAY_SIZE(mshcore_root_3mux1_2_mux_p), CLK_SET_RATE_=
PARENT,
> +                   EIC7700_REG_OFFSET_MSHC2_CORE_CTRL, 0, 1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_NPU_LLCLK_3MUX1_GFREE,
> +                   "mux_npu_llclk_3mux1_gfree", npu_llclk_3mux1_gfree_mu=
x_p,
> +                   ARRAY_SIZE(npu_llclk_3mux1_gfree_mux_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_NPU_LLC_CTRL,=
 0, 2,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_NPU_CORE_3MUX1_GFREE,
> +                   "mux_npu_core_3mux1_gfree", npu_core_3mux1_gfree_mux_=
p,
> +                   ARRAY_SIZE(npu_core_3mux1_gfree_mux_p), CLK_SET_RATE_=
PARENT,
> +                   EIC7700_REG_OFFSET_NPU_CORE_CTRL, 0, 2, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_NPU_E31_3MUX1_GFREE,
> +                   "mux_npu_e31_3mux1_gfree", npu_e31_3mux1_gfree_mux_p,
> +                   ARRAY_SIZE(npu_e31_3mux1_gfree_mux_p), CLK_SET_RATE_P=
ARENT,
> +                   EIC7700_REG_OFFSET_NPU_CORE_CTRL, 8, 2, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VI_ACLK_ROOT_2MUX1_GFREE,
> +                   "mux_vi_aclk_root_2mux1_gfree",
> +                   vi_aclk_root_2mux1_gfree_mux_p,
> +                   ARRAY_SIZE(vi_aclk_root_2mux1_gfree_mux_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VI_ACLK_CTRL,=
 0, 1,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VI_DW_ROOT_2MUX1, "mux_vi_dw_root_2mu=
x1",
> +                   mux_vi_dw_root_2mux1_p, ARRAY_SIZE(mux_vi_dw_root_2mu=
x1_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VI_DWCLK_CTRL=
, 0,
> +                   1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VI_DVP_ROOT_2MUX1_GFREE,
> +                   "mux_vi_dvp_root_2mux1_gfree",
> +                   mux_vi_dvp_root_2mux1_gfree_p,
> +                   ARRAY_SIZE(mux_vi_dvp_root_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VI_DVP_CTRL, =
0, 1,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VI_DIG_ISP_ROOT_2MUX1_GFREE,
> +                   "mux_vi_dig_isp_root_2mux1_gfree",
> +                   mux_vi_dig_isp_root_2mux1_gfree_p,
> +                   ARRAY_SIZE(mux_vi_dig_isp_root_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VI_DIG_ISP_CT=
RL, 0,
> +                   1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VO_ACLK_ROOT_2MUX1_GFREE,
> +                   "mux_vo_aclk_root_2mux1_gfree",
> +                   mux_vo_aclk_root_2mux1_gfree_p,
> +                   ARRAY_SIZE(mux_vo_aclk_root_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VO_ACLK_CTRL,=
 0, 1,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VO_PIXEL_ROOT_2MUX1,
> +                   "mux_vo_pixel_root_2mux1", mux_vo_pixel_root_2mux1_p,
> +                   ARRAY_SIZE(mux_vo_pixel_root_2mux1_p), CLK_SET_RATE_P=
ARENT,
> +                   EIC7700_REG_OFFSET_VO_PIXEL_CTRL, 0, 1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VCDEC_ROOT_2MUX1_GFREE,
> +                   "mux_vcdec_root_2mux1_gfree", mux_vcdec_root_2mux1_gf=
ree_p,
> +                   ARRAY_SIZE(mux_vcdec_root_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VCDEC_ROOT_CT=
RL, 0,
> +                   1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VCACLK_ROOT_2MUX1_GFREE,
> +                   "mux_vcaclk_root_2mux1_gfree",
> +                   mux_vcaclk_root_2mux1_gfree_p,
> +                   ARRAY_SIZE(mux_vcaclk_root_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VC_ACLK_CTRL,=
 0, 1,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_SYSCFG_CLK_ROOT_2MUX1_GFREE,
> +                   "mux_syscfg_clk_root_2mux1_gfree",
> +                   mux_syscfg_clk_root_2mux1_gfree_p,
> +                   ARRAY_SIZE(mux_syscfg_clk_root_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_SYSCFG_CTRL, =
0, 1,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_BOOTSPI_CLK_2MUX1_GFREE,
> +                   "mux_bootspi_clk_2mux1_gfree",
> +                   mux_bootspi_clk_2mux1_gfree_p,
> +                   ARRAY_SIZE(mux_bootspi_clk_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_BOOTSPI_CTRL,=
 0, 1,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_SCPU_CORE_CLK_2MUX1_GFREE,
> +                   "mux_scpu_core_clk_2mux1_gfree",
> +                   mux_scpu_core_clk_2mux1_gfree_p,
> +                   ARRAY_SIZE(mux_scpu_core_clk_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_SCPU_CORE_CTR=
L, 0,
> +                   1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_LPCPU_CORE_CLK_2MUX1_GFREE,
> +                   "mux_lpcpu_core_clk_2mux1_gfree",
> +                   mux_lpcpu_core_clk_2mux1_gfree_p,
> +                   ARRAY_SIZE(mux_lpcpu_core_clk_2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_LPCPU_CORE_CT=
RL, 0,
> +                   1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_VO_MCLK_2MUX_EXT_MCLK,
> +                   "mux_vo_mclk_2mux_ext_mclk", mux_vo_mclk_2mux_ext_mcl=
k_p,
> +                   ARRAY_SIZE(mux_vo_mclk_2mux_ext_mclk_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VO_MCLK_CTRL,=
 0, 1,
> +                   0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_AONDMA_AXI2MUX1_GFREE,
> +                   "mux_aondma_axi2mux1_gfree", mux_aondma_axi2mux1_gfre=
e_p,
> +                   ARRAY_SIZE(mux_aondma_axi2mux1_gfree_p),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_AON_DMA_CTRL,=
 20,
> +                   1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_RMII_REF_2MUX, "mux_rmii_ref_2mux1",
> +                   mux_rmii_ref_2mux1_p, ARRAY_SIZE(mux_rmii_ref_2mux1_p=
),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_ETH0_CTRL, 2,=
 1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_ETH_CORE_2MUX1, "mux_eth_core_2mux1",
> +                   mux_eth_core_2mux1_p, ARRAY_SIZE(mux_eth_core_2mux1_p=
),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_ETH0_CTRL, 1,=
 1, 0),
> +       EIC7700_MUX(EIC7700_CLK_MUX_SATA_PHY_2MUX1, "mux_sata_phy_2mux1",
> +                   mux_sata_phy_2mux1_p, ARRAY_SIZE(mux_sata_phy_2mux1_p=
),
> +                   CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_SATA_OOB_CTRL=
, 9,
> +                   1, 0),
> +};
> +
> +/* divider clocks */
> +static struct eswin_divider_clock eic7700_div_clks[] =3D {
> +       EIC7700_DIV(EIC7700_CLK_DIV_SYS_CFG_DYNM, "divider_sys_cfg_div_dy=
nm",
> +                   "fixed_rate_clk_spll0_fout3", 0,
> +                   EIC7700_REG_OFFSET_SYSCFG_CTRL, 4, 3,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_NOC_NSP_DYNM, "divider_noc_nsp_div_dy=
nm",
> +                   "fixed_rate_clk_spll2_fout1", 0,
> +                   EIC7700_REG_OFFSET_NOC_CTRL, 0, 3, CLK_DIVIDER_ONE_BA=
SED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_BOOTSPI_DYNM, "divider_bootspi_div_dy=
nm",
> +                   "gate_clk_spll0_fout2", 0, EIC7700_REG_OFFSET_BOOTSPI=
_CTRL,
> +                   4, 6, CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_SCPU_CORE_DYNM,
> +                   "divider_scpu_core_div_dynm", "fixed_rate_clk_spll0_f=
out1",
> +                   0, EIC7700_REG_OFFSET_SCPU_CORE_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_LPCPU_CORE_DYNM,
> +                   "divider_lpcpu_core_div_dynm", "fixed_rate_clk_spll0_=
fout1",
> +                   0, EIC7700_REG_OFFSET_LPCPU_CORE_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_GPU_ACLK_DYNM, "divider_gpu_aclk_div_=
dynm",
> +                   "fixed_rate_clk_spll0_fout1", 0,
> +                   EIC7700_REG_OFFSET_GPU_ACLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_D2D_ACLK_DYNM, "divider_d2d_aclk_div_=
dynm",
> +                   "mux_d2d_aclk_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_D2D_ACLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_DSP_ACLK_DYNM, "divider_dsp_aclk_div_=
dynm",
> +                   "mux_d2d_aclk_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_D2D_ACLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_DDR_ACLK_DYNM, "divider_ddr_aclk_div_=
dynm",
> +                   "mux_ddr_aclk_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_DDR_CTRL, 20, 4, CLK_DIVIDER_ONE_B=
ASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_HSP_ACLK_DYNM, "divider_hsp_aclk_div_=
dynm",
> +                   "fixed_rate_clk_spll0_fout1", 0,
> +                   EIC7700_REG_OFFSET_HSP_ACLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_ETH_TXCLK_DYNM_0,
> +                   "divider_eth_txclk_div_dynm_0", "mux_eth_core_2mux1",=
 0,
> +                   EIC7700_REG_OFFSET_ETH0_CTRL, 4, 7, CLK_DIVIDER_ONE_B=
ASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_ETH_TXCLK_DYNM_1,
> +                   "divider_eth_txclk_div_dynm_1", "mux_eth_core_2mux1",=
 0,
> +                   EIC7700_REG_OFFSET_ETH1_CTRL, 4, 7, CLK_DIVIDER_ONE_B=
ASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_MSHC_CORE_DYNM_0,
> +                   "divider_mshc_core_div_dynm_0", "mux_mshcore_root_3mu=
x1_0",
> +                   0, EIC7700_REG_OFFSET_MSHC0_CORE_CTRL, 4, 12,
> +                   CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST),
> +       EIC7700_DIV(EIC7700_CLK_DIV_MSHC_CORE_DYNM_1,
> +                   "divider_mshc_core_div_dynm_1", "mux_mshcore_root_3mu=
x1_1",
> +                   0, EIC7700_REG_OFFSET_MSHC1_CORE_CTRL, 4, 12,
> +                   CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST),
> +       EIC7700_DIV(EIC7700_CLK_DIV_MSHC_CORE_DYNM_2,
> +                   "divider_mshc_core_div_dynm_2", "mux_mshcore_root_3mu=
x1_2",
> +                   0, EIC7700_REG_OFFSET_MSHC2_CORE_CTRL, 4, 12,
> +                   CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST),
> +       EIC7700_DIV(EIC7700_CLK_DIV_PCIE_ACLK_DYNM,
> +                   "divider_pcie_aclk_div_dynm", "fixed_rate_clk_spll2_f=
out2",
> +                   0, EIC7700_REG_OFFSET_PCIE_ACLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_NPU_ACLK_DYNM, "divider_npu_aclk_div_=
dynm",
> +                   "fixed_rate_clk_spll0_fout1", 0,
> +                   EIC7700_REG_OFFSET_NPU_ACLK_CTRL, 4,  4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_NPU_LLC_SRC0_DYNM,
> +                   "divider_npu_llc_src0_div_dynm",
> +                   "fixed_rate_clk_spll0_fout1", 0,
> +                   EIC7700_REG_OFFSET_NPU_LLC_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_NPU_LLC_SRC1_DYNM,
> +                   "divider_npu_llc_src1_div_dynm",
> +                   "fixed_rate_clk_spll2_fout1", 0,
> +                   EIC7700_REG_OFFSET_NPU_LLC_CTRL, 8, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_NPU_CORECLK_DYNM,
> +                   "divider_npu_coreclk_div_dynm", "mux_npu_core_3mux1_g=
free",
> +                   0, EIC7700_REG_OFFSET_NPU_CORE_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_NPU_E31_DYNM, "divider_npu_e31_div_dy=
nm",
> +                   "mux_npu_e31_3mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_NPU_CORE_CTRL, 12, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_ACLK_DYNM, "divider_vi_aclk_div_dy=
nm",
> +                   "mux_vi_aclk_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_VI_ACLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_DW_DYNM, "divider_vi_dw_div_dynm",
> +                   "mux_vi_dw_root_2mux1", 0,
> +                   EIC7700_REG_OFFSET_VI_DWCLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_DVP_DYNM, "divider_vi_dvp_div_dynm=
",
> +                   "mux_vi_dvp_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_VI_DVP_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_DIG_ISP_DYNM,
> +                   "divider_vi_dig_isp_div_dynm",
> +                   "mux_vi_dig_isp_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_VI_DIG_ISP_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_SHUTTER_DYNM_0,
> +                   "divider_vi_shutter_div_dynm_0",
> +                   "fixed_rate_clk_vpll_fout2", 0,
> +                   EIC7700_REG_OFFSET_VI_SHUTTER0, 4, 7,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_SHUTTER_DYNM_1,
> +                   "divider_vi_shutter_div_dynm_1",
> +                   "fixed_rate_clk_vpll_fout2", 0,
> +                   EIC7700_REG_OFFSET_VI_SHUTTER1, 4, 7,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_SHUTTER_DYNM_2,
> +                   "divider_vi_shutter_div_dynm_2",
> +                   "fixed_rate_clk_vpll_fout2", 0,
> +                   EIC7700_REG_OFFSET_VI_SHUTTER2, 4, 7,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_SHUTTER_DYNM_3,
> +                   "divider_vi_shutter_div_dynm_3",
> +                   "fixed_rate_clk_vpll_fout2", 0,
> +                   EIC7700_REG_OFFSET_VI_SHUTTER3, 4, 7,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_SHUTTER_DYNM_4,
> +                   "divider_vi_shutter_div_dynm_4",
> +                   "fixed_rate_clk_vpll_fout2", 0,
> +                   EIC7700_REG_OFFSET_VI_SHUTTER4, 4, 7,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VI_SHUTTER_DYNM_5,
> +                   "divider_vi_shutter_div_dynm_5",
> +                   "fixed_rate_clk_vpll_fout2", 0,
> +                   EIC7700_REG_OFFSET_VI_SHUTTER5, 4, 7,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VO_ACLK_DYNM, "divider_vo_aclk_div_dy=
nm",
> +                   "mux_vo_aclk_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_VO_ACLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_IESMCLK_DYNM, "divider_iesmclk_div_dy=
nm",
> +                   "fixed_rate_clk_spll0_fout3", 0,
> +                   EIC7700_REG_OFFSET_VO_IESMCLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VO_PIXEL_DYNM, "divider_vo_pixel_div_=
dynm",
> +                   "mux_vo_pixel_root_2mux1", 0,
> +                   EIC7700_REG_OFFSET_VO_PIXEL_CTRL, 4, 6,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VO_MCLK_DYNM, "divider_vo_mclk_div_dy=
nm",
> +                   "clk_apll_fout1", 0, EIC7700_REG_OFFSET_VO_MCLK_CTRL,=
 4, 8,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VO_CEC_DYNM, "divider_vo_cec_div_dynm=
",
> +                   "fixed_rate_clk_vpll_fout2", 0,
> +                   EIC7700_REG_OFFSET_VO_PHY_CLKCTRL, 16, 16,
> +                   CLK_DIVIDER_ROUND_CLOSEST),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VC_ACLK_DYNM, "divider_vc_aclk_div_dy=
nm",
> +                   "mux_vcaclk_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_VC_ACLK_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_JD_DYNM, "divider_jd_div_dynm",
> +                   "mux_vcdec_root_2mux1_gfree", 0, EIC7700_REG_OFFSET_J=
D_CTRL,
> +                   4, 4, CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_JE_DYNM, "divider_je_div_dynm",
> +                   "mux_vcdec_root_2mux1_gfree", 0, EIC7700_REG_OFFSET_J=
E_CTRL,
> +                   4, 4, CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VE_DYNM, "divider_ve_div_dynm",
> +                   "mux_vcdec_root_2mux1_gfree", 0, EIC7700_REG_OFFSET_V=
E_CTRL,
> +                   4, 4, CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_VD_DYNM, "divider_vd_div_dynm",
> +                   "mux_vcdec_root_2mux1_gfree", 0, EIC7700_REG_OFFSET_V=
D_CTRL,
> +                   4, 4, CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_G2D_DYNM, "divider_g2d_div_dynm",
> +                   "mux_dsp_aclk_root_2mux1_gfree", 0,
> +                   EIC7700_REG_OFFSET_G2D_CTRL, 4, 4, CLK_DIVIDER_ONE_BA=
SED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_AONDMA_AXI_DYNM,
> +                   "divider_aondma_axi_div_dynm", "fixed_rate_clk_spll0_=
fout1",
> +                   0, EIC7700_REG_OFFSET_AON_DMA_CTRL, 4, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_CRYPTO_DYNM, "divider_crypto_div_dynm=
",
> +                   "fixed_rate_clk_spll0_fout1", 0,
> +                   EIC7700_REG_OFFSET_SPACC_CTRL, 4, 4, CLK_DIVIDER_ONE_=
BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_SATA_PHY_REF_DYNM,
> +                   "divider_sata_phy_ref_div_dynm",
> +                   "fixed_rate_clk_spll1_fout2", 0,
> +                   EIC7700_REG_OFFSET_SATA_OOB_CTRL, 0, 4,
> +                   CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_DSP_0_ACLK_DYNM,
> +                   "divider_dsp_0_aclk_div_dynm", "gate_dspt_aclk", 0,
> +                   EIC7700_REG_OFFSET_DSP_CFG_CTRL, 19, 1, 0),
> +       EIC7700_DIV(EIC7700_CLK_DIV_DSP_1_ACLK_DYNM,
> +                   "divider_dsp_1_aclk_div_dynm", "gate_dspt_aclk", 0,
> +                   EIC7700_REG_OFFSET_DSP_CFG_CTRL, 20, 1, 0),
> +       EIC7700_DIV(EIC7700_CLK_DIV_DSP_2_ACLK_DYNM,
> +                   "divider_dsp_2_aclk_div_dynm", "gate_dspt_aclk", 0,
> +                   EIC7700_REG_OFFSET_DSP_CFG_CTRL, 21, 1, 0),
> +       EIC7700_DIV(EIC7700_CLK_DIV_DSP_3_ACLK_DYNM,
> +                   "divider_dsp_3_aclk_div_dynm", "gate_dspt_aclk", 0,
> +                   EIC7700_REG_OFFSET_DSP_CFG_CTRL, 22, 1, 0),
> +       EIC7700_DIV(EIC7700_CLK_DIV_AON_RTC_DYNM, "divider_aon_rtc_div_dy=
nm",
> +                   "fixed_factor_clk_1m_div24", 0, EIC7700_REG_OFFSET_RT=
C_CTRL,
> +                   21, 11, CLK_DIVIDER_ONE_BASED),
> +       EIC7700_DIV(EIC7700_CLK_DIV_U84_RTC_TOGGLE_DYNM,
> +                   "divider_u84_rtc_toggle_dynm", "xtal24m", 0,
> +                   EIC7700_REG_OFFSET_RTC_CTRL, 16, 5,
> +                   CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST),
> +       EIC7700_DIV(EIC7700_CLK_DIV_NOC_WDREF_DYNM, "divider_noc_wdref_dy=
nm",
> +                   "xtal24m", 0, EIC7700_REG_OFFSET_NOC_CTRL, 4, 16,
> +                   CLK_DIVIDER_ONE_BASED | CLK_DIVIDER_ROUND_CLOSEST),
> +};
> +
> +/* gate clocks */
> +static struct eswin_gate_clock eic7700_gate_clks[] =3D {
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_EXT_SRC_CORE_CLK_0,
> +                    "gate_clk_cpu_ext_src_core_clk_0",
> +                    "mux_cpu_root_3mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_U84_CTRL, 28, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_EXT_SRC_CORE_CLK_1,
> +                    "gate_clk_cpu_ext_src_core_clk_1",
> +                    "mux_cpu_root_3mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_U84_CTRL, 29, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_EXT_SRC_CORE_CLK_2,
> +                    "gate_clk_cpu_ext_src_core_clk_2",
> +                    "mux_cpu_root_3mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_U84_CTRL, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_EXT_SRC_CORE_CLK_3,
> +                    "gate_clk_cpu_ext_src_core_clk_3",
> +                    "mux_cpu_root_3mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_U84_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_TRACE_CLK_0,
> +                    "gate_clk_cpu_trace_clk_0", "mux_cpu_root_3mux1_gfre=
e",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_U84_CTRL, 24=
, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_TRACE_CLK_1,
> +                    "gate_clk_cpu_trace_clk_1", "mux_cpu_root_3mux1_gfre=
e",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_U84_CTRL, 25=
, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_TRACE_CLK_2,
> +                    "gate_clk_cpu_trace_clk_2", "mux_cpu_root_3mux1_gfre=
e",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_U84_CTRL, 26=
, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_TRACE_CLK_3,
> +                    "gate_clk_cpu_trace_clk_3", "mux_cpu_root_3mux1_gfre=
e",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_U84_CTRL, 27=
, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CPU_TRACE_COM_CLK,
> +                    "gate_clk_cpu_trace_com_clk", "mux_cpu_aclk_2mux1_gf=
ree",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_U84_CTRL, 23=
, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_SPLL0_FOUT2, "gate_clk_spll0_fout2",
> +                    "fixed_rate_clk_spll0_fout2", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_SPLL0_CFG_2, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_NOC_NSP_CLK, "gate_noc_nsp_clk",
> +                    "divider_noc_nsp_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_NOC_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_BOOTSPI, "gate_clk_bootspi",
> +                    "mux_bootspi_clk_2mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_BOOTSPI_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_BOOTSPI_CFG, "gate_clk_bootspi_cfg",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_BOOTSPI_CFGCLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_SCPU_CORE, "gate_clk_scpu_core",
> +                    "mux_scpu_core_clk_2mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_SCPU_CORE_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_SCPU_BUS, "gate_clk_scpu_bus",
> +                    "fixed_factor_scpu_bus_div2", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_SCPU_BUSCLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LPCPU_CORE, "gate_clk_lpcpu_core",
> +                    "mux_lpcpu_core_clk_2mux1_gfree", CLK_SET_RATE_PAREN=
T,
> +                    EIC7700_REG_OFFSET_LPCPU_CORE_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LPCPU_BUS, "gate_clk_lpcpu_bus",
> +                    "fixed_factor_lpcpu_bus_div2", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_LPCPU_BUSCLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_GPU_ACLK, "gate_gpu_aclk",
> +                    "divider_gpu_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_GPU_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_GPU_GRAY_CLK, "gate_gpu_gray_clk",
> +                    "xtal24m", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_GPU_GRAY_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_GPU_CFG_CLK, "gate_gpu_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_GPU_CFG_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DSPT_ACLK, "gate_dspt_aclk",
> +                    "divider_dsp_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DSP_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DSPT_CFG_CLK, "gate_dspt_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_DSP_CFG_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_D2D_ACLK, "gate_d2d_aclk",
> +                    "divider_d2d_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_D2D_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_D2D_CFG_CLK, "gate_d2d_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_D2D_CFG_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TCU_ACLK, "gate_tcu_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_TCU_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TCU_CFG_CLK, "gate_tcu_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_TCU_CFG_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT_CFG_CLK, "gate_ddrt_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_DDR_CTRL, 9, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT0_P0_ACLK, "gate_ddrt0_p0_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR_CTRL, 4, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT0_P1_ACLK, "gate_ddrt0_p1_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR_CTRL, 5, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT0_P2_ACLK, "gate_ddrt0_p2_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR_CTRL, 6, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT0_P3_ACLK, "gate_ddrt0_p3_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR_CTRL, 7, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT0_P4_ACLK, "gate_ddrt0_p4_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR_CTRL, 8, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT1_P0_ACLK, "gate_ddrt1_p0_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR1_CTRL, 4, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT1_P1_ACLK, "gate_ddrt1_p1_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR1_CTRL, 5, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT1_P2_ACLK, "gate_ddrt1_p2_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR1_CTRL, 6, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT1_P3_ACLK, "gate_ddrt1_p3_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR1_CTRL, 7, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDRT1_P4_ACLK, "gate_ddrt1_p4_aclk",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR1_CTRL, 8, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_ACLK, "gate_clk_hsp_aclk",
> +                    "divider_hsp_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_HSP_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_CFG_CLK, "gate_clk_hsp_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_HSP_CFG_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_PCIET_ACLK, "gate_pciet_aclk",
> +                    "divider_pcie_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_PCIE_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_PCIET_CFG_CLK, "gate_pciet_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_PCIE_CFG_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_PCIET_CR_CLK, "gate_pciet_cr_clk",
> +                    "fixed_factor_pcie_cr_div2", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_PCIE_CFG_CTRL, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_PCIET_AUX_CLK, "gate_pciet_aux_clk",
> +                    "fixed_factor_pcie_aux_div4", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_PCIE_CFG_CTRL, 1, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_NPU_ACLK, "gate_npu_aclk",
> +                    "divider_npu_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_NPU_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_NPU_CFG_CLK, "gate_npu_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_NPU_ACLK_CTRL, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_NPU_LLC_ACLK, "gate_npu_llc_aclk",
> +                    "mux_npu_llclk_3mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_NPU_LLC_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_NPU_CLK, "gate_npu_clk",
> +                    "divider_npu_coreclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_NPU_CORE_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_NPU_E31_CLK, "gate_npu_e31_clk",
> +                    "divider_npu_e31_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_NPU_CORE_CTRL, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_ACLK, "gate_vi_aclk",
> +                    "divider_vi_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_CFG_CLK, "gate_vi_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_VI_ACLK_CTRL, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_DIG_DW_CLK, "gate_vi_dig_dw_clk",
> +                    "divider_vi_dw_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_DWCLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_DVP_CLK, "gate_vi_dvp_clk",
> +                    "divider_vi_dvp_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_DVP_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_DIG_ISP_CLK, "gate_vi_dig_isp_cl=
k",
> +                    "divider_vi_dig_isp_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_DIG_ISP_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_SHUTTER_0, "gate_vi_shutter_0",
> +                    "divider_vi_shutter_div_dynm_0", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_SHUTTER0, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_SHUTTER_1, "gate_vi_shutter_1",
> +                    "divider_vi_shutter_div_dynm_1", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_SHUTTER1, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_SHUTTER_2, "gate_vi_shutter_2",
> +                    "divider_vi_shutter_div_dynm_2", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_SHUTTER2, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_SHUTTER_3, "gate_vi_shutter_3",
> +                    "divider_vi_shutter_div_dynm_3", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_SHUTTER3, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_SHUTTER_4, "gate_vi_shutter_4",
> +                    "divider_vi_shutter_div_dynm_4", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_SHUTTER4, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_SHUTTER_5, "gate_vi_shutter_5",
> +                    "divider_vi_shutter_div_dynm_5", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_SHUTTER5, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_PHY_TXCLKESC, "gate_vi_phy_txclk=
esc",
> +                    "fixed_factor_mipi_txesc_div10", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VI_PHY_CTRL, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VI_PHY_CFG, "gate_vi_phy_cfg", "xta=
l24m",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_VI_PHY_CTRL,=
 1, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VO_ACLK, "gate_vo_aclk",
> +                    "divider_vo_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VO_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VO_CFG_CLK, "gate_vo_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_VO_ACLK_CTRL, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VO_HDMI_IESMCLK, "gate_vo_hdmi_iesm=
clk",
> +                    "divider_iesmclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VO_IESMCLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VO_PIXEL_CLK, "gate_vo_pixel_clk",
> +                    "divider_vo_pixel_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VO_PIXEL_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VO_I2S_MCLK, "gate_vo_i2s_mclk",
> +                    "mux_vo_mclk_2mux_ext_mclk", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VO_MCLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VO_CR_CLK, "gate_vo_cr_clk",
> +                    "fixed_factor_mipi_txesc_div10", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VO_PHY_CLKCTRL, 1, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_ACLK, "gate_vc_aclk",
> +                    "divider_vc_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VC_ACLK_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_CFG_CLK, "gate_vc_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_VC_CLKEN_CTRL, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_JE_CLK, "gate_vc_je_clk",
> +                    "divider_je_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_JE_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_JD_CLK, "gate_vc_jd_clk",
> +                    "divider_jd_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_JD_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_VE_CLK, "gate_vc_ve_clk",
> +                    "divider_ve_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VE_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_VD_CLK, "gate_vc_vd_clk",
> +                    "divider_vd_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_VD_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_G2D_CFG_CLK, "gate_g2d_cfg_clk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_G2D_CTRL, 28, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_G2D_CLK, "gate_g2d_clk",
> +                    "divider_g2d_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_G2D_CTRL, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_G2D_ACLK, "gate_g2d_aclk",
> +                    "divider_g2d_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_G2D_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_AONDMA_CFG, "gate_clk_aondma_cfg",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_AON_DMA_CTRL, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_AONDMA_ACLK, "gate_aondma_aclk",
> +                    "mux_aondma_axi2mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_AON_DMA_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_AON_ACLK, "gate_aon_aclk",
> +                    "mux_aondma_axi2mux1_gfree", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_AON_DMA_CTRL, 29, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER_CLK_0, "gate_time_clk_0", "xt=
al24m",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_TIMER_CTRL, =
0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER_CLK_1, "gate_time_clk_1", "xt=
al24m",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_TIMER_CTRL, =
1, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER_CLK_2, "gate_time_clk_2", "xt=
al24m",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_TIMER_CTRL, =
2, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER_CLK_3, "gate_time_clk_3", "xt=
al24m",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_TIMER_CTRL, =
3, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER_PCLK_0, "gate_timer_pclk_0",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_TIMER_CTRL, 4, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER_PCLK_1, "gate_timer_pclk_1",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_TIMER_CTRL, 5, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER_PCLK_2, "gate_timer_pclk_2",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_TIMER_CTRL, 6, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER_PCLK_3, "gate_timer_pclk_3",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_TIMER_CTRL, 7, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TIMER3_CLK8, "gate_timer3_clk8",
> +                    "fixed_rate_clk_vpll_fout3", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_TIMER_CTRL, 8, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_RTC_CFG, "gate_clk_rtc_cfg",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_RTC_CTRL, 2, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_RTC, "gate_clk_rtc",
> +                    "divider_aon_rtc_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_RTC_CTRL, 1, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_PKA_CFG, "gate_clk_pka_cfg",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_PKA_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_SPACC_CFG, "gate_clk_spacc_cfg",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_SPACC_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_CRYPTO, "gate_clk_crypto",
> +                    "divider_crypto_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_SPACC_CTRL, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_TRNG_CFG, "gate_clk_trng_cfg",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_TRNG_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_OTP_CFG, "gate_clk_otp_cfg",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_OTP_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_0, "gate_clk_mailbox_0",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_1, "gate_clk_mailbox_1",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 1, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_2, "gate_clk_mailbox_2",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 2, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_3, "gate_clk_mailbox_3",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 3, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_4, "gate_clk_mailbox_4",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 4, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_5, "gate_clk_mailbox_5",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 5, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_6, "gate_clk_mailbox_6",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 6, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_7, "gate_clk_mailbox_7",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 7, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_8, "gate_clk_mailbox_8",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 8, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_9, "gate_clk_mailbox_9",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 9, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_10, "gate_clk_mailbox_10",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 10, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_11, "gate_clk_mailbox_11",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 11, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_12, "gate_clk_mailbox_12",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 12, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_13, "gate_clk_mailbox_13",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 13, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_14, "gate_clk_mailbox_14",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 14, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_MAILBOX_15, "gate_clk_mailbox_15",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 15, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C0_PCLK, "gate_i2c0_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 7, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C1_PCLK, "gate_i2c1_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 8, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C2_PCLK, "gate_i2c2_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 9, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C3_PCLK, "gate_i2c3_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 10, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C4_PCLK, "gate_i2c4_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 11, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C5_PCLK, "gate_i2c5_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 12, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C6_PCLK, "gate_i2c6_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 13, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C7_PCLK, "gate_i2c7_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 14, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C8_PCLK, "gate_i2c8_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 15, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_I2C9_PCLK, "gate_i2c9_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 16, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_WDT0_PCLK, "gate_lsp_wdt0_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 28, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_WDT1_PCLK, "gate_lsp_wdt1_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 29, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_WDT2_PCLK, "gate_lsp_wdt2_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 30, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_WDT3_PCLK, "gate_lsp_wdt3_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_SSI0_PCLK, "gate_lsp_ssi0_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 26, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_SSI1_PCLK, "gate_lsp_ssi1_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 27, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_UART0_PCLK, "gate_lsp_uart0_pcl=
k",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 17, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_UART1_PCLK, "gate_lsp_uart1_pcl=
k",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 18, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_UART2_PCLK, "gate_lsp_uart2_pcl=
k",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 19, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_UART3_PCLK, "gate_lsp_uart3_pcl=
k",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 20, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_UART4_PCLK, "gate_lsp_uart4_pcl=
k",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 21, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_TIMER_PCLK, "gate_lsp_timer_pcl=
k",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 25, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_FAN_PCLK, "gate_lsp_fan_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_PVT_PCLK, "gate_lsp_pvt_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_LSP_EN0, 1, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_PVT0_CLK, "gate_pvt0_clk",
> +                    "fixed_factor_pvt_div20", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 16, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_LSP_PVT1_CLK, "gate_pvt1_clk",
> +                    "fixed_factor_pvt_div20", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_LSP_EN1, 17, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_JE_PCLK, "gate_vc_je_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_VC_CLKEN_CTRL, 2, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_JD_PCLK, "gate_vc_jd_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_VC_CLKEN_CTRL, 1, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_VE_PCLK, "gate_vc_ve_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_VC_CLKEN_CTRL, 5, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_VD_PCLK, "gate_vc_vd_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_VC_CLKEN_CTRL, 4, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_VC_MON_PCLK, "gate_vc_mon_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_VC_CLKEN_CTRL, 3, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_MSHC0_CORE_CLK,
> +                    "gate_hsp_mshc0_core_clk", "divider_mshc_core_div_dy=
nm_0",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_MSHC0_CORE_C=
TRL,
> +                    16, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_MSHC1_CORE_CLK,
> +                    "gate_hsp_mshc1_core_clk", "divider_mshc_core_div_dy=
nm_1",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_MSHC1_CORE_C=
TRL,
> +                    16, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_MSHC2_CORE_CLK,
> +                    "gate_hsp_mshc2_core_clk", "divider_mshc_core_div_dy=
nm_2",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_MSHC2_CORE_C=
TRL,
> +                    16, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_SATA_RBC_CLK, "gate_hsp_sata_rb=
c_clk",
> +                    "fixed_rate_clk_spll1_fout2", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_SATA_RBC_CTRL, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_SATA_OOB_CLK, "gate_hsp_sata_oo=
b_clk",
> +                    "mux_sata_phy_2mux1", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_SATA_OOB_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_DMA0_CLK_TEST,
> +                    "gate_hsp_dma0_clk_test", "gate_clk_hsp_aclk",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_HSP_ACLK_CTR=
L, 1,
> +                    0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_DMA0_CLK, "gate_hsp_dma0_clk",
> +                    "gate_clk_hsp_aclk", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_HSP_ACLK_CTRL, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_ETH0_CORE_CLK,
> +                    "gate_hsp_eth0_core_clk", "divider_eth_txclk_div_dyn=
m_0",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_ETH0_CTRL, 0=
, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_ETH1_CORE_CLK,
> +                    "gate_hsp_eth1_core_clk", "divider_eth_txclk_div_dyn=
m_1",
> +                    CLK_SET_RATE_PARENT, EIC7700_REG_OFFSET_ETH1_CTRL, 0=
, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_RMII_REF_0, "gate_hsp_rmii_ref_=
0",
> +                    "mux_rmii_ref_2mux1", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_ETH0_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_HSP_RMII_REF_1, "gate_hsp_rmii_ref_=
1",
> +                    "mux_rmii_ref_2mux1", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_ETH1_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_AON_I2C0_PCLK, "gate_aon_i2c0_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_I2C0_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_AON_I2C1_PCLK, "gate_aon_i2c1_pclk",
> +                    "mux_syscfg_clk_root_2mux1_gfree", CLK_SET_RATE_PARE=
NT,
> +                    EIC7700_REG_OFFSET_I2C1_CTRL, 31, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDR0_TRACE, "gate_ddr0_trace",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR_CTRL, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_DDR1_TRACE, "gate_ddr1_trace",
> +                    "divider_ddr_aclk_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_DDR1_CTRL, 0, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_RNOC_NSP, "gate_rnoc_nsp",
> +                    "divider_noc_nsp_div_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_NOC_CTRL, 29, 0),
> +       EIC7700_GATE(EIC7700_CLK_GATE_NOC_WDREF, "gate_noc_wdref",
> +                    "divider_noc_wdref_dynm", CLK_SET_RATE_PARENT,
> +                    EIC7700_REG_OFFSET_NOC_CTRL, 30, 0),
> +};
> +
> +/*
> + * This clock notifier is called when the rate of clk_pll_cpu clock is t=
o be
> + * changed. The mux_cpu_root_3mux1_gfree clock should save the current p=
arent
> + * clock and switch its parent clock to fixed_factor_u84_core_lp_div2 be=
fore
> + * clk_pll_cpu rate will be changed. Then switch its parent clock back a=
fter
> + * the clk_pll_cpu rate is completed.
> + */
> +static int eic7700_clk_pll_cpu_notifier_cb(struct notifier_block *nb,
> +                                          unsigned long action, void *da=
ta)
> +{
> +       struct eswin_clock_data *pdata;
> +       struct clk_hw *mux_clk;
> +       struct clk_hw *lp_clk;
> +       int ret =3D 0;
> +
> +       pdata =3D container_of(nb, struct eswin_clock_data, pll_nb);
> +       mux_clk =3D pdata->clk_data.hws[EIC7700_CLK_MUX_CPU_ROOT_3MUX1_GF=
REE];
> +       lp_clk =3D pdata->clk_data.hws[EIC7700_CLK_FIXED_FACTOR_U84_CORE_=
LP_DIV2];
> +
> +       if (action =3D=3D PRE_RATE_CHANGE) {
> +               pdata->original_clk =3D clk_hw_get_parent(mux_clk);
> +               ret =3D clk_hw_set_parent(mux_clk, lp_clk);
> +       } else if (action =3D=3D POST_RATE_CHANGE) {
> +               ret =3D clk_hw_set_parent(mux_clk, pdata->original_clk);
> +       }
> +
> +       return notifier_from_errno(ret);
> +}
> +
> +static int eic7700_clk_probe(struct platform_device *pdev)
> +{
> +       struct eswin_clock_data *clk_data;
> +       struct device *dev =3D &pdev->dev;
> +       struct clk *pll_clk;
> +       int ret;
> +
> +       clk_data =3D eswin_clk_init(dev, EIC7700_NR_CLKS);
> +       if (!clk_data)
> +               return dev_err_probe(dev, -EAGAIN, "failed to get clk dat=
a!\n");
> +
> +       ret =3D eswin_clk_register_fixed_rate(eic7700_fixed_rate_clks,
> +                                           ARRAY_SIZE(eic7700_fixed_rate=
_clks),
> +                                           clk_data, dev);
> +       if (ret)
> +               return ret;
> +
> +       ret =3D eswin_clk_register_pll(eic7700_pll_clks,
> +                                    ARRAY_SIZE(eic7700_pll_clks),
> +                                    clk_data, dev);
> +       if (ret)
> +               return ret;
> +
> +       pll_clk =3D devm_clk_hw_get_clk
> +               (dev, clk_data->clk_data.hws[EIC7700_CLK_PLL_CPU],
> +               "clk_pll_cpu");
> +       if (IS_ERR(pll_clk))
> +               return dev_err_probe(dev, PTR_ERR(pll_clk),
> +                                    "failed to get pll clock\n");
> +
> +       clk_data->pll_nb.notifier_call =3D eic7700_clk_pll_cpu_notifier_c=
b;
> +       ret =3D devm_clk_notifier_register(dev, pll_clk, &clk_data->pll_n=
b);
> +       if (ret)
> +               return ret;
> +
> +       ret =3D eswin_clk_register_fixed_factor
> +               (eic7700_fixed_factor_clks,
> +               ARRAY_SIZE(eic7700_fixed_factor_clks), clk_data, dev);
> +       if (ret)
> +               return ret;
> +
> +       ret =3D eswin_clk_register_mux(eic7700_mux_clks,
> +                                    ARRAY_SIZE(eic7700_mux_clks), clk_da=
ta,
> +                                    dev);
> +       if (ret)
> +               return ret;
> +
> +       ret =3D eswin_clk_register_divider(eic7700_div_clks,
> +                                        ARRAY_SIZE(eic7700_div_clks),
> +                                        clk_data, dev);
> +       if (ret)
> +               return ret;
> +
> +       ret =3D eswin_clk_register_gate(eic7700_gate_clks,
> +                                     ARRAY_SIZE(eic7700_gate_clks), clk_=
data,
> +                                     dev);
> +       if (ret)
> +               return ret;
> +
> +       return devm_of_clk_add_hw_provider(dev, of_clk_hw_onecell_get,
> +                                          &clk_data->clk_data);
> +}
> +
> +static const struct of_device_id eic7700_clock_dt_ids[] =3D {
> +       { .compatible =3D "eswin,eic7700-clock", },
> +       { /* sentinel */ }
> +};
> +MODULE_DEVICE_TABLE(of, eic7700_clock_dt_ids);
> +
> +static struct platform_driver eic7700_clock_driver =3D {
> +       .probe  =3D eic7700_clk_probe,
> +       .driver =3D {
> +               .name   =3D "eic7700-clock",
> +               .of_match_table =3D eic7700_clock_dt_ids,
> +       },
> +};
> +module_platform_driver(eic7700_clock_driver);
> +
> +MODULE_LICENSE("GPL");
> +MODULE_AUTHOR("Yifeng Huang<huangyifeng@eswincomputing.com>");
> +MODULE_AUTHOR("Xuyang Dong<dongxuyang@eswincomputing.com>");
> +MODULE_DESCRIPTION("ESWIN EIC7700 clock controller driver");
> diff --git a/drivers/clk/eswin/clk-eic7700.h b/drivers/clk/eswin/clk-eic7=
700.h
> new file mode 100644
> index 000000000000..625b12306aa3
> --- /dev/null
> +++ b/drivers/clk/eswin/clk-eic7700.h
> @@ -0,0 +1,122 @@
> +/* SPDX-License-Identifier: GPL-2.0 */

Please put this in the driver file so we don't have to jump between
files to find the register offsets.

> +/*
> + * Copyright 2025, Beijing ESWIN Computing Technology Co., Ltd..
> + * All rights reserved.
> + *
> + * Authors:
> + *     Yifeng Huang <huangyifeng@eswincomputing.com>
> + *     xuyang Dong <dongxuyang@eswincomputing.com>
> + */
> +
> +#ifndef __CLK_EIC7700_H__
> +#define __CLK_EIC7700_H__
> +
> +/* REG OFFSET OF SYS-CRG */
> +#define EIC7700_REG_OFFSET_SPLL0_CFG_0         0x0
> +#define EIC7700_REG_OFFSET_SPLL0_CFG_1         0x4
> +#define EIC7700_REG_OFFSET_SPLL0_CFG_2         0x8
> +#define EIC7700_REG_OFFSET_SPLL0_DSKEWCAL      0xC
> +#define EIC7700_REG_OFFSET_SPLL0_SSC           0x10
> +#define EIC7700_REG_OFFSET_SPLL1_CFG_0         0x14
> +#define EIC7700_REG_OFFSET_SPLL1_CFG_1         0x18
> +#define EIC7700_REG_OFFSET_SPLL1_CFG_2         0x1C
> +#define EIC7700_REG_OFFSET_SPLL1_DSKEWCAL      0x20
> +#define EIC7700_REG_OFFSET_SPLL1_SSC           0x24
> +#define EIC7700_REG_OFFSET_SPLL2_CFG_0         0x28
> +#define EIC7700_REG_OFFSET_SPLL2_CFG_1         0x2C
> +#define EIC7700_REG_OFFSET_SPLL2_CFG_2         0x30
> +#define EIC7700_REG_OFFSET_SPLL2_DSKEWCAL      0x34
> +#define EIC7700_REG_OFFSET_SPLL2_SSC           0x38
> +#define EIC7700_REG_OFFSET_VPLL_CFG_0          0x3C
> +#define EIC7700_REG_OFFSET_VPLL_CFG_1          0x40
> +#define EIC7700_REG_OFFSET_VPLL_CFG_2          0x44
> +#define EIC7700_REG_OFFSET_VPLL_DSKEWCAL       0x48
> +#define EIC7700_REG_OFFSET_VPLL_SSC            0x4C
> +#define EIC7700_REG_OFFSET_APLL_CFG_0          0x50
> +#define EIC7700_REG_OFFSET_APLL_CFG_1          0x54
> +#define EIC7700_REG_OFFSET_APLL_CFG_2          0x58
> +#define EIC7700_REG_OFFSET_APLL_DSKEWCAL       0x5C
> +#define EIC7700_REG_OFFSET_APLL_SSC            0x60
> +#define EIC7700_REG_OFFSET_MCPUT_PLL_CFG_0     0x64
> +#define EIC7700_REG_OFFSET_MCPUT_PLL_CFG_1     0x68
> +#define EIC7700_REG_OFFSET_MCPUT_PLL_CFG_2     0x6C
> +#define EIC7700_REG_OFFSET_MCPUT_PLL_DSKEWCAL  0x70
> +#define EIC7700_REG_OFFSET_MCPUT_PLL_SSC       0x74
> +#define EIC7700_REG_OFFSET_DDRT_PLL_CFG_0      0x78
> +#define EIC7700_REG_OFFSET_DDRT_PLL_CFG_1      0x7C
> +#define EIC7700_REG_OFFSET_DDRT_PLL_CFG_2      0x80
> +#define EIC7700_REG_OFFSET_DDRT_PLL_DSKEWCAL   0x84
> +#define EIC7700_REG_OFFSET_DDRT_PLL_SSC                0x88
> +#define EIC7700_REG_OFFSET_PLL_STATUS          0xA4
> +#define EIC7700_REG_OFFSET_NOC_CTRL            0x100
> +#define EIC7700_REG_OFFSET_BOOTSPI_CTRL                0x104
> +#define EIC7700_REG_OFFSET_BOOTSPI_CFGCLK_CTRL 0x108
> +#define EIC7700_REG_OFFSET_SCPU_CORE_CTRL      0x10C
> +#define EIC7700_REG_OFFSET_SCPU_BUSCLK_CTRL    0x110
> +#define EIC7700_REG_OFFSET_LPCPU_CORE_CTRL     0x114
> +#define EIC7700_REG_OFFSET_LPCPU_BUSCLK_CTRL   0x118
> +#define EIC7700_REG_OFFSET_TCU_ACLK_CTRL       0x11C
> +#define EIC7700_REG_OFFSET_TCU_CFG_CTRL                0x120
> +#define EIC7700_REG_OFFSET_DDR_CTRL            0x124
> +#define EIC7700_REG_OFFSET_DDR1_CTRL           0x128
> +#define EIC7700_REG_OFFSET_GPU_ACLK_CTRL       0x12C
> +#define EIC7700_REG_OFFSET_GPU_CFG_CTRL                0x130
> +#define EIC7700_REG_OFFSET_GPU_GRAY_CTRL       0x134
> +#define EIC7700_REG_OFFSET_DSP_ACLK_CTRL       0x138
> +#define EIC7700_REG_OFFSET_DSP_CFG_CTRL                0x13C
> +#define EIC7700_REG_OFFSET_D2D_ACLK_CTRL       0x140
> +#define EIC7700_REG_OFFSET_D2D_CFG_CTRL                0x144
> +#define EIC7700_REG_OFFSET_HSP_ACLK_CTRL       0x148
> +#define EIC7700_REG_OFFSET_HSP_CFG_CTRL                0x14C
> +#define EIC7700_REG_OFFSET_SATA_RBC_CTRL       0x150
> +#define EIC7700_REG_OFFSET_SATA_OOB_CTRL       0x154
> +#define EIC7700_REG_OFFSET_ETH0_CTRL           0x158
> +#define EIC7700_REG_OFFSET_ETH1_CTRL           0x15C
> +#define EIC7700_REG_OFFSET_MSHC0_CORE_CTRL     0x160
> +#define EIC7700_REG_OFFSET_MSHC1_CORE_CTRL     0x164
> +#define EIC7700_REG_OFFSET_MSHC2_CORE_CTRL     0x168
> +#define EIC7700_REG_OFFSET_MSHC_USB_SLWCLK     0x16C
> +#define EIC7700_REG_OFFSET_PCIE_ACLK_CTRL      0x170
> +#define EIC7700_REG_OFFSET_PCIE_CFG_CTRL       0x174
> +#define EIC7700_REG_OFFSET_NPU_ACLK_CTRL       0x178
> +#define EIC7700_REG_OFFSET_NPU_LLC_CTRL                0x17C
> +#define EIC7700_REG_OFFSET_NPU_CORE_CTRL       0x180
> +#define EIC7700_REG_OFFSET_VI_DWCLK_CTRL       0x184
> +#define EIC7700_REG_OFFSET_VI_ACLK_CTRL                0x188
> +#define EIC7700_REG_OFFSET_VI_DIG_ISP_CTRL     0x18C
> +#define EIC7700_REG_OFFSET_VI_DVP_CTRL         0x190
> +#define EIC7700_REG_OFFSET_VI_SHUTTER0         0x194
> +#define EIC7700_REG_OFFSET_VI_SHUTTER1         0x198
> +#define EIC7700_REG_OFFSET_VI_SHUTTER2         0x19C
> +#define EIC7700_REG_OFFSET_VI_SHUTTER3         0x1A0
> +#define EIC7700_REG_OFFSET_VI_SHUTTER4         0x1A4
> +#define EIC7700_REG_OFFSET_VI_SHUTTER5         0x1A8
> +#define EIC7700_REG_OFFSET_VI_PHY_CTRL         0x1AC
> +#define EIC7700_REG_OFFSET_VO_ACLK_CTRL                0x1B0
> +#define EIC7700_REG_OFFSET_VO_IESMCLK_CTRL     0x1B4
> +#define EIC7700_REG_OFFSET_VO_PIXEL_CTRL       0x1B8
> +#define EIC7700_REG_OFFSET_VO_MCLK_CTRL                0x1BC
> +#define EIC7700_REG_OFFSET_VO_PHY_CLKCTRL      0x1C0
> +#define EIC7700_REG_OFFSET_VC_ACLK_CTRL                0x1C4
> +#define EIC7700_REG_OFFSET_VCDEC_ROOT_CTRL     0x1C8
> +#define EIC7700_REG_OFFSET_G2D_CTRL            0x1CC
> +#define EIC7700_REG_OFFSET_VC_CLKEN_CTRL       0x1D0
> +#define EIC7700_REG_OFFSET_JE_CTRL             0x1D4
> +#define EIC7700_REG_OFFSET_JD_CTRL             0x1D8
> +#define EIC7700_REG_OFFSET_VD_CTRL             0x1DC
> +#define EIC7700_REG_OFFSET_VE_CTRL             0x1E0
> +#define EIC7700_REG_OFFSET_AON_DMA_CTRL                0x1E4
> +#define EIC7700_REG_OFFSET_TIMER_CTRL          0x1E8
> +#define EIC7700_REG_OFFSET_RTC_CTRL            0x1EC
> +#define EIC7700_REG_OFFSET_PKA_CTRL            0x1F0
> +#define EIC7700_REG_OFFSET_SPACC_CTRL          0x1F4
> +#define EIC7700_REG_OFFSET_TRNG_CTRL           0x1F8
> +#define EIC7700_REG_OFFSET_OTP_CTRL            0x1FC
> +#define EIC7700_REG_OFFSET_LSP_EN0             0x200
> +#define EIC7700_REG_OFFSET_LSP_EN1             0x204
> +#define EIC7700_REG_OFFSET_U84_CTRL            0x208
> +#define EIC7700_REG_OFFSET_SYSCFG_CTRL         0x20C
> +#define EIC7700_REG_OFFSET_I2C0_CTRL           0x210
> +#define EIC7700_REG_OFFSET_I2C1_CTRL           0x214
> +
> +#endif /* __CLK_EIC7700_H__ */
> diff --git a/drivers/clk/eswin/clk.c b/drivers/clk/eswin/clk.c
> new file mode 100644
> index 000000000000..d05cdc82c0a1
> --- /dev/null
> +++ b/drivers/clk/eswin/clk.c
> @@ -0,0 +1,396 @@
> +// SPDX-License-Identifier: GPL-2.0
> +/*
> + * Copyright 2025, Beijing ESWIN Computing Technology Co., Ltd..
> + * All rights reserved.
> + *
> + * Authors:
> + *     Yifeng Huang <huangyifeng@eswincomputing.com>
> + *     Xuyang Dong <dongxuyang@eswincomputing.com>
> + */
> +
> +#include <linux/clk.h>

Is this include used? Hopefully not and you can drop it. A clk provider
driver shouldn't typically be a clk consumer as well.

> +#include <linux/clk-provider.h>
> +#include <linux/delay.h>
> +#include <linux/io.h>
> +#include <linux/math.h>
> +#include <linux/slab.h>
> +
> +#include "clk.h"
> +
> +struct eswin_clock_data *eswin_clk_init(struct device *dev, int nr_clks)

size_t nr_clks?

> +{
> +       struct eswin_clock_data *eclk_data;
> +
> +       eclk_data =3D devm_kzalloc(dev, struct_size(eclk_data, clk_data.h=
ws,
> +                                                 nr_clks), GFP_KERNEL);
> +       if (!eclk_data)
> +               return NULL;
> +
> +       eclk_data->base =3D devm_of_iomap(dev, dev->of_node, 0, NULL);

Use a platform device API (devm_platform_ioremap_resource() or
something) instead of an OF specific one. It's more portable that way.

> +       if (IS_ERR(eclk_data->base)) {
> +               dev_err(dev, "failed to map clock registers\n");
> +               return NULL;
> +       }
> +
> +       eclk_data->clk_data.num =3D nr_clks;
> +       /* Avoid returning NULL for unused id */
> +       memset_p((void **)eclk_data->clk_data.hws, ERR_PTR(-ENOENT), nr_c=
lks);
> +       spin_lock_init(&eclk_data->lock);
> +
> +       return eclk_data;
> +}

These will need to be exported as symbols so that the SoC specific
module can access them.

> +
> +/**
> + * eswin_calc_pll - calculate PLL values
> + * @frac_val: fractional divider
> + * @fbdiv_val: feedback divider
> + * @rate: reference rate
> + *
> + *   Calculate PLL values for frac and fbdiv
> + */
> +static void eswin_calc_pll(u32 *frac_val, u32 *fbdiv_val, u64 rate)
> +{
> +       u64 rem =3D 0;
> +       u32 tmp1 =3D 0, tmp2 =3D 0;
> +
> +       rate =3D rate * 4;
> +       rem =3D do_div(rate, 1000);
> +       if (rem)
> +               tmp1 =3D rem;
> +
> +       rem =3D do_div(rate, 1000);
> +       if (rem)
> +               tmp2 =3D rem;
> +
> +       rem =3D do_div(rate, 24);
> +       /* fbdiv =3D rate * 4 / 24000000 */
> +       *fbdiv_val =3D rate;
> +       /* frac =3D rate * 4 % 24000000 * (2 ^ 24) */
> +       *frac_val =3D (u64)((1000 * (1000 * rem + tmp2) + tmp1) << 24) / =
24
> +                         / 1000000;
> +}
> +
> +static inline struct eswin_clk_pll *to_pll_clk(struct clk_hw *hw)
> +{
> +       return container_of(hw, struct eswin_clk_pll, hw);
> +}
> +
> +static int clk_pll_set_rate(struct clk_hw *hw, unsigned long rate,
> +                           unsigned long parent_rate)
> +{
> +       struct eswin_clk_pll *clk =3D to_pll_clk(hw);
> +       u32 postdiv1_val =3D 0, refdiv_val =3D 1;
> +       u32 frac_val, fbdiv_val, val;
> +       bool lock_flag =3D false;
> +       int try_count =3D 0;
> +
> +       eswin_calc_pll(&frac_val,  &fbdiv_val, (u64)rate);
> +
> +       /* First, disable pll */
> +       val =3D readl_relaxed(clk->ctrl_reg0);
> +       val &=3D ~(((1 << clk->pllen_width) - 1) << clk->pllen_shift);
> +       val |=3D 0 << clk->pllen_shift;
> +       writel_relaxed(val, clk->ctrl_reg0);
> +
> +       val =3D readl_relaxed(clk->ctrl_reg0);
> +       val &=3D ~(((1 << clk->fbdiv_width) - 1) << clk->fbdiv_shift);
> +       val &=3D ~(((1 << clk->refdiv_width) - 1) << clk->refdiv_shift);
> +       val |=3D refdiv_val << clk->refdiv_shift;
> +       val |=3D fbdiv_val << clk->fbdiv_shift;
> +       writel_relaxed(val, clk->ctrl_reg0);
> +
> +       val =3D readl_relaxed(clk->ctrl_reg1);
> +       val &=3D ~(((1 << clk->frac_width) - 1) << clk->frac_shift);
> +       val |=3D frac_val << clk->frac_shift;
> +       writel_relaxed(val, clk->ctrl_reg1);
> +
> +       val =3D readl_relaxed(clk->ctrl_reg2);
> +       val &=3D ~(((1 << clk->postdiv1_width) - 1) << clk->postdiv1_shif=
t);
> +       val |=3D postdiv1_val << clk->postdiv1_shift;
> +       writel_relaxed(val, clk->ctrl_reg2);
> +
> +       /* Last, enable pll */
> +       val =3D readl_relaxed(clk->ctrl_reg0);
> +       val &=3D ~(((1 << clk->pllen_width) - 1) << clk->pllen_shift);
> +       val |=3D 1 << clk->pllen_shift;
> +       writel_relaxed(val, clk->ctrl_reg0);
> +
> +       /* Usually the pll will lock in 50us */
> +       do {
> +               usleep_range(refdiv_val * 80, refdiv_val * 80 * 2);
> +               val =3D readl_relaxed(clk->status_reg);
> +               if (val & 1 << clk->lock_shift) {
> +                       lock_flag =3D true;
> +                       break;
> +               }
> +       } while (try_count++ < 10);

We have readl_poll_timeout() for this. Please use it.

> +
> +       if (!lock_flag) {
> +               pr_err("failed to lock the cpu pll!\n");
> +               return -EBUSY;
> +       }
> +
> +       return 0;
> +}
> +
> +static unsigned long clk_pll_recalc_rate(struct clk_hw *hw,
> +                                        unsigned long parent_rate)
> +{
> +       struct eswin_clk_pll *clk =3D to_pll_clk(hw);
> +       u64 fbdiv_val, frac_val, rate, rem, tmp;
> +       u32 val;
> +
> +       val =3D readl_relaxed(clk->ctrl_reg0);
> +       val =3D val >> clk->fbdiv_shift;
> +       val &=3D ((1 << clk->fbdiv_width) - 1);
> +       fbdiv_val =3D val;
> +
> +       val =3D readl_relaxed(clk->ctrl_reg1);
> +       val =3D val >> clk->frac_shift;
> +       val &=3D ((1 << clk->frac_width) - 1);
> +       frac_val =3D val;
> +
> +       /* rate =3D 24000000 * (fbdiv + frac / (2 ^ 24)) / 4 */
> +       tmp =3D 1000 * frac_val;
> +       rem =3D do_div(tmp, BIT(24));
> +       if (rem)
> +               rate =3D (u64)(6000 * (1000 * fbdiv_val + tmp) +
> +                           ((6000 * rem) >> 24) + 1);
> +       else
> +               rate =3D (u64)(6000 * 1000 * fbdiv_val);
> +
> +       return rate;
> +}
> +
> +static int clk_pll_determine_rate(struct clk_hw *hw,
> +                                 struct clk_rate_request *req)
> +{
> +       struct eswin_clk_pll *clk =3D to_pll_clk(hw);
> +
> +       req->rate =3D clamp(req->rate, clk->min_rate, clk->max_rate);
> +       req->min_rate =3D clk->min_rate;
> +       req->max_rate =3D clk->max_rate;
> +
> +       return 0;
> +}
> +
> +int eswin_clk_register_fixed_rate(const struct eswin_fixed_rate_clock *c=
lks,
> +                                 int nums, struct eswin_clock_data *data,
> +                                 struct device *dev)
> +{
> +       struct clk_hw *clk_hw;
> +       int i;
> +
> +       for (i =3D 0; i < nums; i++) {
> +               clk_hw =3D devm_clk_hw_register_fixed_rate(dev, clks[i].n=
ame,
> +                                                        clks[i].parent_n=
ame,
> +                                                        clks[i].flags,
> +                                                        clks[i].rate);
> +               if (IS_ERR(clk_hw))
> +                       return dev_err_probe(dev, PTR_ERR(clk_hw),
> +                                            "failed to register clock\n"=
);
> +
> +               data->clk_data.hws[clks[i].id] =3D clk_hw;
> +       }
> +
> +       return 0;
> +}
> +
> +static const struct clk_ops eswin_clk_pll_ops =3D {
> +       .set_rate =3D clk_pll_set_rate,
> +       .recalc_rate =3D clk_pll_recalc_rate,
> +       .determine_rate =3D clk_pll_determine_rate,
> +};
> +
> +int eswin_clk_register_pll(const struct eswin_pll_clock *clks, int nums,
> +                          struct eswin_clock_data *data, struct device *=
dev)
> +{
> +       struct eswin_clk_pll *p_clk =3D NULL;
> +       struct clk_init_data init;
> +       struct clk_hw *clk_hw;
> +       int i, ret;
> +
> +       p_clk =3D devm_kzalloc(dev, sizeof(*p_clk) * nums, GFP_KERNEL);
> +       if (!p_clk)
> +               return -ENOMEM;
> +
> +       for (i =3D 0; i < nums; i++) {
> +               p_clk->id =3D clks[i].id;
> +               p_clk->ctrl_reg0 =3D data->base + clks[i].ctrl_reg0;
> +               p_clk->pllen_shift =3D clks[i].pllen_shift;
> +               p_clk->pllen_width =3D clks[i].pllen_width;
> +               p_clk->refdiv_shift =3D clks[i].refdiv_shift;
> +               p_clk->refdiv_width =3D clks[i].refdiv_width;
> +               p_clk->fbdiv_shift =3D clks[i].fbdiv_shift;
> +               p_clk->fbdiv_width =3D clks[i].fbdiv_width;
> +
> +               p_clk->ctrl_reg1 =3D data->base + clks[i].ctrl_reg1;
> +               p_clk->frac_shift =3D clks[i].frac_shift;
> +               p_clk->frac_width =3D clks[i].frac_width;
> +
> +               p_clk->ctrl_reg2 =3D data->base + clks[i].ctrl_reg2;
> +               p_clk->postdiv1_shift =3D clks[i].postdiv1_shift;
> +               p_clk->postdiv1_width =3D clks[i].postdiv1_width;
> +               p_clk->postdiv2_shift =3D clks[i].postdiv2_shift;
> +               p_clk->postdiv2_width =3D clks[i].postdiv2_width;
> +
> +               p_clk->status_reg =3D data->base + clks[i].status_reg;
> +               p_clk->lock_shift =3D clks[i].lock_shift;
> +               p_clk->lock_width =3D clks[i].lock_width;
> +
> +               p_clk->max_rate =3D clks[i].max_rate;
> +               p_clk->min_rate =3D clks[i].min_rate;
> +
> +               init.name =3D clks[i].name;
> +               init.flags =3D 0;
> +               init.parent_names =3D clks[i].parent_name ?
> +                                       &clks[i].parent_name : NULL;
> +               init.num_parents =3D clks[i].parent_name ? 1 : 0;

Please use clk_parent_data instead of strings. If all possible parents
of a clk are internal to the clk controller then you should use clk_hws
pointer in struct clk_init_data. If there is a mix of external and
internal then use struct clk_parent_data with the .index set to the
match the index of the 'clocks' property or the .hw to match the
internal clk.

Note this comment applies throughout this driver for any clk that is
registered with the framework.

> +               init.ops =3D &eswin_clk_pll_ops;
> +               p_clk->hw.init =3D &init;
> +
> +               clk_hw =3D &p_clk->hw;
> +               ret =3D devm_clk_hw_register(dev, clk_hw);
> +               if (ret)
> +                       return dev_err_probe(dev, ret,
> +                                            "failed to register clock\n"=
);
> +
> +               data->clk_data.hws[clks[i].id] =3D clk_hw;
> +               p_clk++;
> +       }
> +
> +       return 0;
> +}
> +
> +int eswin_clk_register_fixed_factor(const struct eswin_fixed_factor_cloc=
k *clks,
> +                                   int nums, struct eswin_clock_data *da=
ta,
> +                                   struct device *dev)
> +{
> +       struct clk_hw *clk_hw;
> +       int i;
> +
> +       for (i =3D 0; i < nums; i++) {
> +               clk_hw =3D devm_clk_hw_register_fixed_factor(dev, clks[i]=
.name,
> +                                                          clks[i].parent=
_name,
> +                                                          clks[i].flags,
> +                                                          clks[i].mult,
> +                                                          clks[i].div);
> +               if (IS_ERR(clk_hw))
> +                       return dev_err_probe(dev, PTR_ERR(clk_hw),
> +                                            "failed to register clock\n"=
);
> +
> +               data->clk_data.hws[clks[i].id] =3D clk_hw;
> +       }
> +
> +       return 0;
> +}
> +
> +int eswin_clk_register_mux(const struct eswin_mux_clock *clks, int nums,
> +                          struct eswin_clock_data *data, struct device *=
dev)
> +{
> +       struct clk_hw *clk_hw;
> +       int i;
> +
> +       for (i =3D 0; i < nums; i++) {
> +               clk_hw =3D devm_clk_hw_register_mux(dev, clks[i].name,
> +                                                 clks[i].parent_names,
> +                                                 clks[i].num_parents,
> +                                                 clks[i].flags,
> +                                                 data->base + clks[i].of=
fset,
> +                                                 clks[i].shift,
> +                                                 clks[i].width,
> +                                                 clks[i].mux_flags,
> +                                                 &data->lock);
> +               if (IS_ERR(clk_hw))
> +                       return dev_err_probe(dev, PTR_ERR(clk_hw),
> +                                            "failed to register clock\n"=
);
> +
> +               data->clk_data.hws[clks[i].id] =3D clk_hw;
> +       }
> +
> +       return 0;
> +}
> +
> +int eswin_clk_register_mux_tbl(const struct eswin_mux_clock *clks,
> +                              int nums, struct eswin_clock_data *data,
> +                              struct device *dev)
> +{
> +       struct clk_hw *clk_hw;
> +       int i;
> +
> +       for (i =3D 0; i < nums; i++) {
> +               clk_hw =3D clk_hw_register_mux_table(dev, clks[i].name,
> +                                                  clks[i].parent_names,
> +                                                  clks[i].num_parents,
> +                                                  clks[i].flags,
> +                                                  data->base + clks[i].o=
ffset,
> +                                                  clks[i].shift,
> +                                                  BIT(clks[i].width) - 1,
> +                                                  clks[i].mux_flags,
> +                                                  clks[i].table, &data->=
lock);
> +
> +               if (IS_ERR(clk_hw)) {
> +                       while (i--)
> +                               clk_hw_unregister_mux
> +                                       (data->clk_data.hws[clks[i].id]);
> +                       return dev_err_probe(dev, PTR_ERR(clk_hw),
> +                                            "failed to register clock\n"=
);
> +               }
> +
> +               data->clk_data.hws[clks[i].id] =3D clk_hw;
> +       }
> +
> +       return 0;
> +}
> +
> +int eswin_clk_register_divider(const struct eswin_divider_clock *clks,
> +                              int nums, struct eswin_clock_data *data,
> +                              struct device *dev)
> +{
> +       struct clk_hw *clk_hw;
> +       int i;
> +
> +       for (i =3D 0; i < nums; i++) {
> +               clk_hw =3D devm_clk_hw_register_divider(dev, clks[i].name,
> +                                                     clks[i].parent_name,
> +                                                     clks[i].flags,
> +                                                     data->base +
> +                                                       clks[i].offset,
> +                                                     clks[i].shift,
> +                                                     clks[i].width,
> +                                                     clks[i].div_flags,
> +                                                     &data->lock);
> +               if (IS_ERR(clk_hw))
> +                       return dev_err_probe(dev, PTR_ERR(clk_hw),
> +                                            "failed to register clock\n"=
);
> +
> +               data->clk_data.hws[clks[i].id] =3D clk_hw;
> +       }
> +
> +       return 0;
> +}
> +
> +int eswin_clk_register_gate(const struct eswin_gate_clock *clks, int num=
s,
> +                           struct eswin_clock_data *data, struct device =
*dev)
> +{
> +       struct clk_hw *clk_hw;
> +       int i;
> +
> +       for (i =3D 0; i < nums; i++) {
> +               clk_hw =3D devm_clk_hw_register_gate(dev, clks[i].name,
> +                                                  clks[i].parent_name,
> +                                                  clks[i].flags,
> +                                                  data->base + clks[i].o=
ffset,
> +                                                  clks[i].bit_idx,
> +                                                  clks[i].gate_flags,
> +                                                  &data->lock);
> +
> +               if (IS_ERR(clk_hw))
> +                       return dev_err_probe(dev, PTR_ERR(clk_hw),
> +                                            "failed to register clock\n"=
);
> +
> +               data->clk_data.hws[clks[i].id] =3D clk_hw;
> +       }
> +
> +       return 0;
> +}
> diff --git a/drivers/clk/eswin/clk.h b/drivers/clk/eswin/clk.h
> new file mode 100644
> index 000000000000..e6e0682ff39c
> --- /dev/null
> +++ b/drivers/clk/eswin/clk.h
> @@ -0,0 +1,266 @@
> +/* SPDX-License-Identifier: GPL-2.0 */
> +/*
> + * Copyright 2025, Beijing ESWIN Computing Technology Co., Ltd..
> + * All rights reserved.
> + *
> + * Authors:
> + *     Yifeng Huang <huangyifeng@eswincomputing.com>
> + *     Xuyang Dong <dongxuyang@eswincomputing.com>
> + */
> +
> +#ifndef __ESWIN_CLK_H__
> +#define __ESWIN_CLK_H__
> +
> +#include <linux/clk-provider.h>
> +#include <linux/platform_device.h>

I don't see this header used. Drop?

> +#include <linux/spinlock.h>
> +
> +#define APLL_HIGH_FREQ 983040000
> +#define APLL_LOW_FREQ  225792000
> +#define PLL_HIGH_FREQ  1800000000
> +#define PLL_LOW_FREQ   24000000
> +
> +struct eswin_clock_data {
> +       void __iomem *base;
> +       struct clk_hw *original_clk;
> +       struct notifier_block pll_nb;
> +       spinlock_t lock; /* protect register read-modify-write cycle */
> +       struct clk_hw_onecell_data clk_data;
> +};
> +
> +struct eswin_divider_clock {
> +       unsigned int id;
> +       const char *name;
> +       const char *parent_name;
> +       unsigned long flags;
> +       unsigned long offset;
> +       u8 shift;
> +       u8 width;
> +       u8 div_flags;
> +};
> +
> +struct eswin_fixed_rate_clock {
> +       unsigned int id;
> +       char *name;
> +       const char *parent_name;
> +       unsigned long flags;
> +       unsigned long rate;
> +};
> +
> +struct eswin_fixed_factor_clock {
> +       unsigned int id;
> +       char *name;
> +       const char *parent_name;
> +       unsigned long mult;
> +       unsigned long div;
> +       unsigned long flags;
> +};
> +
> +struct eswin_gate_clock {
> +       unsigned int id;
> +       const char *name;
> +       const char *parent_name;
> +       unsigned long flags;
> +       unsigned long offset;
> +       u8 bit_idx;
> +       u8 gate_flags;
> +};
> +
> +struct eswin_mux_clock {
> +       unsigned int id;
> +       const char *name;
> +       const char *const *parent_names;
> +       u8 num_parents;
> +       unsigned long flags;
> +       unsigned long offset;
> +       u8 shift;
> +       u8 width;
> +       u8 mux_flags;
> +       u32 *table;
> +};
> +
> +struct eswin_pll_clock {
> +       u32 id;
> +       const char *name;
> +       const char *parent_name;
> +       const u32 ctrl_reg0;
> +       const u8 pllen_shift;
> +       const u8 pllen_width;
> +       const u8 refdiv_shift;
> +       const u8 refdiv_width;
> +       const u8 fbdiv_shift;
> +       const u8 fbdiv_width;
> +
> +       const u32 ctrl_reg1;
> +       const u8 frac_shift;
> +       const u8 frac_width;
> +
> +       const u32 ctrl_reg2;
> +       const u8 postdiv1_shift;
> +       const u8 postdiv1_width;
> +       const u8 postdiv2_shift;
> +       const u8 postdiv2_width;
> +
> +       const u32 status_reg;
> +       const u8 lock_shift;
> +       const u8 lock_width;
> +
> +       const u64 max_rate;
> +       const u64 min_rate;
> +};
> +
> +struct eswin_clk_pll {
> +       struct clk_hw hw;
> +       u32 id;
> +       void __iomem *ctrl_reg0;
> +       u8 pllen_shift;
> +       u8 pllen_width;
> +       u8 refdiv_shift;
> +       u8 refdiv_width;
> +       u8 fbdiv_shift;
> +       u8 fbdiv_width;
> +
> +       void __iomem *ctrl_reg1;
> +       u8 frac_shift;
> +       u8 frac_width;
> +
> +       void __iomem *ctrl_reg2;
> +       u8 postdiv1_shift;
> +       u8 postdiv1_width;
> +       u8 postdiv2_shift;
> +       u8 postdiv2_width;
> +
> +       void __iomem *status_reg;
> +       u8 lock_shift;
> +       u8 lock_width;
> +
> +       u64 max_rate;
> +       u64 min_rate;
> +};
> +
> +struct eswin_clock_data *eswin_clk_init(struct device *dev, int nr_clks);
> +int eswin_clk_register_fixed_rate(const struct eswin_fixed_rate_clock *c=
lks,
> +                                 int nums, struct eswin_clock_data *data,
> +                                 struct device *dev);
> +int eswin_clk_register_pll(const struct eswin_pll_clock *clks, int nums,
> +                          struct eswin_clock_data *data, struct device *=
dev);
> +int eswin_clk_register_fixed_factor(const struct eswin_fixed_factor_cloc=
k *clks,
> +                                   int nums, struct eswin_clock_data *da=
ta,
> +                                   struct device *dev);
> +int eswin_clk_register_mux(const struct eswin_mux_clock *clks, int nums,
> +                          struct eswin_clock_data *data, struct device *=
dev);
> +int eswin_clk_register_mux_tbl(const struct eswin_mux_clock *clks,
> +                              int nums, struct eswin_clock_data *data,
> +                              struct device *dev);
> +int eswin_clk_register_divider(const struct eswin_divider_clock *clks,
> +                              int nums, struct eswin_clock_data *data,
> +                              struct device *dev);
> +int eswin_clk_register_gate(const struct eswin_gate_clock *clks, int num=
s,
> +                           struct eswin_clock_data *data, struct device =
*dev);
> +
> +#define PNAME(x) static const char *const x[] __initconst
> +
> +#define EIC7700_DIV(_id, _name, _pname, _flags, _offset, _shift, _width,=
 \

These are specific to one driver so they should be in there. I'd expect
only common SoC family wide things to be in this file. And then I would
name this file common.h instead of clk.h to reflect that it is common
structures.

