.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Rx_1__0__MASK, 0x04
.set Rx_1__0__PC, CYREG_PRT2_PC2
.set Rx_1__0__PORT, 2
.set Rx_1__0__SHIFT, 2
.set Rx_1__AG, CYREG_PRT2_AG
.set Rx_1__AMUX, CYREG_PRT2_AMUX
.set Rx_1__BIE, CYREG_PRT2_BIE
.set Rx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_1__BYP, CYREG_PRT2_BYP
.set Rx_1__CTL, CYREG_PRT2_CTL
.set Rx_1__DM0, CYREG_PRT2_DM0
.set Rx_1__DM1, CYREG_PRT2_DM1
.set Rx_1__DM2, CYREG_PRT2_DM2
.set Rx_1__DR, CYREG_PRT2_DR
.set Rx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_1__MASK, 0x04
.set Rx_1__PORT, 2
.set Rx_1__PRT, CYREG_PRT2_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_1__PS, CYREG_PRT2_PS
.set Rx_1__SHIFT, 2
.set Rx_1__SLW, CYREG_PRT2_SLW

/* chA1 */
.set chA1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set chA1__0__MASK, 0x02
.set chA1__0__PC, CYREG_PRT0_PC1
.set chA1__0__PORT, 0
.set chA1__0__SHIFT, 1
.set chA1__AG, CYREG_PRT0_AG
.set chA1__AMUX, CYREG_PRT0_AMUX
.set chA1__BIE, CYREG_PRT0_BIE
.set chA1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set chA1__BYP, CYREG_PRT0_BYP
.set chA1__CTL, CYREG_PRT0_CTL
.set chA1__DM0, CYREG_PRT0_DM0
.set chA1__DM1, CYREG_PRT0_DM1
.set chA1__DM2, CYREG_PRT0_DM2
.set chA1__DR, CYREG_PRT0_DR
.set chA1__INP_DIS, CYREG_PRT0_INP_DIS
.set chA1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set chA1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set chA1__LCD_EN, CYREG_PRT0_LCD_EN
.set chA1__MASK, 0x02
.set chA1__PORT, 0
.set chA1__PRT, CYREG_PRT0_PRT
.set chA1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set chA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set chA1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set chA1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set chA1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set chA1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set chA1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set chA1__PS, CYREG_PRT0_PS
.set chA1__SHIFT, 1
.set chA1__SLW, CYREG_PRT0_SLW

/* chA2 */
.set chA2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set chA2__0__MASK, 0x10
.set chA2__0__PC, CYREG_PRT1_PC4
.set chA2__0__PORT, 1
.set chA2__0__SHIFT, 4
.set chA2__AG, CYREG_PRT1_AG
.set chA2__AMUX, CYREG_PRT1_AMUX
.set chA2__BIE, CYREG_PRT1_BIE
.set chA2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set chA2__BYP, CYREG_PRT1_BYP
.set chA2__CTL, CYREG_PRT1_CTL
.set chA2__DM0, CYREG_PRT1_DM0
.set chA2__DM1, CYREG_PRT1_DM1
.set chA2__DM2, CYREG_PRT1_DM2
.set chA2__DR, CYREG_PRT1_DR
.set chA2__INP_DIS, CYREG_PRT1_INP_DIS
.set chA2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set chA2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set chA2__LCD_EN, CYREG_PRT1_LCD_EN
.set chA2__MASK, 0x10
.set chA2__PORT, 1
.set chA2__PRT, CYREG_PRT1_PRT
.set chA2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set chA2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set chA2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set chA2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set chA2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set chA2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set chA2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set chA2__PS, CYREG_PRT1_PS
.set chA2__SHIFT, 4
.set chA2__SLW, CYREG_PRT1_SLW

/* chB1 */
.set chB1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set chB1__0__MASK, 0x01
.set chB1__0__PC, CYREG_PRT0_PC0
.set chB1__0__PORT, 0
.set chB1__0__SHIFT, 0
.set chB1__AG, CYREG_PRT0_AG
.set chB1__AMUX, CYREG_PRT0_AMUX
.set chB1__BIE, CYREG_PRT0_BIE
.set chB1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set chB1__BYP, CYREG_PRT0_BYP
.set chB1__CTL, CYREG_PRT0_CTL
.set chB1__DM0, CYREG_PRT0_DM0
.set chB1__DM1, CYREG_PRT0_DM1
.set chB1__DM2, CYREG_PRT0_DM2
.set chB1__DR, CYREG_PRT0_DR
.set chB1__INP_DIS, CYREG_PRT0_INP_DIS
.set chB1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set chB1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set chB1__LCD_EN, CYREG_PRT0_LCD_EN
.set chB1__MASK, 0x01
.set chB1__PORT, 0
.set chB1__PRT, CYREG_PRT0_PRT
.set chB1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set chB1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set chB1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set chB1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set chB1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set chB1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set chB1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set chB1__PS, CYREG_PRT0_PS
.set chB1__SHIFT, 0
.set chB1__SLW, CYREG_PRT0_SLW

/* chB2 */
.set chB2__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set chB2__0__MASK, 0x04
.set chB2__0__PC, CYREG_PRT1_PC2
.set chB2__0__PORT, 1
.set chB2__0__SHIFT, 2
.set chB2__AG, CYREG_PRT1_AG
.set chB2__AMUX, CYREG_PRT1_AMUX
.set chB2__BIE, CYREG_PRT1_BIE
.set chB2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set chB2__BYP, CYREG_PRT1_BYP
.set chB2__CTL, CYREG_PRT1_CTL
.set chB2__DM0, CYREG_PRT1_DM0
.set chB2__DM1, CYREG_PRT1_DM1
.set chB2__DM2, CYREG_PRT1_DM2
.set chB2__DR, CYREG_PRT1_DR
.set chB2__INP_DIS, CYREG_PRT1_INP_DIS
.set chB2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set chB2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set chB2__LCD_EN, CYREG_PRT1_LCD_EN
.set chB2__MASK, 0x04
.set chB2__PORT, 1
.set chB2__PRT, CYREG_PRT1_PRT
.set chB2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set chB2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set chB2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set chB2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set chB2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set chB2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set chB2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set chB2__PS, CYREG_PRT1_PS
.set chB2__SHIFT, 2
.set chB2__SLW, CYREG_PRT1_SLW

/* PW1_1 */
.set PW1_1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set PW1_1__0__MASK, 0x01
.set PW1_1__0__PC, CYREG_PRT3_PC0
.set PW1_1__0__PORT, 3
.set PW1_1__0__SHIFT, 0
.set PW1_1__AG, CYREG_PRT3_AG
.set PW1_1__AMUX, CYREG_PRT3_AMUX
.set PW1_1__BIE, CYREG_PRT3_BIE
.set PW1_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PW1_1__BYP, CYREG_PRT3_BYP
.set PW1_1__CTL, CYREG_PRT3_CTL
.set PW1_1__DM0, CYREG_PRT3_DM0
.set PW1_1__DM1, CYREG_PRT3_DM1
.set PW1_1__DM2, CYREG_PRT3_DM2
.set PW1_1__DR, CYREG_PRT3_DR
.set PW1_1__INP_DIS, CYREG_PRT3_INP_DIS
.set PW1_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PW1_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PW1_1__LCD_EN, CYREG_PRT3_LCD_EN
.set PW1_1__MASK, 0x01
.set PW1_1__PORT, 3
.set PW1_1__PRT, CYREG_PRT3_PRT
.set PW1_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PW1_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PW1_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PW1_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PW1_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PW1_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PW1_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PW1_1__PS, CYREG_PRT3_PS
.set PW1_1__SHIFT, 0
.set PW1_1__SLW, CYREG_PRT3_SLW

/* PW1_2 */
.set PW1_2__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set PW1_2__0__MASK, 0x02
.set PW1_2__0__PC, CYREG_PRT3_PC1
.set PW1_2__0__PORT, 3
.set PW1_2__0__SHIFT, 1
.set PW1_2__AG, CYREG_PRT3_AG
.set PW1_2__AMUX, CYREG_PRT3_AMUX
.set PW1_2__BIE, CYREG_PRT3_BIE
.set PW1_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PW1_2__BYP, CYREG_PRT3_BYP
.set PW1_2__CTL, CYREG_PRT3_CTL
.set PW1_2__DM0, CYREG_PRT3_DM0
.set PW1_2__DM1, CYREG_PRT3_DM1
.set PW1_2__DM2, CYREG_PRT3_DM2
.set PW1_2__DR, CYREG_PRT3_DR
.set PW1_2__INP_DIS, CYREG_PRT3_INP_DIS
.set PW1_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PW1_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PW1_2__LCD_EN, CYREG_PRT3_LCD_EN
.set PW1_2__MASK, 0x02
.set PW1_2__PORT, 3
.set PW1_2__PRT, CYREG_PRT3_PRT
.set PW1_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PW1_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PW1_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PW1_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PW1_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PW1_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PW1_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PW1_2__PS, CYREG_PRT3_PS
.set PW1_2__SHIFT, 1
.set PW1_2__SLW, CYREG_PRT3_SLW

/* PW2_1 */
.set PW2_1__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set PW2_1__0__MASK, 0x20
.set PW2_1__0__PC, CYREG_PRT2_PC5
.set PW2_1__0__PORT, 2
.set PW2_1__0__SHIFT, 5
.set PW2_1__AG, CYREG_PRT2_AG
.set PW2_1__AMUX, CYREG_PRT2_AMUX
.set PW2_1__BIE, CYREG_PRT2_BIE
.set PW2_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PW2_1__BYP, CYREG_PRT2_BYP
.set PW2_1__CTL, CYREG_PRT2_CTL
.set PW2_1__DM0, CYREG_PRT2_DM0
.set PW2_1__DM1, CYREG_PRT2_DM1
.set PW2_1__DM2, CYREG_PRT2_DM2
.set PW2_1__DR, CYREG_PRT2_DR
.set PW2_1__INP_DIS, CYREG_PRT2_INP_DIS
.set PW2_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PW2_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PW2_1__LCD_EN, CYREG_PRT2_LCD_EN
.set PW2_1__MASK, 0x20
.set PW2_1__PORT, 2
.set PW2_1__PRT, CYREG_PRT2_PRT
.set PW2_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PW2_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PW2_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PW2_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PW2_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PW2_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PW2_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PW2_1__PS, CYREG_PRT2_PS
.set PW2_1__SHIFT, 5
.set PW2_1__SLW, CYREG_PRT2_SLW

/* PW2_2 */
.set PW2_2__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set PW2_2__0__MASK, 0x40
.set PW2_2__0__PC, CYREG_PRT2_PC6
.set PW2_2__0__PORT, 2
.set PW2_2__0__SHIFT, 6
.set PW2_2__AG, CYREG_PRT2_AG
.set PW2_2__AMUX, CYREG_PRT2_AMUX
.set PW2_2__BIE, CYREG_PRT2_BIE
.set PW2_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PW2_2__BYP, CYREG_PRT2_BYP
.set PW2_2__CTL, CYREG_PRT2_CTL
.set PW2_2__DM0, CYREG_PRT2_DM0
.set PW2_2__DM1, CYREG_PRT2_DM1
.set PW2_2__DM2, CYREG_PRT2_DM2
.set PW2_2__DR, CYREG_PRT2_DR
.set PW2_2__INP_DIS, CYREG_PRT2_INP_DIS
.set PW2_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PW2_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PW2_2__LCD_EN, CYREG_PRT2_LCD_EN
.set PW2_2__MASK, 0x40
.set PW2_2__PORT, 2
.set PW2_2__PRT, CYREG_PRT2_PRT
.set PW2_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PW2_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PW2_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PW2_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PW2_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PW2_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PW2_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PW2_2__PS, CYREG_PRT2_PS
.set PW2_2__SHIFT, 6
.set PW2_2__SLW, CYREG_PRT2_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_2_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB10_F1

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x20
.set isr_1__INTC_NUMBER, 5
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_2__INTC_MASK, 0x40
.set isr_2__INTC_NUMBER, 6
.set isr_2__INTC_PRIOR_NUM, 7
.set isr_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB10_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x04
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x10
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x10

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Sensor1 */
.set Sensor1__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Sensor1__0__MASK, 0x20
.set Sensor1__0__PC, CYREG_PRT1_PC5
.set Sensor1__0__PORT, 1
.set Sensor1__0__SHIFT, 5
.set Sensor1__AG, CYREG_PRT1_AG
.set Sensor1__AMUX, CYREG_PRT1_AMUX
.set Sensor1__BIE, CYREG_PRT1_BIE
.set Sensor1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sensor1__BYP, CYREG_PRT1_BYP
.set Sensor1__CTL, CYREG_PRT1_CTL
.set Sensor1__DM0, CYREG_PRT1_DM0
.set Sensor1__DM1, CYREG_PRT1_DM1
.set Sensor1__DM2, CYREG_PRT1_DM2
.set Sensor1__DR, CYREG_PRT1_DR
.set Sensor1__INP_DIS, CYREG_PRT1_INP_DIS
.set Sensor1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sensor1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sensor1__LCD_EN, CYREG_PRT1_LCD_EN
.set Sensor1__MASK, 0x20
.set Sensor1__PORT, 1
.set Sensor1__PRT, CYREG_PRT1_PRT
.set Sensor1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sensor1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sensor1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sensor1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sensor1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sensor1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sensor1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sensor1__PS, CYREG_PRT1_PS
.set Sensor1__SHIFT, 5
.set Sensor1__SLW, CYREG_PRT1_SLW

/* Sensor2 */
.set Sensor2__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Sensor2__0__MASK, 0x40
.set Sensor2__0__PC, CYREG_PRT1_PC6
.set Sensor2__0__PORT, 1
.set Sensor2__0__SHIFT, 6
.set Sensor2__AG, CYREG_PRT1_AG
.set Sensor2__AMUX, CYREG_PRT1_AMUX
.set Sensor2__BIE, CYREG_PRT1_BIE
.set Sensor2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sensor2__BYP, CYREG_PRT1_BYP
.set Sensor2__CTL, CYREG_PRT1_CTL
.set Sensor2__DM0, CYREG_PRT1_DM0
.set Sensor2__DM1, CYREG_PRT1_DM1
.set Sensor2__DM2, CYREG_PRT1_DM2
.set Sensor2__DR, CYREG_PRT1_DR
.set Sensor2__INP_DIS, CYREG_PRT1_INP_DIS
.set Sensor2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sensor2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sensor2__LCD_EN, CYREG_PRT1_LCD_EN
.set Sensor2__MASK, 0x40
.set Sensor2__PORT, 1
.set Sensor2__PRT, CYREG_PRT1_PRT
.set Sensor2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sensor2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sensor2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sensor2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sensor2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sensor2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sensor2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sensor2__PS, CYREG_PRT1_PS
.set Sensor2__SHIFT, 6
.set Sensor2__SLW, CYREG_PRT1_SLW

/* Sensor3 */
.set Sensor3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Sensor3__0__MASK, 0x80
.set Sensor3__0__PC, CYREG_PRT1_PC7
.set Sensor3__0__PORT, 1
.set Sensor3__0__SHIFT, 7
.set Sensor3__AG, CYREG_PRT1_AG
.set Sensor3__AMUX, CYREG_PRT1_AMUX
.set Sensor3__BIE, CYREG_PRT1_BIE
.set Sensor3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sensor3__BYP, CYREG_PRT1_BYP
.set Sensor3__CTL, CYREG_PRT1_CTL
.set Sensor3__DM0, CYREG_PRT1_DM0
.set Sensor3__DM1, CYREG_PRT1_DM1
.set Sensor3__DM2, CYREG_PRT1_DM2
.set Sensor3__DR, CYREG_PRT1_DR
.set Sensor3__INP_DIS, CYREG_PRT1_INP_DIS
.set Sensor3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sensor3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sensor3__LCD_EN, CYREG_PRT1_LCD_EN
.set Sensor3__MASK, 0x80
.set Sensor3__PORT, 1
.set Sensor3__PRT, CYREG_PRT1_PRT
.set Sensor3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sensor3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sensor3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sensor3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sensor3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sensor3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sensor3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sensor3__PS, CYREG_PRT1_PS
.set Sensor3__SHIFT, 7
.set Sensor3__SLW, CYREG_PRT1_SLW

/* Sensor4 */
.set Sensor4__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Sensor4__0__MASK, 0x80
.set Sensor4__0__PC, CYREG_PRT0_PC7
.set Sensor4__0__PORT, 0
.set Sensor4__0__SHIFT, 7
.set Sensor4__AG, CYREG_PRT0_AG
.set Sensor4__AMUX, CYREG_PRT0_AMUX
.set Sensor4__BIE, CYREG_PRT0_BIE
.set Sensor4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor4__BYP, CYREG_PRT0_BYP
.set Sensor4__CTL, CYREG_PRT0_CTL
.set Sensor4__DM0, CYREG_PRT0_DM0
.set Sensor4__DM1, CYREG_PRT0_DM1
.set Sensor4__DM2, CYREG_PRT0_DM2
.set Sensor4__DR, CYREG_PRT0_DR
.set Sensor4__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor4__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor4__MASK, 0x80
.set Sensor4__PORT, 0
.set Sensor4__PRT, CYREG_PRT0_PRT
.set Sensor4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor4__PS, CYREG_PRT0_PS
.set Sensor4__SHIFT, 7
.set Sensor4__SLW, CYREG_PRT0_SLW

/* Sensor5 */
.set Sensor5__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Sensor5__0__MASK, 0x40
.set Sensor5__0__PC, CYREG_PRT0_PC6
.set Sensor5__0__PORT, 0
.set Sensor5__0__SHIFT, 6
.set Sensor5__AG, CYREG_PRT0_AG
.set Sensor5__AMUX, CYREG_PRT0_AMUX
.set Sensor5__BIE, CYREG_PRT0_BIE
.set Sensor5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor5__BYP, CYREG_PRT0_BYP
.set Sensor5__CTL, CYREG_PRT0_CTL
.set Sensor5__DM0, CYREG_PRT0_DM0
.set Sensor5__DM1, CYREG_PRT0_DM1
.set Sensor5__DM2, CYREG_PRT0_DM2
.set Sensor5__DR, CYREG_PRT0_DR
.set Sensor5__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor5__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor5__MASK, 0x40
.set Sensor5__PORT, 0
.set Sensor5__PRT, CYREG_PRT0_PRT
.set Sensor5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor5__PS, CYREG_PRT0_PS
.set Sensor5__SHIFT, 6
.set Sensor5__SLW, CYREG_PRT0_SLW

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB06_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x04
.set USBUART_ep_1__INTC_NUMBER, 2
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x08
.set USBUART_ep_2__INTC_NUMBER, 3
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x10
.set USBUART_ep_3__INTC_NUMBER, 4
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_ExtVref */
.set ADC_SAR_1_ExtVref__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_1_ExtVref__0__MASK, 0x04
.set ADC_SAR_1_ExtVref__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_1_ExtVref__0__PORT, 0
.set ADC_SAR_1_ExtVref__0__SHIFT, 2
.set ADC_SAR_1_ExtVref__AG, CYREG_PRT0_AG
.set ADC_SAR_1_ExtVref__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_ExtVref__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_ExtVref__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_ExtVref__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_ExtVref__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_ExtVref__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_ExtVref__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_ExtVref__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_ExtVref__DR, CYREG_PRT0_DR
.set ADC_SAR_1_ExtVref__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_ExtVref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_ExtVref__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_ExtVref__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_ExtVref__MASK, 0x04
.set ADC_SAR_1_ExtVref__PORT, 0
.set ADC_SAR_1_ExtVref__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_ExtVref__PS, CYREG_PRT0_PS
.set ADC_SAR_1_ExtVref__SHIFT, 2
.set ADC_SAR_1_ExtVref__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x01
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x02

/* QuadDec_1_bQuadDec */
.set QuadDec_1_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_1_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_1_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_1_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set QuadDec_1_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_1_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_1_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_1_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_1_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_1_bQuadDec_Stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set QuadDec_1_bQuadDec_Stsreg__STATUS_REG, CYREG_B0_UDB08_ST

/* QuadDec_1_Cnt8_CounterUDB */
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set QuadDec_1_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDec_1_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB07_ST

/* QuadDec_2_bQuadDec */
.set QuadDec_2_bQuadDec_Stsreg__0__MASK, 0x01
.set QuadDec_2_bQuadDec_Stsreg__0__POS, 0
.set QuadDec_2_bQuadDec_Stsreg__1__MASK, 0x02
.set QuadDec_2_bQuadDec_Stsreg__1__POS, 1
.set QuadDec_2_bQuadDec_Stsreg__2__MASK, 0x04
.set QuadDec_2_bQuadDec_Stsreg__2__POS, 2
.set QuadDec_2_bQuadDec_Stsreg__3__MASK, 0x08
.set QuadDec_2_bQuadDec_Stsreg__3__POS, 3
.set QuadDec_2_bQuadDec_Stsreg__MASK, 0x0F
.set QuadDec_2_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set QuadDec_2_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* QuadDec_2_Cnt8_CounterUDB */
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B0_UDB07_A0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B0_UDB07_A1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B0_UDB07_D0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B0_UDB07_D1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B0_UDB07_F0
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B0_UDB07_F1
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set QuadDec_2_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* ADC_SAR_Seq_1_bSAR_SEQ */
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS, 1
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B1_UDB07_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK, 0x03
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS, 0
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK, 0x01
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B1_UDB08_MSK
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B1_UDB08_ST

/* ADC_SAR_Seq_1_FinalBuf */
.set ADC_SAR_Seq_1_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER, 0
.set ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_FinalBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL, 0

/* ADC_SAR_Seq_1_IntClock */
.set ADC_SAR_Seq_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ADC_SAR_Seq_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ADC_SAR_Seq_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_Seq_1_IntClock__INDEX, 0x03
.set ADC_SAR_Seq_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_ACT_MSK, 0x08
.set ADC_SAR_Seq_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_Seq_1_IntClock__PM_STBY_MSK, 0x08

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_Seq_1_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_Seq_1_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_SAR_ExtVref */
.set ADC_SAR_Seq_1_SAR_ExtVref__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_Seq_1_SAR_ExtVref__0__MASK, 0x10
.set ADC_SAR_Seq_1_SAR_ExtVref__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_Seq_1_SAR_ExtVref__0__PORT, 0
.set ADC_SAR_Seq_1_SAR_ExtVref__0__SHIFT, 4
.set ADC_SAR_Seq_1_SAR_ExtVref__AG, CYREG_PRT0_AG
.set ADC_SAR_Seq_1_SAR_ExtVref__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Seq_1_SAR_ExtVref__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Seq_1_SAR_ExtVref__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Seq_1_SAR_ExtVref__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Seq_1_SAR_ExtVref__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Seq_1_SAR_ExtVref__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Seq_1_SAR_ExtVref__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Seq_1_SAR_ExtVref__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Seq_1_SAR_ExtVref__DR, CYREG_PRT0_DR
.set ADC_SAR_Seq_1_SAR_ExtVref__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Seq_1_SAR_ExtVref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_Seq_1_SAR_ExtVref__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Seq_1_SAR_ExtVref__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Seq_1_SAR_ExtVref__MASK, 0x10
.set ADC_SAR_Seq_1_SAR_ExtVref__PORT, 0
.set ADC_SAR_Seq_1_SAR_ExtVref__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Seq_1_SAR_ExtVref__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Seq_1_SAR_ExtVref__PS, CYREG_PRT0_PS
.set ADC_SAR_Seq_1_SAR_ExtVref__SHIFT, 4
.set ADC_SAR_Seq_1_SAR_ExtVref__SLW, CYREG_PRT0_SLW

/* ADC_SAR_Seq_1_TempBuf */
.set ADC_SAR_Seq_1_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER, 1
.set ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS, 0
.set ADC_SAR_Seq_1_TempBuf__PRIORITY, 2
.set ADC_SAR_Seq_1_TempBuf__TERMIN_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMIN_SEL, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL, 1
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN, 0
.set ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL, 0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000063
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
