Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Wed Sep 10 15:58:08 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_ar_HDL.twr lab2_ar_HDL.udb -gui -msgset C:/Users/arock/Documents/best/fpga/promote.xml

-----------------------------------------
Design:          lab2_ar
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 54.8193%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{mux_controller/counter_24__i23/SR   mux_controller/counter_24__i22/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i21/SR   mux_controller/counter_24__i20/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i19/SR   mux_controller/counter_24__i18/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i17/SR   mux_controller/counter_24__i16/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i15/SR   mux_controller/counter_24__i14/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i13/SR   mux_controller/counter_24__i12/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i11/SR   mux_controller/counter_24__i10/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i9/SR   mux_controller/counter_24__i8/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i7/SR   mux_controller/counter_24__i6/SR}                           
                                        |           No arrival time
{mux_controller/counter_24__i5/SR   mux_controller/counter_24__i4/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        14
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s_2[0]                                  |                     input
s_2[1]                                  |                     input
s_2[2]                                  |                     input
s_2[3]                                  |                     input
s_1[0]                                  |                     input
s_1[1]                                  |                     input
s_1[2]                                  |                     input
s_1[3]                                  |                     input
reset                                   |                     input
sum[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        23
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
mux_controller/counter_24__i24/D         |   25.926 ns 
mux_controller/counter_24__i23/D         |   26.203 ns 
mux_controller/counter_24__i17/D         |   26.520 ns 
mux_controller/display_select/D          |   26.573 ns 
mux_controller/counter_24__i6/D          |   26.573 ns 
mux_controller/counter_24__i16/D         |   26.573 ns 
mux_controller/counter_24__i22/D         |   26.573 ns 
mux_controller/counter_24__i7/D          |   26.837 ns 
mux_controller/counter_24__i19/D         |   27.035 ns 
mux_controller/counter_24__i21/D         |   27.035 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : mux_controller/counter_24__i0/Q  (SLICE_R8C4D)
Path End         : mux_controller/counter_24__i24/D  (SLICE_R8C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 27
Delay Ratio      : 41.9% (route), 58.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 25.925 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY               5.499                  5.499  15      
{mux_controller/counter_24__i1/CK   mux_controller/counter_24__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
mux_controller/counter_24__i0/CK->mux_controller/counter_24__i0/Q
                                          SLICE_R8C4D        CLK_TO_Q1_DELAY         1.388                  6.887  2       
mux_controller/counter[0]                                    NET DELAY               2.022                  8.909  2       
mux_controller/counter_24_add_4_1/C1->mux_controller/counter_24_add_4_1/CO1
                                          SLICE_R9C4A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
mux_controller/n373                                          NET DELAY               0.000                  9.252  2       
mux_controller/counter_24_add_4_3/CI0->mux_controller/counter_24_add_4_3/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
mux_controller/n968                                          NET DELAY               0.000                  9.529  2       
mux_controller/counter_24_add_4_3/CI1->mux_controller/counter_24_add_4_3/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
mux_controller/n375                                          NET DELAY               0.000                  9.806  2       
mux_controller/counter_24_add_4_5/CI0->mux_controller/counter_24_add_4_5/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
mux_controller/n971                                          NET DELAY               0.000                 10.083  2       
mux_controller/counter_24_add_4_5/CI1->mux_controller/counter_24_add_4_5/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
mux_controller/n377                                          NET DELAY               0.000                 10.360  2       
mux_controller/counter_24_add_4_7/CI0->mux_controller/counter_24_add_4_7/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
mux_controller/n974                                          NET DELAY               0.000                 10.637  2       
mux_controller/counter_24_add_4_7/CI1->mux_controller/counter_24_add_4_7/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
mux_controller/n379                                          NET DELAY               0.555                 11.469  2       
mux_controller/counter_24_add_4_9/CI0->mux_controller/counter_24_add_4_9/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
mux_controller/n977                                          NET DELAY               0.000                 11.746  2       
mux_controller/counter_24_add_4_9/CI1->mux_controller/counter_24_add_4_9/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
mux_controller/n381                                          NET DELAY               0.000                 12.023  2       
mux_controller/counter_24_add_4_11/CI0->mux_controller/counter_24_add_4_11/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
mux_controller/n980                                          NET DELAY               0.000                 12.300  2       
mux_controller/counter_24_add_4_11/CI1->mux_controller/counter_24_add_4_11/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
mux_controller/n383                                          NET DELAY               0.000                 12.577  2       
mux_controller/counter_24_add_4_13/CI0->mux_controller/counter_24_add_4_13/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
mux_controller/n983                                          NET DELAY               0.000                 12.854  2       
mux_controller/counter_24_add_4_13/CI1->mux_controller/counter_24_add_4_13/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
mux_controller/n385                                          NET DELAY               0.000                 13.131  2       
mux_controller/counter_24_add_4_15/CI0->mux_controller/counter_24_add_4_15/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
mux_controller/n986                                          NET DELAY               0.000                 13.408  2       
mux_controller/counter_24_add_4_15/CI1->mux_controller/counter_24_add_4_15/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
mux_controller/n387                                          NET DELAY               0.555                 14.240  2       
mux_controller/counter_24_add_4_17/CI0->mux_controller/counter_24_add_4_17/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
mux_controller/n989                                          NET DELAY               0.000                 14.517  2       
mux_controller/counter_24_add_4_17/CI1->mux_controller/counter_24_add_4_17/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
mux_controller/n389                                          NET DELAY               0.000                 14.794  2       
mux_controller/counter_24_add_4_19/CI0->mux_controller/counter_24_add_4_19/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
mux_controller/n992                                          NET DELAY               0.000                 15.071  2       
mux_controller/counter_24_add_4_19/CI1->mux_controller/counter_24_add_4_19/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
mux_controller/n391                                          NET DELAY               0.000                 15.348  2       
mux_controller/counter_24_add_4_21/CI0->mux_controller/counter_24_add_4_21/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
mux_controller/n995                                          NET DELAY               0.000                 15.625  2       
mux_controller/counter_24_add_4_21/CI1->mux_controller/counter_24_add_4_21/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
mux_controller/n393                                          NET DELAY               0.000                 15.902  2       
mux_controller/counter_24_add_4_23/CI0->mux_controller/counter_24_add_4_23/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
mux_controller/n998                                          NET DELAY               0.000                 16.179  2       
mux_controller/counter_24_add_4_23/CI1->mux_controller/counter_24_add_4_23/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
mux_controller/n395                                          NET DELAY               0.555                 17.011  2       
mux_controller/counter_24_add_4_25/CI0->mux_controller/counter_24_add_4_25/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
mux_controller/n1001                                         NET DELAY               0.661                 17.949  2       
mux_controller/counter_24_add_4_25/D1->mux_controller/counter_24_add_4_25/S1
                                          SLICE_R9C7A        D1_TO_F1_DELAY          0.449                 18.398  1       
mux_controller/n105[24]                                      NET DELAY               2.168                 20.566  1       
mux_controller/i269_2_lut/A->mux_controller/i269_2_lut/Z
                                          SLICE_R8C6D        D1_TO_F1_DELAY          0.476                 21.042  1       
mux_controller/counter_24__N_45[24]                          NET DELAY               0.000                 21.042  1       
mux_controller/counter_24__i24/D                             ENDPOINT                0.000                 21.042  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY               5.499                 47.165  15      
mux_controller/counter_24__i24/CK                            CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(21.041)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       25.925  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i0/Q  (SLICE_R8C4D)
Path End         : mux_controller/counter_24__i23/D  (SLICE_R10C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 26
Delay Ratio      : 42.7% (route), 57.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.202 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY               5.499                  5.499  15      
{mux_controller/counter_24__i1/CK   mux_controller/counter_24__i0/CK}
                                                             CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
mux_controller/counter_24__i0/CK->mux_controller/counter_24__i0/Q
                                          SLICE_R8C4D        CLK_TO_Q1_DELAY         1.388                  6.887  2       
mux_controller/counter[0]                                    NET DELAY               2.022                  8.909  2       
mux_controller/counter_24_add_4_1/C1->mux_controller/counter_24_add_4_1/CO1
                                          SLICE_R9C4A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
mux_controller/n373                                          NET DELAY               0.000                  9.252  2       
mux_controller/counter_24_add_4_3/CI0->mux_controller/counter_24_add_4_3/CO0
                                          SLICE_R9C4B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
mux_controller/n968                                          NET DELAY               0.000                  9.529  2       
mux_controller/counter_24_add_4_3/CI1->mux_controller/counter_24_add_4_3/CO1
                                          SLICE_R9C4B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
mux_controller/n375                                          NET DELAY               0.000                  9.806  2       
mux_controller/counter_24_add_4_5/CI0->mux_controller/counter_24_add_4_5/CO0
                                          SLICE_R9C4C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
mux_controller/n971                                          NET DELAY               0.000                 10.083  2       
mux_controller/counter_24_add_4_5/CI1->mux_controller/counter_24_add_4_5/CO1
                                          SLICE_R9C4C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
mux_controller/n377                                          NET DELAY               0.000                 10.360  2       
mux_controller/counter_24_add_4_7/CI0->mux_controller/counter_24_add_4_7/CO0
                                          SLICE_R9C4D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
mux_controller/n974                                          NET DELAY               0.000                 10.637  2       
mux_controller/counter_24_add_4_7/CI1->mux_controller/counter_24_add_4_7/CO1
                                          SLICE_R9C4D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
mux_controller/n379                                          NET DELAY               0.555                 11.469  2       
mux_controller/counter_24_add_4_9/CI0->mux_controller/counter_24_add_4_9/CO0
                                          SLICE_R9C5A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
mux_controller/n977                                          NET DELAY               0.000                 11.746  2       
mux_controller/counter_24_add_4_9/CI1->mux_controller/counter_24_add_4_9/CO1
                                          SLICE_R9C5A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
mux_controller/n381                                          NET DELAY               0.000                 12.023  2       
mux_controller/counter_24_add_4_11/CI0->mux_controller/counter_24_add_4_11/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
mux_controller/n980                                          NET DELAY               0.000                 12.300  2       
mux_controller/counter_24_add_4_11/CI1->mux_controller/counter_24_add_4_11/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
mux_controller/n383                                          NET DELAY               0.000                 12.577  2       
mux_controller/counter_24_add_4_13/CI0->mux_controller/counter_24_add_4_13/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
mux_controller/n983                                          NET DELAY               0.000                 12.854  2       
mux_controller/counter_24_add_4_13/CI1->mux_controller/counter_24_add_4_13/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
mux_controller/n385                                          NET DELAY               0.000                 13.131  2       
mux_controller/counter_24_add_4_15/CI0->mux_controller/counter_24_add_4_15/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
mux_controller/n986                                          NET DELAY               0.000                 13.408  2       
mux_controller/counter_24_add_4_15/CI1->mux_controller/counter_24_add_4_15/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
mux_controller/n387                                          NET DELAY               0.555                 14.240  2       
mux_controller/counter_24_add_4_17/CI0->mux_controller/counter_24_add_4_17/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
mux_controller/n989                                          NET DELAY               0.000                 14.517  2       
mux_controller/counter_24_add_4_17/CI1->mux_controller/counter_24_add_4_17/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
mux_controller/n389                                          NET DELAY               0.000                 14.794  2       
mux_controller/counter_24_add_4_19/CI0->mux_controller/counter_24_add_4_19/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
mux_controller/n992                                          NET DELAY               0.000                 15.071  2       
mux_controller/counter_24_add_4_19/CI1->mux_controller/counter_24_add_4_19/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
mux_controller/n391                                          NET DELAY               0.000                 15.348  2       
mux_controller/counter_24_add_4_21/CI0->mux_controller/counter_24_add_4_21/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
mux_controller/n995                                          NET DELAY               0.000                 15.625  2       
mux_controller/counter_24_add_4_21/CI1->mux_controller/counter_24_add_4_21/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
mux_controller/n393                                          NET DELAY               0.000                 15.902  2       
mux_controller/counter_24_add_4_23/CI0->mux_controller/counter_24_add_4_23/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
mux_controller/n998                                          NET DELAY               0.000                 16.179  2       
mux_controller/counter_24_add_4_23/CI1->mux_controller/counter_24_add_4_23/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
mux_controller/n395                                          NET DELAY               1.216                 17.672  2       
mux_controller/counter_24_add_4_25/D0->mux_controller/counter_24_add_4_25/S0
                                          SLICE_R9C7A        D0_TO_F0_DELAY          0.449                 18.121  1       
mux_controller/n105[23]                                      NET DELAY               2.168                 20.289  1       
mux_controller/i270_2_lut/A->mux_controller/i270_2_lut/Z
                                          SLICE_R10C6C       D0_TO_F0_DELAY          0.476                 20.765  1       
mux_controller/counter_24__N_45[23]                          NET DELAY               0.000                 20.765  1       
mux_controller/counter_24__i23/D                             ENDPOINT                0.000                 20.765  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY               5.499                 47.165  15      
{mux_controller/counter_24__i23/CK   mux_controller/counter_24__i22/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(20.764)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       26.202  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i18/Q  (SLICE_R8C6B)
Path End         : mux_controller/counter_24__i17/D  (SLICE_R10C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.519 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY           5.499                  5.499  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
mux_controller/counter_24__i18/CK->mux_controller/counter_24__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
mux_controller/counter[18]                                   NET DELAY           3.331                 10.218  2       
mux_controller/i13_4_lut/C->mux_controller/i13_4_lut/Z
                                          SLICE_R10C4C       A0_TO_F0_DELAY      0.449                 10.667  1       
mux_controller/n32                                           NET DELAY           4.481                 15.148  1       
mux_controller/i18_4_lut/C->mux_controller/i18_4_lut/Z
                                          SLICE_R8C5B        B0_TO_F0_DELAY      0.476                 15.624  1       
mux_controller/n483                                          NET DELAY           0.304                 15.928  1       
mux_controller/i6_4_lut/C->mux_controller/i6_4_lut/Z
                                          SLICE_R8C5B        C1_TO_F1_DELAY      0.449                 16.377  26      
mux_controller/n49                                           NET DELAY           3.595                 19.972  26      
mux_controller/i276_2_lut/B->mux_controller/i276_2_lut/Z
                                          SLICE_R10C6B       B0_TO_F0_DELAY      0.476                 20.448  1       
mux_controller/counter_24__N_45[17]                          NET DELAY           0.000                 20.448  1       
mux_controller/counter_24__i17/D                             ENDPOINT            0.000                 20.448  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY           5.499                 47.165  15      
{mux_controller/counter_24__i17/CK   mux_controller/counter_24__i16/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(20.447)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.519  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i18/Q  (SLICE_R8C6B)
Path End         : mux_controller/display_select/D  (SLICE_R10C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.572 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY           5.499                  5.499  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
mux_controller/counter_24__i18/CK->mux_controller/counter_24__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
mux_controller/counter[18]                                   NET DELAY           3.331                 10.218  2       
mux_controller/i13_4_lut/C->mux_controller/i13_4_lut/Z
                                          SLICE_R10C4C       A0_TO_F0_DELAY      0.449                 10.667  1       
mux_controller/n32                                           NET DELAY           4.481                 15.148  1       
mux_controller/i18_4_lut/C->mux_controller/i18_4_lut/Z
                                          SLICE_R8C5B        B0_TO_F0_DELAY      0.476                 15.624  1       
mux_controller/n483                                          NET DELAY           0.304                 15.928  1       
mux_controller/i6_4_lut/C->mux_controller/i6_4_lut/Z
                                          SLICE_R8C5B        C1_TO_F1_DELAY      0.449                 16.377  26      
mux_controller/n49                                           NET DELAY           3.542                 19.919  26      
mux_controller/i1_2_lut/B->mux_controller/i1_2_lut/Z
                                          SLICE_R10C4B       C1_TO_F1_DELAY      0.476                 20.395  1       
mux_controller/n263                                          NET DELAY           0.000                 20.395  1       
mux_controller/display_select/D                              ENDPOINT            0.000                 20.395  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY           5.499                 47.165  15      
mux_controller/display_select/CK                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(20.394)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.572  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i18/Q  (SLICE_R8C6B)
Path End         : mux_controller/counter_24__i6/D  (SLICE_R10C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.572 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY           5.499                  5.499  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
mux_controller/counter_24__i18/CK->mux_controller/counter_24__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
mux_controller/counter[18]                                   NET DELAY           3.331                 10.218  2       
mux_controller/i13_4_lut/C->mux_controller/i13_4_lut/Z
                                          SLICE_R10C4C       A0_TO_F0_DELAY      0.449                 10.667  1       
mux_controller/n32                                           NET DELAY           4.481                 15.148  1       
mux_controller/i18_4_lut/C->mux_controller/i18_4_lut/Z
                                          SLICE_R8C5B        B0_TO_F0_DELAY      0.476                 15.624  1       
mux_controller/n483                                          NET DELAY           0.304                 15.928  1       
mux_controller/i6_4_lut/C->mux_controller/i6_4_lut/Z
                                          SLICE_R8C5B        C1_TO_F1_DELAY      0.449                 16.377  26      
mux_controller/n49                                           NET DELAY           3.542                 19.919  26      
mux_controller/i287_2_lut/B->mux_controller/i287_2_lut/Z
                                          SLICE_R10C4A       C1_TO_F1_DELAY      0.476                 20.395  1       
mux_controller/counter_24__N_45[6]                           NET DELAY           0.000                 20.395  1       
mux_controller/counter_24__i6/D                              ENDPOINT            0.000                 20.395  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY           5.499                 47.165  15      
{mux_controller/counter_24__i7/CK   mux_controller/counter_24__i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(20.394)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.572  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i18/Q  (SLICE_R8C6B)
Path End         : mux_controller/counter_24__i16/D  (SLICE_R10C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.572 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY           5.499                  5.499  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
mux_controller/counter_24__i18/CK->mux_controller/counter_24__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
mux_controller/counter[18]                                   NET DELAY           3.331                 10.218  2       
mux_controller/i13_4_lut/C->mux_controller/i13_4_lut/Z
                                          SLICE_R10C4C       A0_TO_F0_DELAY      0.449                 10.667  1       
mux_controller/n32                                           NET DELAY           4.481                 15.148  1       
mux_controller/i18_4_lut/C->mux_controller/i18_4_lut/Z
                                          SLICE_R8C5B        B0_TO_F0_DELAY      0.476                 15.624  1       
mux_controller/n483                                          NET DELAY           0.304                 15.928  1       
mux_controller/i6_4_lut/C->mux_controller/i6_4_lut/Z
                                          SLICE_R8C5B        C1_TO_F1_DELAY      0.449                 16.377  26      
mux_controller/n49                                           NET DELAY           3.542                 19.919  26      
mux_controller/i277_2_lut/B->mux_controller/i277_2_lut/Z
                                          SLICE_R10C6B       C1_TO_F1_DELAY      0.476                 20.395  1       
mux_controller/counter_24__N_45[16]                          NET DELAY           0.000                 20.395  1       
mux_controller/counter_24__i16/D                             ENDPOINT            0.000                 20.395  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY           5.499                 47.165  15      
{mux_controller/counter_24__i17/CK   mux_controller/counter_24__i16/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(20.394)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.572  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i18/Q  (SLICE_R8C6B)
Path End         : mux_controller/counter_24__i22/D  (SLICE_R10C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.572 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY           5.499                  5.499  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
mux_controller/counter_24__i18/CK->mux_controller/counter_24__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
mux_controller/counter[18]                                   NET DELAY           3.331                 10.218  2       
mux_controller/i13_4_lut/C->mux_controller/i13_4_lut/Z
                                          SLICE_R10C4C       A0_TO_F0_DELAY      0.449                 10.667  1       
mux_controller/n32                                           NET DELAY           4.481                 15.148  1       
mux_controller/i18_4_lut/C->mux_controller/i18_4_lut/Z
                                          SLICE_R8C5B        B0_TO_F0_DELAY      0.476                 15.624  1       
mux_controller/n483                                          NET DELAY           0.304                 15.928  1       
mux_controller/i6_4_lut/C->mux_controller/i6_4_lut/Z
                                          SLICE_R8C5B        C1_TO_F1_DELAY      0.449                 16.377  26      
mux_controller/n49                                           NET DELAY           3.542                 19.919  26      
mux_controller/i271_2_lut/B->mux_controller/i271_2_lut/Z
                                          SLICE_R10C6C       C1_TO_F1_DELAY      0.476                 20.395  1       
mux_controller/counter_24__N_45[22]                          NET DELAY           0.000                 20.395  1       
mux_controller/counter_24__i22/D                             ENDPOINT            0.000                 20.395  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY           5.499                 47.165  15      
{mux_controller/counter_24__i23/CK   mux_controller/counter_24__i22/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(20.394)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.572  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i18/Q  (SLICE_R8C6B)
Path End         : mux_controller/counter_24__i7/D  (SLICE_R10C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 26.836 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY           5.499                  5.499  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
mux_controller/counter_24__i18/CK->mux_controller/counter_24__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
mux_controller/counter[18]                                   NET DELAY           3.331                 10.218  2       
mux_controller/i13_4_lut/C->mux_controller/i13_4_lut/Z
                                          SLICE_R10C4C       A0_TO_F0_DELAY      0.449                 10.667  1       
mux_controller/n32                                           NET DELAY           4.481                 15.148  1       
mux_controller/i18_4_lut/C->mux_controller/i18_4_lut/Z
                                          SLICE_R8C5B        B0_TO_F0_DELAY      0.476                 15.624  1       
mux_controller/n483                                          NET DELAY           0.304                 15.928  1       
mux_controller/i6_4_lut/C->mux_controller/i6_4_lut/Z
                                          SLICE_R8C5B        C1_TO_F1_DELAY      0.449                 16.377  26      
mux_controller/n49                                           NET DELAY           3.278                 19.655  26      
mux_controller/i286_2_lut/B->mux_controller/i286_2_lut/Z
                                          SLICE_R10C4A       D0_TO_F0_DELAY      0.476                 20.131  1       
mux_controller/counter_24__N_45[7]                           NET DELAY           0.000                 20.131  1       
mux_controller/counter_24__i7/D                              ENDPOINT            0.000                 20.131  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY           5.499                 47.165  15      
{mux_controller/counter_24__i7/CK   mux_controller/counter_24__i6/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(20.130)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   26.836  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i18/Q  (SLICE_R8C6B)
Path End         : mux_controller/counter_24__i19/D  (SLICE_R8C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.034 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY           5.499                  5.499  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
mux_controller/counter_24__i18/CK->mux_controller/counter_24__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
mux_controller/counter[18]                                   NET DELAY           3.331                 10.218  2       
mux_controller/i13_4_lut/C->mux_controller/i13_4_lut/Z
                                          SLICE_R10C4C       A0_TO_F0_DELAY      0.449                 10.667  1       
mux_controller/n32                                           NET DELAY           4.481                 15.148  1       
mux_controller/i18_4_lut/C->mux_controller/i18_4_lut/Z
                                          SLICE_R8C5B        B0_TO_F0_DELAY      0.476                 15.624  1       
mux_controller/n483                                          NET DELAY           0.304                 15.928  1       
mux_controller/i6_4_lut/C->mux_controller/i6_4_lut/Z
                                          SLICE_R8C5B        C1_TO_F1_DELAY      0.449                 16.377  26      
mux_controller/n49                                           NET DELAY           3.080                 19.457  26      
mux_controller/i274_2_lut/B->mux_controller/i274_2_lut/Z
                                          SLICE_R8C6B        B0_TO_F0_DELAY      0.476                 19.933  1       
mux_controller/counter_24__N_45[19]                          NET DELAY           0.000                 19.933  1       
mux_controller/counter_24__i19/D                             ENDPOINT            0.000                 19.933  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY           5.499                 47.165  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(19.932)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.034  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i18/Q  (SLICE_R8C6B)
Path End         : mux_controller/counter_24__i21/D  (SLICE_R8C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 77.6% (route), 22.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 27.034 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  15      
mux_controller/int_osc                                       NET DELAY           5.499                  5.499  15      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
mux_controller/counter_24__i18/CK->mux_controller/counter_24__i18/Q
                                          SLICE_R8C6B        CLK_TO_Q1_DELAY     1.388                  6.887  2       
mux_controller/counter[18]                                   NET DELAY           3.331                 10.218  2       
mux_controller/i13_4_lut/C->mux_controller/i13_4_lut/Z
                                          SLICE_R10C4C       A0_TO_F0_DELAY      0.449                 10.667  1       
mux_controller/n32                                           NET DELAY           4.481                 15.148  1       
mux_controller/i18_4_lut/C->mux_controller/i18_4_lut/Z
                                          SLICE_R8C5B        B0_TO_F0_DELAY      0.476                 15.624  1       
mux_controller/n483                                          NET DELAY           0.304                 15.928  1       
mux_controller/i6_4_lut/C->mux_controller/i6_4_lut/Z
                                          SLICE_R8C5B        C1_TO_F1_DELAY      0.449                 16.377  26      
mux_controller/n49                                           NET DELAY           3.080                 19.457  26      
mux_controller/i272_2_lut/B->mux_controller/i272_2_lut/Z
                                          SLICE_R8C6C        B0_TO_F0_DELAY      0.476                 19.933  1       
mux_controller/counter_24__N_45[21]                          NET DELAY           0.000                 19.933  1       
mux_controller/counter_24__i21/D                             ENDPOINT            0.000                 19.933  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  15      
mux_controller/int_osc                                       NET DELAY           5.499                 47.165  15      
{mux_controller/counter_24__i21/CK   mux_controller/counter_24__i20/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(19.932)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   27.034  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
mux_controller/display_select/D          |    1.743 ns 
mux_controller/counter_24__i13/D         |    3.113 ns 
mux_controller/counter_24__i12/D         |    3.113 ns 
mux_controller/counter_24__i15/D         |    3.113 ns 
mux_controller/counter_24__i14/D         |    3.113 ns 
mux_controller/counter_24__i17/D         |    3.113 ns 
mux_controller/counter_24__i19/D         |    3.113 ns 
mux_controller/counter_24__i20/D         |    3.113 ns 
mux_controller/counter_24__i23/D         |    3.113 ns 
mux_controller/counter_24__i22/D         |    3.113 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : mux_controller/display_select/Q  (SLICE_R10C4B)
Path End         : mux_controller/display_select/D  (SLICE_R10C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
mux_controller/display_select/CK                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/display_select/CK->mux_controller/display_select/Q
                                          SLICE_R10C4B       CLK_TO_Q1_DELAY  0.779                  3.863  10      
mux_controller/display_select_c                              NET DELAY        0.712                  4.575  10      
mux_controller/i1_2_lut/A->mux_controller/i1_2_lut/Z
                                          SLICE_R10C4B       D1_TO_F1_DELAY   0.252                  4.827  1       
mux_controller/n263                                          NET DELAY        0.000                  4.827  1       
mux_controller/display_select/D                              ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
mux_controller/display_select/CK                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i13/Q  (SLICE_R10C5D)
Path End         : mux_controller/counter_24__i13/D  (SLICE_R10C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i13/CK   mux_controller/counter_24__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i13/CK->mux_controller/counter_24__i13/Q
                                          SLICE_R10C5D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
mux_controller/counter[13]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_15/C0->mux_controller/counter_24_add_4_15/S0
                                          SLICE_R9C5D        C0_TO_F0_DELAY   0.266                  5.011  1       
mux_controller/n105[13]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i280_2_lut/A->mux_controller/i280_2_lut/Z
                                          SLICE_R10C5D       D0_TO_F0_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[13]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i13/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i13/CK   mux_controller/counter_24__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i12/Q  (SLICE_R10C5D)
Path End         : mux_controller/counter_24__i12/D  (SLICE_R10C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i13/CK   mux_controller/counter_24__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i12/CK->mux_controller/counter_24__i12/Q
                                          SLICE_R10C5D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
mux_controller/counter[12]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_13/C1->mux_controller/counter_24_add_4_13/S1
                                          SLICE_R9C5C        C1_TO_F1_DELAY   0.266                  5.011  1       
mux_controller/n105[12]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i281_2_lut/A->mux_controller/i281_2_lut/Z
                                          SLICE_R10C5D       D1_TO_F1_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[12]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i12/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i13/CK   mux_controller/counter_24__i12/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i15/Q  (SLICE_R10C5C)
Path End         : mux_controller/counter_24__i15/D  (SLICE_R10C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i15/CK   mux_controller/counter_24__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i15/CK->mux_controller/counter_24__i15/Q
                                          SLICE_R10C5C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
mux_controller/counter[15]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_17/C0->mux_controller/counter_24_add_4_17/S0
                                          SLICE_R9C6A        C0_TO_F0_DELAY   0.266                  5.011  1       
mux_controller/n105[15]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i278_2_lut/A->mux_controller/i278_2_lut/Z
                                          SLICE_R10C5C       D0_TO_F0_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[15]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i15/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i15/CK   mux_controller/counter_24__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i14/Q  (SLICE_R10C5C)
Path End         : mux_controller/counter_24__i14/D  (SLICE_R10C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i15/CK   mux_controller/counter_24__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i14/CK->mux_controller/counter_24__i14/Q
                                          SLICE_R10C5C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
mux_controller/counter[14]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_15/C1->mux_controller/counter_24_add_4_15/S1
                                          SLICE_R9C5D        C1_TO_F1_DELAY   0.266                  5.011  1       
mux_controller/n105[14]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i279_2_lut/A->mux_controller/i279_2_lut/Z
                                          SLICE_R10C5C       D1_TO_F1_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[14]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i14/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i15/CK   mux_controller/counter_24__i14/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i17/Q  (SLICE_R10C6B)
Path End         : mux_controller/counter_24__i17/D  (SLICE_R10C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i17/CK   mux_controller/counter_24__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i17/CK->mux_controller/counter_24__i17/Q
                                          SLICE_R10C6B       CLK_TO_Q0_DELAY  0.779                  3.863  2       
mux_controller/counter[17]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_19/C0->mux_controller/counter_24_add_4_19/S0
                                          SLICE_R9C6B        C0_TO_F0_DELAY   0.266                  5.011  1       
mux_controller/n105[17]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i276_2_lut/A->mux_controller/i276_2_lut/Z
                                          SLICE_R10C6B       D0_TO_F0_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[17]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i17/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i17/CK   mux_controller/counter_24__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i19/Q  (SLICE_R8C6B)
Path End         : mux_controller/counter_24__i19/D  (SLICE_R8C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i19/CK->mux_controller/counter_24__i19/Q
                                          SLICE_R8C6B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
mux_controller/counter[19]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_21/C0->mux_controller/counter_24_add_4_21/S0
                                          SLICE_R9C6C        C0_TO_F0_DELAY   0.266                  5.011  1       
mux_controller/n105[19]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i274_2_lut/A->mux_controller/i274_2_lut/Z
                                          SLICE_R8C6B        D0_TO_F0_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[19]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i19/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i19/CK   mux_controller/counter_24__i18/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i20/Q  (SLICE_R8C6C)
Path End         : mux_controller/counter_24__i20/D  (SLICE_R8C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i21/CK   mux_controller/counter_24__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i20/CK->mux_controller/counter_24__i20/Q
                                          SLICE_R8C6C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
mux_controller/counter[20]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_21/C1->mux_controller/counter_24_add_4_21/S1
                                          SLICE_R9C6C        C1_TO_F1_DELAY   0.266                  5.011  1       
mux_controller/n105[20]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i273_2_lut/A->mux_controller/i273_2_lut/Z
                                          SLICE_R8C6C        D1_TO_F1_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[20]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i20/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i21/CK   mux_controller/counter_24__i20/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i23/Q  (SLICE_R10C6C)
Path End         : mux_controller/counter_24__i23/D  (SLICE_R10C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i23/CK   mux_controller/counter_24__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i23/CK->mux_controller/counter_24__i23/Q
                                          SLICE_R10C6C       CLK_TO_Q0_DELAY  0.779                  3.863  2       
mux_controller/counter[23]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_25/C0->mux_controller/counter_24_add_4_25/S0
                                          SLICE_R9C7A        C0_TO_F0_DELAY   0.266                  5.011  1       
mux_controller/n105[23]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i270_2_lut/A->mux_controller/i270_2_lut/Z
                                          SLICE_R10C6C       D0_TO_F0_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[23]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i23/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i23/CK   mux_controller/counter_24__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mux_controller/counter_24__i22/Q  (SLICE_R10C6C)
Path End         : mux_controller/counter_24__i22/D  (SLICE_R10C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 58.3% (route), 41.7% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 3.113 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i23/CK   mux_controller/counter_24__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
mux_controller/counter_24__i22/CK->mux_controller/counter_24__i22/Q
                                          SLICE_R10C6C       CLK_TO_Q1_DELAY  0.779                  3.863  2       
mux_controller/counter[22]                                   NET DELAY        0.882                  4.745  2       
mux_controller/counter_24_add_4_23/C1->mux_controller/counter_24_add_4_23/S1
                                          SLICE_R9C6D        C1_TO_F1_DELAY   0.266                  5.011  1       
mux_controller/n105[22]                                      NET DELAY        0.934                  5.945  1       
mux_controller/i271_2_lut/A->mux_controller/i271_2_lut/Z
                                          SLICE_R10C6C       D1_TO_F1_DELAY   0.252                  6.197  1       
mux_controller/counter_24__N_45[22]                          NET DELAY        0.000                  6.197  1       
mux_controller/counter_24__i22/D                             ENDPOINT         0.000                  6.197  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  16      
mux_controller/int_osc                                       NET DELAY        3.084                  3.084  16      
{mux_controller/counter_24__i23/CK   mux_controller/counter_24__i22/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         6.197  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.113  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



