#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Apr 20 10:43:02 2017
# Process ID: 6872
# Current directory: C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/top.vdi
# Journal file: C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/.Xil/Vivado-6872-Scott-Surface/floating_point_MAC/floating_point_MAC.dcp]
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/.Xil/Vivado-6872-Scott-Surface/floating_point_MAC/floating_point_MAC.dcp' for cell 'fmac'
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]
Finished Parsing XDC File [C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/constrs_1/imports/Projects/NexysVideo_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/.Xil/Vivado-6872-Scott-Surface/floating_point_MAC/floating_point_MAC.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 540.066 ; gain = 323.273
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.659 . Memory (MB): peak = 550.191 ; gain = 10.125
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 10fac34bb

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10fac34bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1019.922 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 266 cells.
Phase 2 Constant propagation | Checksum: d900f17e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.544 . Memory (MB): peak = 1019.922 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 538 unconnected nets.
INFO: [Opt 31-11] Eliminated 159 unconnected cells.
Phase 3 Sweep | Checksum: 1c8d256a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 1019.922 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1c8d256a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1019.922 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1019.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c8d256a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1019.922 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c8d256a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1019.922 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.922 ; gain = 479.855
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1019.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/top_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1019.922 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1019.922 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c5e3590f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 17fd074de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 17fd074de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.785 ; gain = 28.863
Phase 1 Placer Initialization | Checksum: 17fd074de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10cd428fa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10cd428fa

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b49cc5d0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1455e4bb5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18a8f41e8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 21db560f5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1048.785 ; gain = 28.863

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ee6b04db

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.637 ; gain = 32.715

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 179e0147a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.637 ; gain = 32.715

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 179e0147a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.637 ; gain = 32.715
Phase 3 Detail Placement | Checksum: 179e0147a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.637 ; gain = 32.715

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.566. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13eea02c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.078 ; gain = 50.156
Phase 4.1 Post Commit Optimization | Checksum: 13eea02c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.078 ; gain = 50.156

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13eea02c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.078 ; gain = 50.156

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13eea02c5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.078 ; gain = 50.156

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d551b2a2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.078 ; gain = 50.156
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d551b2a2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.078 ; gain = 50.156
Ending Placer Task | Checksum: fdead96b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.078 ; gain = 50.156
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1070.078 ; gain = 50.156
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.329 . Memory (MB): peak = 1070.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1070.078 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1070.078 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1070.078 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5092bf5 ConstDB: 0 ShapeSum: f8e1ad76 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ca3d02a2

Time (s): cpu = 00:01:18 ; elapsed = 00:01:09 . Memory (MB): peak = 1309.082 ; gain = 239.004

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ca3d02a2

Time (s): cpu = 00:01:18 ; elapsed = 00:01:09 . Memory (MB): peak = 1309.082 ; gain = 239.004

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ca3d02a2

Time (s): cpu = 00:01:18 ; elapsed = 00:01:09 . Memory (MB): peak = 1312.988 ; gain = 242.910

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ca3d02a2

Time (s): cpu = 00:01:18 ; elapsed = 00:01:09 . Memory (MB): peak = 1312.988 ; gain = 242.910
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 218e01857

Time (s): cpu = 00:01:20 ; elapsed = 00:01:10 . Memory (MB): peak = 1325.516 ; gain = 255.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.596  | TNS=0.000  | WHS=-0.195 | THS=-22.582|

Phase 2 Router Initialization | Checksum: 15f5c2d24

Time (s): cpu = 00:01:20 ; elapsed = 00:01:11 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b60a139f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:11 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1eb72391f

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.463  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cc7c70cd

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438
Phase 4 Rip-up And Reroute | Checksum: cc7c70cd

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: cc7c70cd

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: cc7c70cd

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438
Phase 5 Delay and Skew Optimization | Checksum: cc7c70cd

Time (s): cpu = 00:01:22 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1570481f6

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.542  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1aceb734f

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438
Phase 6 Post Hold Fix | Checksum: 1aceb734f

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0781051 %
  Global Horizontal Routing Utilization  = 0.143721 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bd849db3

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bd849db3

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ff4bec71

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.542  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ff4bec71

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 1325.516 ; gain = 255.438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:13 . Memory (MB): peak = 1325.516 ; gain = 255.438
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1325.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/top_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.runs/impl_1/top_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 10:44:59 2017...
