module programCounter(  input clk, rst,
                        input [31:0] addressIn,
                        output [7:0] addressOut);
always_ff @(posedge clk)
begin
    if (rst)
        addressOut = 8'h00000000;
    else
        addressOut <= addressIn[7:0]; 
end

endmodule 