`timescale 1ns/1ps


module instruction_memory_tb()

reg[3:0] A;
wire [31:0] RD;

wire clk;

initial
begin
	A = 4'b0;
	clk = 1'b1;
	
end

always #10 clk = ~clk;
always (posedge clk) A <= A + 4'b1;


 
module instruction_memory instruction_memory
(
	.A (A),
	.RD (RD)

);

endmodule