// Seed: 3910957404
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output tri0 id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5,
    output wire id_6,
    input wand id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wand id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13
);
  assign id_5 = 1;
  or (id_2, id_0, id_3, id_11, id_8, id_1, id_16, id_13, id_12, id_7, id_9, id_4);
  wire id_15, id_16;
  module_0(
      id_16, id_15, id_15
  );
  wire id_17;
endmodule
