#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Sep  4 11:26:38 2025
# Process ID: 92968
# Current directory: D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_0_synth_1
# Command line: vivado.exe -log design_1_jesd204_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_jesd204_0_0.tcl
# Log file: D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_0_synth_1/design_1_jesd204_0_0.vds
# Journal file: D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_0_synth_1\vivado.jou
# Running On: llc, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34052 MB
#-----------------------------------------------------------
source design_1_jesd204_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1391.930 ; gain = 120.488
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_jesd204_0_0
Command: synth_design -top design_1_jesd204_0_0 -part xc7k325tffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65868
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cntr_ld_en', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_slave_attachment.v:501]
INFO: [Synth 8-11241] undeclared symbol 'dpto_cnt_en', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_slave_attachment.v:502]
INFO: [Synth 8-11241] undeclared symbol 'timeout_i', assumed default net type 'wire' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_slave_attachment.v:518]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2282.031 ; gain = 407.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.v:51]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0_block' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_block.v:51]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0_axi_lite_ipif' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0_slave_attachment' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_slave_attachment.v:83]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0_counter_f' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_counter_f.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0_counter_f' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_counter_f.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0_address_decoder' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0_address_decoder' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_address_decoder.v:65]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0_slave_attachment' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_slave_attachment.v:83]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0_axi_lite_ipif' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/axi_ipif/design_1_jesd204_0_0_axi_lite_ipif.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0_register_decode' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_register_decode.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_register_decode.v:86]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0_register_decode' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_register_decode.v:51]
INFO: [Synth 8-6157] synthesizing module 'design_1_jesd204_0_0_reset_block' [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_reset_block.v:46]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-226] default block is never used [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_reset_block.v:111]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0_reset_block' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_reset_block.v:46]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0_block' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_block.v:51]
INFO: [Synth 8-6155] done synthesizing module 'design_1_jesd204_0_0' (0#1) [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.v:51]
WARNING: [Synth 8-7129] Port src_clk in module xpm_cdc_single is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[1] in module design_1_jesd204_0_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[0] in module design_1_jesd204_0_0_register_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[4] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[5] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[6] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[7] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[8] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[9] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[10] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[11] in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module design_1_jesd204_0_0_address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid4[4] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid4[3] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid4[2] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid4[1] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid4[0] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid5[4] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid5[3] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid5[2] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid5[1] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid5[0] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid6[4] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid6[3] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid6[2] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid6[1] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid6[0] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid7[4] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid7[3] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid7[2] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid7[1] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_lid7[0] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_lanes[11] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_lanes[10] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_lanes[9] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port active_lanes[8] in module jesd204_v7_2_16_tx_32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port octets_per_frame[7] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port octets_per_frame[6] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port octets_per_frame[5] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port octets_per_frame[4] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port octets_per_frame[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port octets_per_frame[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port octets_per_frame[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port octets_per_frame[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port scram_enable in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port frames_per_multiframe[4] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port frames_per_multiframe[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port frames_per_multiframe[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port frames_per_multiframe[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port frames_per_multiframe[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[9] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[8] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[7] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[6] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[5] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[4] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[3] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[2] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[1] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_buffer_delay[0] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port disable_error_reporting in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port early_release in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxstatus_read in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxstatus2_read in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[127] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[126] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[125] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[124] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[123] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[122] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[121] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[120] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[119] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[118] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[117] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[116] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[115] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[114] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[113] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[112] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[111] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[110] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[109] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[108] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[107] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[106] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[105] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[104] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[103] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[102] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[101] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[100] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[99] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[98] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[97] in module jesd204_v7_2_16_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata[96] in module jesd204_v7_2_16_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2412.066 ; gain = 537.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2429.980 ; gain = 555.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2429.980 ; gain = 555.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2429.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.xdc:64]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.xdc:66]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.xdc:68]
Finished Parsing XDC File [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.gen/sources_1/bd/design_1/ip/design_1_jesd204_0_0/synth/design_1_jesd204_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_jesd204_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_jesd204_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_jesd204_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_jesd204_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2546.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2546.734 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_D21_5_pattern_enable. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_design_1_jesd204_0_0_reset_block/sync_gt_resetdone. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_prbs_patterns_enable. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_tx_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sync_tx_sysref_captured. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'access_cs_reg' in module 'design_1_jesd204_0_0_slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 READING |                              001 |                              001
               READ_WAIT |                              010 |                              010
              WRITE_WAIT |                              011 |                              011
                 WRITING |                              100 |                              100
                 B_VALID |                              101 |                              101
              BRESP_WAIT |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'access_cs_reg' using encoding 'sequential' in module 'design_1_jesd204_0_0_slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    82|
|2     |LUT1   |    13|
|3     |LUT2   |   198|
|4     |LUT3   |   385|
|5     |LUT4   |   295|
|6     |LUT5   |   526|
|7     |LUT6   |   924|
|8     |MUXF7  |    24|
|9     |MUXF8  |     1|
|10    |SRL16E |    37|
|11    |FDPE   |    18|
|12    |FDRE   |  1657|
|13    |FDSE   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2546.734 ; gain = 672.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 238 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2546.734 ; gain = 555.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2546.734 ; gain = 672.082
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2546.734 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2546.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 86aec62f
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2546.734 ; gain = 1115.496
INFO: [Common 17-1381] The checkpoint 'D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_0_synth_1/design_1_jesd204_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_jesd204_0_0, cache-ID = f68ec105d78beaa5
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/6_xianyu/22_jesd_udp/code/V7_204b_1/V7_204b.runs/design_1_jesd204_0_0_synth_1/design_1_jesd204_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_jesd204_0_0_utilization_synth.rpt -pb design_1_jesd204_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 11:27:31 2025...
