Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date              : Fri May 17 16:04:33 2024
| Host              : LAPTOP-4DC9UOE4 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file kria_top_wrapper_timing_summary_routed.rpt -pb kria_top_wrapper_timing_summary_routed.pb -rpx kria_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : kria_top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    3           
TIMING-20  Warning   Non-clocked latch               109         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (376)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (64)

1. checking no_clock (376)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/dct_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/sgp_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/register_bank_0/inst/slv_reg7_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[0].pipeline_ready/pipe_data_reg[0][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[1].pipeline_ready/pipe_data_reg[1][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[2].pipeline_ready/pipe_data_reg[2][0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/ready_ff_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[0].pipeline_ready/pipe_data_reg[2][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[1].pipeline_ready/pipe_data_reg[5][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[2].pipeline_ready/pipe_data_reg[8][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[3].pipeline_ready/pipe_data_reg[11][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[4].pipeline_ready/pipe_data_reg[14][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[5].pipeline_ready/pipe_data_reg[17][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[6].pipeline_ready/pipe_data_reg[20][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/ready_ff_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (64)
-----------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.038        0.000                      0                53159        0.010        0.000                      0                53159        2.000        0.000                       0                 17747  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.038        0.000                      0                53063        0.010        0.000                      0                53063        2.000        0.000                       0                 17747  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 5.329        0.000                      0                   96        0.226        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 3.873ns (57.525%)  route 2.860ns (42.475%))
  Logic Levels:           17  (CARRY8=9 DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 10.138 - 7.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.258ns (routing 1.680ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.536ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.258     3.525    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/clk
    SLICE_X22Y147        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.639 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/Q
                         net (fo=49, routed)          0.665     4.303    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[4]
    SLICE_X23Y153        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     4.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     4.504    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.327     4.831 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.260     5.091    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[7]
    SLICE_X23Y149        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.315 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80/O
                         net (fo=1, routed)           0.015     5.330    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80_n_0
    SLICE_X23Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.562 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69/CO[7]
                         net (fo=1, routed)           0.062     5.624    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69_n_0
    SLICE_X23Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.738 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_45/O[3]
                         net (fo=1, routed)           0.354     6.092    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/plusOp__0[11]
    SLICE_X24Y149        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     6.172 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23/O
                         net (fo=1, routed)           0.029     6.201    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.439 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3/CO[7]
                         net (fo=1, routed)           0.062     6.501    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.662 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_2/O[5]
                         net (fo=1, routed)           0.332     6.994    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[17]
    DSP48E2_X6Y60        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135     7.129 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     7.129    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA.C_DATA<17>
    DSP48E2_X6Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[47])
                                                      0.786     7.915 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.915    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     8.418 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.586     9.004    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[1]
    SLICE_X21Y151        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189     9.193 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.017     9.210    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X21Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     9.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.521    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.586 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.616    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.681 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.711    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     9.825 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.308    10.133    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[0]
    SLICE_X22Y154        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.057    10.190 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[23]_INST_0/O
                         net (fo=1, routed)           0.067    10.257    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_ff[5]_5[23]
    SLICE_X22Y154        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.922    10.138    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/clk
    SLICE_X22Y154        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][23]/C
                         clock pessimism              0.255    10.394    
                         clock uncertainty           -0.142    10.251    
    SLICE_X22Y154        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    10.295    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][23]
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 3.915ns (58.157%)  route 2.817ns (41.843%))
  Logic Levels:           17  (CARRY8=9 DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 10.141 - 7.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.258ns (routing 1.680ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.925ns (routing 1.536ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.258     3.525    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/clk
    SLICE_X22Y147        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.639 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/Q
                         net (fo=49, routed)          0.665     4.303    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[4]
    SLICE_X23Y153        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     4.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     4.504    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.327     4.831 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.260     5.091    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[7]
    SLICE_X23Y149        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.315 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80/O
                         net (fo=1, routed)           0.015     5.330    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80_n_0
    SLICE_X23Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.562 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69/CO[7]
                         net (fo=1, routed)           0.062     5.624    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69_n_0
    SLICE_X23Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.738 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_45/O[3]
                         net (fo=1, routed)           0.354     6.092    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/plusOp__0[11]
    SLICE_X24Y149        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     6.172 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23/O
                         net (fo=1, routed)           0.029     6.201    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.439 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3/CO[7]
                         net (fo=1, routed)           0.062     6.501    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.662 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_2/O[5]
                         net (fo=1, routed)           0.332     6.994    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[17]
    DSP48E2_X6Y60        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135     7.129 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     7.129    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA.C_DATA<17>
    DSP48E2_X6Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[47])
                                                      0.786     7.915 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.915    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     8.418 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.586     9.004    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[1]
    SLICE_X21Y151        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189     9.193 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.017     9.210    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X21Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     9.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.521    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.586 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.616    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.681 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.711    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     9.868 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.263    10.131    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[3]
    SLICE_X22Y154        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.056    10.187 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[26]_INST_0/O
                         net (fo=1, routed)           0.069    10.256    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_ff[5]_5[26]
    SLICE_X22Y154        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.925    10.141    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/clk
    SLICE_X22Y154        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][26]/C
                         clock pessimism              0.255    10.397    
                         clock uncertainty           -0.142    10.254    
    SLICE_X22Y154        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    10.298    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][26]
  -------------------------------------------------------------------
                         required time                         10.298    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_odd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 3.190ns (48.744%)  route 3.354ns (51.255%))
  Logic Levels:           22  (CARRY8=9 LUT2=2 LUT3=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 10.013 - 7.000 ) 
    Source Clock Delay      (SCD):    3.510ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.243ns (routing 1.680ns, distribution 1.563ns)
  Clock Net Delay (Destination): 2.797ns (routing 1.536ns, distribution 1.261ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.243     3.510    kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/clk
    SLICE_X21Y177        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y177        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.626 r  kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[254]/Q
                         net (fo=13, routed)          0.457     4.083    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/s_axis_b_tdata[30]
    SLICE_X17Y184        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     4.167 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LUT_NI[7].LUT_AMB/O
                         net (fo=1, routed)           0.021     4.188    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/xor_amb_exp[7]
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     4.363 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.393    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X17Y185        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.471 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[8].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=135, routed)         0.333     4.804    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[8].Q_XOR.SUM_XOR_0[0]
    SLICE_X16Y179        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.226     5.030 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_4__2/O
                         net (fo=1, routed)           0.221     5.251    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_4__2_n_0
    SLICE_X13Y179        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.226     5.477 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.017     5.494    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[5].C_MUX.CARRY_MUX_0[0]
    SLICE_X13Y179        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.266     5.760 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=1, routed)           0.155     5.915    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CARRYS_OUT[3]
    SLICE_X13Y180        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.101 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14/O
                         net (fo=1, routed)           0.049     6.150    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14_n_0
    SLICE_X13Y180        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.057     6.207 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12/O
                         net (fo=1, routed)           0.065     6.272    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_12_n_0
    SLICE_X13Y180        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.186     6.458 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.029     6.487    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X13Y180        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.098     6.585 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     6.585    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.mux0_0
    SLICE_X13Y180        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     6.621 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.380     7.001    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/align_zeros
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.262 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.292    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.357 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.387    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X16Y184        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.452 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.482    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X16Y185        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     7.596 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=7, routed)           0.254     7.850    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[12]
    SLICE_X19Y184        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.187     8.037 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_7__0/O
                         net (fo=2, routed)           0.100     8.137    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[1].Q_XOR.SUM_XOR_1
    SLICE_X19Y185        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.083     8.220 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__9/O
                         net (fo=1, routed)           0.013     8.233    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/A[0]
    SLICE_X19Y185        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.494 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     8.524    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X19Y186        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     8.630 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.211     8.841    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/Q[0]
    SLICE_X19Y183        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.082     8.923 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/ST_UPDATE.STATE[0].MUX_I_i_2/O
                         net (fo=1, routed)           0.012     8.935    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB_n_0
    SLICE_X19Y183        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     9.030 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ST_UPDATE.STATE[0].MUX_I/O
                         net (fo=31, routed)          0.807     9.837    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/state_up_rnd[0]
    SLICE_X25Y180        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.137     9.974 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].sub_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/m_axis_result_tdata[2]_INST_0/O
                         net (fo=1, routed)           0.080    10.054    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/odd_data[2]
    SLICE_X25Y180        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_odd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.797    10.013    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/clk
    SLICE_X25Y180        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_odd_reg[2]/C
                         clock pessimism              0.201    10.214    
                         clock uncertainty           -0.142    10.072    
    SLICE_X25Y180        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.115    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_odd_reg[2]
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 3.950ns (58.966%)  route 2.749ns (41.034%))
  Logic Levels:           16  (CARRY8=8 DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 10.130 - 7.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.258ns (routing 1.680ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.914ns (routing 1.536ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.258     3.525    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/clk
    SLICE_X22Y147        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.639 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/Q
                         net (fo=49, routed)          0.665     4.303    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[4]
    SLICE_X23Y153        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     4.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     4.504    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.327     4.831 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.260     5.091    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[7]
    SLICE_X23Y149        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.315 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80/O
                         net (fo=1, routed)           0.015     5.330    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80_n_0
    SLICE_X23Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.562 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69/CO[7]
                         net (fo=1, routed)           0.062     5.624    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69_n_0
    SLICE_X23Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.738 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_45/O[3]
                         net (fo=1, routed)           0.354     6.092    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/plusOp__0[11]
    SLICE_X24Y149        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     6.172 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23/O
                         net (fo=1, routed)           0.029     6.201    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.439 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3/CO[7]
                         net (fo=1, routed)           0.062     6.501    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.662 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_2/O[5]
                         net (fo=1, routed)           0.332     6.994    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[17]
    DSP48E2_X6Y60        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135     7.129 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     7.129    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA.C_DATA<17>
    DSP48E2_X6Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[47])
                                                      0.786     7.915 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.915    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     8.418 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.586     9.004    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[1]
    SLICE_X21Y151        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189     9.193 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.017     9.210    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X21Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     9.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.521    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.586 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.616    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     9.777 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.270    10.047    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op[18]
    SLICE_X22Y153        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.152    10.199 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[18]_INST_0/O
                         net (fo=1, routed)           0.024    10.223    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_ff[5]_5[18]
    SLICE_X22Y153        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.914    10.130    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/clk
    SLICE_X22Y153        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][18]/C
                         clock pessimism              0.255    10.386    
                         clock uncertainty           -0.142    10.243    
    SLICE_X22Y153        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.046    10.289    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][18]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.695ns  (logic 3.950ns (59.002%)  route 2.745ns (40.998%))
  Logic Levels:           16  (CARRY8=8 DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 10.130 - 7.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.258ns (routing 1.680ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.914ns (routing 1.536ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.258     3.525    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/clk
    SLICE_X22Y147        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.639 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/Q
                         net (fo=49, routed)          0.665     4.303    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[4]
    SLICE_X23Y153        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     4.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     4.504    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.327     4.831 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.260     5.091    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[7]
    SLICE_X23Y149        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.315 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80/O
                         net (fo=1, routed)           0.015     5.330    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80_n_0
    SLICE_X23Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.562 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69/CO[7]
                         net (fo=1, routed)           0.062     5.624    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69_n_0
    SLICE_X23Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.738 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_45/O[3]
                         net (fo=1, routed)           0.354     6.092    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/plusOp__0[11]
    SLICE_X24Y149        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     6.172 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23/O
                         net (fo=1, routed)           0.029     6.201    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.439 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3/CO[7]
                         net (fo=1, routed)           0.062     6.501    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.662 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_2/O[5]
                         net (fo=1, routed)           0.332     6.994    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[17]
    DSP48E2_X6Y60        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135     7.129 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     7.129    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA.C_DATA<17>
    DSP48E2_X6Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[47])
                                                      0.786     7.915 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.915    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     8.418 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.586     9.004    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[1]
    SLICE_X21Y151        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189     9.193 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.017     9.210    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X21Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     9.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.521    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.586 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.616    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     9.787 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.261    10.048    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op[20]
    SLICE_X22Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142    10.190 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.029    10.219    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_ff[5]_5[20]
    SLICE_X22Y153        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.914    10.130    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/clk
    SLICE_X22Y153        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][20]/C
                         clock pessimism              0.255    10.386    
                         clock uncertainty           -0.142    10.243    
    SLICE_X22Y153        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.046    10.289    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][20]
  -------------------------------------------------------------------
                         required time                         10.289    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_even_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 2.833ns (43.584%)  route 3.667ns (56.416%))
  Logic Levels:           23  (CARRY8=9 LUT2=2 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns = ( 10.004 - 7.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.258ns (routing 1.680ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.788ns (routing 1.536ns, distribution 1.252ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.258     3.525    kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/clk
    SLICE_X17Y180        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y180        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.640 r  kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[27]/Q
                         net (fo=20, routed)          0.443     4.083    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/s_axis_a_tdata[27]
    SLICE_X18Y174        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.057     4.140 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LUT_NI[4].LUT_AMB/O
                         net (fo=1, routed)           0.018     4.158    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/xor_amb_exp[4]
    SLICE_X18Y174        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.394 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.424    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X18Y175        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.502 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[8].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=130, routed)         0.220     4.722    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[8].Q_XOR.SUM_XOR_0[0]
    SLICE_X18Y177        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     4.817 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__3/O
                         net (fo=2, routed)           0.193     5.010    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__3_n_0
    SLICE_X18Y177        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     5.067 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=2, routed)           0.203     5.270    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__0_n_0
    SLICE_X18Y178        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     5.352 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.022     5.374    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[5].C_MUX.CARRY_MUX_0[1]
    SLICE_X18Y178        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.257     5.631 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=1, routed)           0.158     5.789    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CARRYS_OUT[3]
    SLICE_X18Y175        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.186     5.975 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14/O
                         net (fo=1, routed)           0.100     6.075    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14_n_0
    SLICE_X19Y175        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.150     6.225 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11/O
                         net (fo=1, routed)           0.100     6.325    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11_n_0
    SLICE_X19Y173        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082     6.407 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.012     6.419    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X19Y173        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.087     6.506 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     6.506    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.mux0_0
    SLICE_X19Y173        MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.031     6.537 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.376     6.914    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/align_zeros
    SLICE_X19Y170        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     7.175 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.205    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X19Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.270 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.300    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X19Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.365 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.395    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X19Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     7.514 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=7, routed)           0.280     7.793    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[13]
    SLICE_X19Y168        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082     7.875 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__3/O
                         net (fo=2, routed)           0.106     7.981    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[1].Q_XOR.SUM_XOR_0
    SLICE_X19Y166        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.058     8.039 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__8/O
                         net (fo=1, routed)           0.013     8.052    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/A[0]
    SLICE_X19Y166        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     8.313 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     8.343    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X19Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     8.449 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.229     8.678    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/Q[0]
    SLICE_X19Y167        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.057     8.735 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/ST_UPDATE.STATE[0].MUX_I_i_2/O
                         net (fo=1, routed)           0.011     8.746    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB_n_0
    SLICE_X19Y167        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.095     8.841 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ST_UPDATE.STATE[0].MUX_I/O
                         net (fo=31, routed)          0.937     9.778    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/state_up_rnd[0]
    SLICE_X24Y140        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.151     9.929 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[0].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/m_axis_result_tdata[6]_INST_0/O
                         net (fo=1, routed)           0.096    10.025    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/even_data[6]
    SLICE_X24Y140        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_even_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.788    10.004    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/clk
    SLICE_X24Y140        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_even_reg[6]/C
                         clock pessimism              0.201    10.205    
                         clock uncertainty           -0.142    10.063    
    SLICE_X24Y140        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.106    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_even_reg[6]
  -------------------------------------------------------------------
                         required time                         10.106    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.688ns  (logic 3.930ns (58.764%)  route 2.758ns (41.236%))
  Logic Levels:           18  (CARRY8=10 DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 10.138 - 7.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.258ns (routing 1.680ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.536ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.258     3.525    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/clk
    SLICE_X22Y147        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.639 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/Q
                         net (fo=49, routed)          0.665     4.303    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[4]
    SLICE_X23Y153        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     4.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     4.504    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.327     4.831 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.260     5.091    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[7]
    SLICE_X23Y149        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.315 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80/O
                         net (fo=1, routed)           0.015     5.330    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80_n_0
    SLICE_X23Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.562 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69/CO[7]
                         net (fo=1, routed)           0.062     5.624    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69_n_0
    SLICE_X23Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.738 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_45/O[3]
                         net (fo=1, routed)           0.354     6.092    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/plusOp__0[11]
    SLICE_X24Y149        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     6.172 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23/O
                         net (fo=1, routed)           0.029     6.201    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.439 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3/CO[7]
                         net (fo=1, routed)           0.062     6.501    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.662 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_2/O[5]
                         net (fo=1, routed)           0.332     6.994    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[17]
    DSP48E2_X6Y60        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135     7.129 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     7.129    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA.C_DATA<17>
    DSP48E2_X6Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[47])
                                                      0.786     7.915 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.915    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     8.418 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.586     9.004    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[1]
    SLICE_X21Y151        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189     9.193 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.017     9.210    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X21Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     9.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.521    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.586 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.616    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.681 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.711    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.776 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.806    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     9.912 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_ADD.ADD/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.168    10.080    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/Q[6]
    SLICE_X20Y155        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.057    10.137 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[29]_INST_0/O
                         net (fo=1, routed)           0.075    10.212    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_ff[5]_5[29]
    SLICE_X20Y155        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.922    10.138    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/clk
    SLICE_X20Y155        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][29]/C
                         clock pessimism              0.255    10.393    
                         clock uncertainty           -0.142    10.251    
    SLICE_X20Y155        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    10.295    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][29]
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_even_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 3.044ns (45.250%)  route 3.683ns (54.750%))
  Logic Levels:           22  (CARRY8=9 LUT2=2 LUT3=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 9.980 - 7.000 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.046ns (routing 1.680ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.764ns (routing 1.536ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.046     3.313    kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/clk
    SLICE_X27Y152        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y152        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.427 r  kria_top_i/dct_processor_0/inst/dct_system_inst/ram_switch_stage_3/data_out_reg[124]/Q
                         net (fo=16, routed)          0.261     3.688    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/s_axis_a_tdata[28]
    SLICE_X29Y150        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     3.874 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LUT_NI[5].LUT_AMB/O
                         net (fo=1, routed)           0.029     3.903    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/xor_amb_exp[5]
    SLICE_X29Y150        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.141 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.171    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X29Y151        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.249 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[8].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=130, routed)         0.347     4.596    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[8].Q_XOR.SUM_XOR_0[0]
    SLICE_X30Y152        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.227     4.823 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.401     5.224    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_3__1_n_0
    SLICE_X31Y150        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.135     5.359 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.029     5.388    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[5].C_MUX.CARRY_MUX_0[2]
    SLICE_X31Y150        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[3])
                                                      0.213     5.601 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=1, routed)           0.223     5.824    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CARRYS_OUT[3]
    SLICE_X31Y149        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.060     5.884 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14/O
                         net (fo=1, routed)           0.211     6.095    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14_n_0
    SLICE_X31Y149        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.056     6.151 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11/O
                         net (fo=1, routed)           0.097     6.248    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11_n_0
    SLICE_X31Y149        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.080     6.328 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.029     6.357    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X31Y149        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.098     6.455 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     6.455    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.mux0_0
    SLICE_X31Y149        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     6.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.591     7.081    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/align_zeros
    SLICE_X35Y141        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     7.348 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.378    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y142        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.443 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.473    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y143        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.538 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.568    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     7.682 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=7, routed)           0.354     8.036    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[12]
    SLICE_X35Y135        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     8.190 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__3/O
                         net (fo=2, routed)           0.227     8.418    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[1].Q_XOR.SUM_XOR_0
    SLICE_X35Y139        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.057     8.475 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__8/O
                         net (fo=1, routed)           0.022     8.497    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/A[0]
    SLICE_X35Y139        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     8.764 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     8.794    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X35Y140        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     8.900 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.176     9.076    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/Q[0]
    SLICE_X34Y140        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.135     9.211 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/ST_UPDATE.STATE[0].MUX_I_i_2/O
                         net (fo=1, routed)           0.029     9.240    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB_n_0
    SLICE_X34Y140        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.106     9.346 f  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ST_UPDATE.STATE[0].MUX_I/O
                         net (fo=31, routed)          0.438     9.784    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/state_up_rnd[0]
    SLICE_X33Y131        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.187     9.971 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/genblk1[3].add_block/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/m_axis_result_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.069    10.040    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/even_data[108]
    SLICE_X33Y131        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_even_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.764     9.980    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/clk
    SLICE_X33Y131        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_even_reg[108]/C
                         clock pessimism              0.249    10.229    
                         clock uncertainty           -0.142    10.087    
    SLICE_X33Y131        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    10.131    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_3/o_even_reg[108]
  -------------------------------------------------------------------
                         required time                         10.131    
                         arrival time                         -10.040    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 3.875ns (57.985%)  route 2.808ns (42.015%))
  Logic Levels:           17  (CARRY8=9 DSP_ALU=1 DSP_C_DATA=1 DSP_OUTPUT=1 LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.142ns = ( 10.142 - 7.000 ) 
    Source Clock Delay      (SCD):    3.525ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.258ns (routing 1.680ns, distribution 1.578ns)
  Clock Net Delay (Destination): 2.926ns (routing 1.536ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.258     3.525    kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/clk
    SLICE_X22Y147        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y147        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.639 r  kria_top_i/dct_processor_0/inst/dct_system_inst/butterfly_stage_1/o_odd_reg[36]/Q
                         net (fo=49, routed)          0.665     4.303    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/A[4]
    SLICE_X23Y153        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     4.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     4.504    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X23Y153        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.327     4.831 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[7]
                         net (fo=2, routed)           0.260     5.091    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/pp_out[2]_1[7]
    SLICE_X23Y149        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.315 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80/O
                         net (fo=1, routed)           0.015     5.330    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_80_n_0
    SLICE_X23Y149        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.562 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69/CO[7]
                         net (fo=1, routed)           0.062     5.624    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_69_n_0
    SLICE_X23Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     5.738 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_45/O[3]
                         net (fo=1, routed)           0.354     6.092    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/plusOp__0[11]
    SLICE_X24Y149        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     6.172 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23/O
                         net (fo=1, routed)           0.029     6.201    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_23_n_0
    SLICE_X24Y149        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.439 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3/CO[7]
                         net (fo=1, routed)           0.062     6.501    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_3_n_0
    SLICE_X24Y150        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     6.662 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.iLUT/one_fabric_mult.fab_mult_out_inferred_i_2/O[5]
                         net (fo=1, routed)           0.332     6.994    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/C[17]
    DSP48E2_X6Y60        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[17]_C_DATA[17])
                                                      0.135     7.129 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA_INST/C_DATA[17]
                         net (fo=2, routed)           0.000     7.129    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_C_DATA.C_DATA<17>
    DSP48E2_X6Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[17]_ALU_OUT[47])
                                                      0.786     7.915 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.915    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     8.418 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gHYBRID.iHYBRID/one_fabric_mult.dsp_based.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=2, routed)           0.586     9.004    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/zero_detect_rnd[1]
    SLICE_X21Y151        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.189     9.193 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.017     9.210    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X21Y151        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     9.491 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.521    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[4].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.586 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.616    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     9.681 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.711    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.789 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.286    10.075    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op[21]
    SLICE_X21Y154        LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.095    10.170 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/genblk2[5].multi_blk/inst/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[21]_INST_0/O
                         net (fo=1, routed)           0.037    10.207    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_ff[5]_5[21]
    SLICE_X21Y154        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.926    10.142    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/clk
    SLICE_X21Y154        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][21]/C
                         clock pessimism              0.255    10.398    
                         clock uncertainty           -0.142    10.255    
    SLICE_X21Y154        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.045    10.300    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_2/multi_result_reg[5][21]
  -------------------------------------------------------------------
                         required time                         10.300    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/multi_result_reg[7][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/sum_layer1_reg[3][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.885ns  (logic 2.993ns (43.474%)  route 3.892ns (56.526%))
  Logic Levels:           23  (CARRY8=9 LUT2=2 LUT3=3 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 10.177 - 7.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.078ns (routing 1.680ns, distribution 1.398ns)
  Clock Net Delay (Destination): 2.961ns (routing 1.536ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.078     3.345    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/clk
    SLICE_X23Y163        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/multi_result_reg[7][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y163        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     3.458 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/multi_result_reg[7][26]/Q
                         net (fo=10, routed)          0.704     4.162    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/s_axis_b_tdata[26]
    SLICE_X20Y166        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.080     4.242 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/LUT_NI[3].LUT_AMB/O
                         net (fo=1, routed)           0.032     4.274    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/xor_amb_exp[3]
    SLICE_X20Y166        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     4.506 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     4.536    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X20Y167        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.614 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[8].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=130, routed)         0.624     5.238    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[8].Q_XOR.SUM_XOR_0[0]
    SLICE_X12Y156        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.091     5.329 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_6__0/O
                         net (fo=1, routed)           0.258     5.587    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_6__0_n_0
    SLICE_X12Y156        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.057     5.644 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2/O
                         net (fo=2, routed)           0.293     5.937    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_2_n_0
    SLICE_X14Y159        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     6.018 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_1__1/O
                         net (fo=1, routed)           0.015     6.033    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[5].C_MUX.CARRY_MUX_0[2]
    SLICE_X14Y159        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.204     6.237 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=1, routed)           0.259     6.496    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/CARRYS_OUT[3]
    SLICE_X13Y160        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.084     6.580 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14/O
                         net (fo=1, routed)           0.049     6.629    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_14_n_0
    SLICE_X13Y160        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     6.764 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11/O
                         net (fo=1, routed)           0.101     6.865    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_11_n_0
    SLICE_X13Y160        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.135     7.000 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.029     7.029    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_0[1]
    SLICE_X13Y160        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.098     7.127 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.127    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.mux0_0
    SLICE_X13Y160        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     7.163 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.444     7.607    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/align_zeros
    SLICE_X12Y159        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     7.874 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.CARRY_MUX1_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.904    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_n_0
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     7.969 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     7.999    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X12Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     8.064 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     8.094    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[8].C_MUX.CARRY_MUX_n_0
    SLICE_X12Y162        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     8.213 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[9].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=7, routed)           0.281     8.493    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/Q[13]
    SLICE_X11Y165        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     8.678 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/ALIGN/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_3__3/O
                         net (fo=2, routed)           0.096     8.775    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[1].Q_XOR.SUM_XOR_0
    SLICE_X11Y166        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     8.858 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/NORM/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__8/O
                         net (fo=1, routed)           0.013     8.871    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/A[0]
    SLICE_X11Y166        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.261     9.132 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.030     9.162    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X11Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     9.268 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/NEW_NORM_SUB.NORM_SUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=2, routed)           0.153     9.421    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/Q[0]
    SLICE_X11Y165        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.137     9.558 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB/ST_UPDATE.STATE[0].MUX_I_i_2/O
                         net (fo=1, routed)           0.012     9.570    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ADD_AMB_n_0
    SLICE_X11Y165        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     9.665 f  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/ST_UPDATE.STATE[0].MUX_I/O
                         net (fo=31, routed)          0.284     9.948    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/state_up_rnd[0]
    SLICE_X12Y168        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186    10.134 r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/genblk3[3].add_blk_0/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_LOW_LAT.OP/EXP/m_axis_result_tdata[20]_INST_0/O
                         net (fo=1, routed)           0.095    10.229    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/sum_layer1_ff[3]_25[20]
    SLICE_X12Y168        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/sum_layer1_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.961    10.177    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/clk
    SLICE_X12Y168        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/sum_layer1_reg[3][20]/C
                         clock pessimism              0.252    10.429    
                         clock uncertainty           -0.142    10.286    
    SLICE_X12Y168        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.329    kria_top_i/dct_processor_0/inst/dct_system_inst/mac_stage_4/sum_layer1_reg[3][20]
  -------------------------------------------------------------------
                         required time                         10.329    
                         arrival time                         -10.229    
  -------------------------------------------------------------------
                         slack                                  0.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.111ns (46.443%)  route 0.128ns (53.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      2.920ns (routing 1.536ns, distribution 1.384ns)
  Clock Net Delay (Destination): 3.248ns (routing 1.680ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.920     3.136    kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X17Y74         FDRE                                         r  kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y74         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.247 r  kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[137]/Q
                         net (fo=1, routed)           0.128     3.375    kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[80]
    SLICE_X15Y75         FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.248     3.515    kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y75         FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]/C
                         clock pessimism             -0.252     3.263    
    SLICE_X15Y75         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.103     3.366    kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][137]
  -------------------------------------------------------------------
                         required time                         -3.366    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer_reg[1132]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.111ns (46.023%)  route 0.130ns (53.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      2.924ns (routing 1.536ns, distribution 1.388ns)
  Clock Net Delay (Destination): 3.254ns (routing 1.680ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.924     3.140    kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X17Y64         FDRE                                         r  kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.251 r  kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[11]/Q
                         net (fo=2, routed)           0.130     3.382    kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/D[23]
    SLICE_X16Y62         FDRE                                         r  kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer_reg[1132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.254     3.521    kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/aclk
    SLICE_X16Y62         FDRE                                         r  kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer_reg[1132]/C
                         clock pessimism             -0.252     3.269    
    SLICE_X16Y62         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.372    kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer_reg[1132]
  -------------------------------------------------------------------
                         required time                         -3.372    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.112ns (44.980%)  route 0.137ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      2.928ns (routing 1.536ns, distribution 1.392ns)
  Clock Net Delay (Destination): 3.267ns (routing 1.680ns, distribution 1.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.928     3.144    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X10Y101        FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.256 r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.137     3.393    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[13]
    SLICE_X9Y102         FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.267     3.534    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X9Y102         FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism             -0.252     3.282    
    SLICE_X9Y102         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.383    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1144]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.114ns (45.720%)  route 0.135ns (54.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      2.936ns (routing 1.536ns, distribution 1.400ns)
  Clock Net Delay (Destination): 3.273ns (routing 1.680ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.936     3.152    kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y83          FDRE                                         r  kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.266 r  kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[140]/Q
                         net (fo=2, routed)           0.135     3.402    kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[50]
    SLICE_X5Y84          FDRE                                         r  kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X5Y84          FDRE                                         r  kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1144]/C
                         clock pessimism             -0.252     3.288    
    SLICE_X5Y84          FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.391    kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1144]
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           3.402    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.115ns (54.762%)  route 0.095ns (45.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      2.923ns (routing 1.536ns, distribution 1.387ns)
  Clock Net Delay (Destination): 3.220ns (routing 1.680ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.923     3.139    kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X12Y83         FDRE                                         r  kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.254 r  kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/Q
                         net (fo=1, routed)           0.095     3.349    kria_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[47]
    SLICE_X11Y83         FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.220     3.487    kria_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y83         FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]/C
                         clock pessimism             -0.252     3.235    
    SLICE_X11Y83         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.338    kria_top_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][104]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][128]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.114ns (46.721%)  route 0.130ns (53.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      2.951ns (routing 1.536ns, distribution 1.415ns)
  Clock Net Delay (Destination): 3.285ns (routing 1.680ns, distribution 1.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.951     3.167    kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X10Y65         FDRE                                         r  kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.281 r  kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[128]/Q
                         net (fo=1, routed)           0.130     3.411    kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[119]
    SLICE_X8Y65          FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.285     3.552    kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X8Y65          FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][128]/C
                         clock pessimism             -0.252     3.300    
    SLICE_X8Y65          FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     3.400    kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][128]
  -------------------------------------------------------------------
                         required time                         -3.400    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][140]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.778%)  route 0.113ns (50.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.501ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      2.921ns (routing 1.536ns, distribution 1.385ns)
  Clock Net Delay (Destination): 3.234ns (routing 1.680ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.921     3.137    kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X17Y72         FDRE                                         r  kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.249 r  kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[140]/Q
                         net (fo=1, routed)           0.113     3.362    kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[83]
    SLICE_X16Y72         FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.234     3.501    kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X16Y72         FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][140]/C
                         clock pessimism             -0.252     3.249    
    SLICE_X16Y72         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.350    kria_top_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][140]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.145ns (57.973%)  route 0.105ns (42.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      2.943ns (routing 1.536ns, distribution 1.407ns)
  Clock Net Delay (Destination): 3.274ns (routing 1.680ns, distribution 1.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.943     3.159    kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X10Y53         FDRE                                         r  kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.271 r  kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1077]/Q
                         net (fo=2, routed)           0.080     3.351    kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_rdata[18]
    SLICE_X9Y53          LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.033     3.384 r  kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[18]_i_1/O
                         net (fo=1, routed)           0.025     3.409    kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_mux_out[18]
    SLICE_X9Y53          FDRE                                         r  kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.274     3.541    kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_aclk
    SLICE_X9Y53          FDRE                                         r  kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]/C
                         clock pessimism             -0.245     3.296    
    SLICE_X9Y53          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     3.397    kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[143]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][143]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.111ns (45.306%)  route 0.134ns (54.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    3.172ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Net Delay (Source):      2.956ns (routing 1.536ns, distribution 1.420ns)
  Clock Net Delay (Destination): 3.289ns (routing 1.680ns, distribution 1.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.956     3.172    kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y65          FDRE                                         r  kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.283 r  kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[143]/Q
                         net (fo=1, routed)           0.134     3.417    kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[134]
    SLICE_X5Y65          FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.289     3.556    kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y65          FDRE                                         r  kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][143]/C
                         clock pessimism             -0.252     3.304    
    SLICE_X5Y65          FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.101     3.405    kria_top_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][143]
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1086]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][3][userdata][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.092%)  route 0.136ns (54.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      2.910ns (routing 1.536ns, distribution 1.374ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.680ns, distribution 1.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.910     3.126    kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/aclk
    SLICE_X17Y42         FDRE                                         r  kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1086]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.238 r  kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i_reg[1086]/Q
                         net (fo=4, routed)           0.136     3.374    kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[45]
    SLICE_X16Y44         FDRE                                         r  kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][3][userdata][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.237     3.504    kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X16Y44         FDRE                                         r  kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][3][userdata][3]/C
                         clock pessimism             -0.245     3.258    
    SLICE_X16Y44         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.361    kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[bytes][3][userdata][3]
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         7.000       4.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         7.000       4.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         7.000       4.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         7.000       5.291      RAMB36_X0Y19  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         7.000       5.291      RAMB36_X0Y19  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         7.000       5.291      RAMB36_X0Y21  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         7.000       5.291      RAMB36_X0Y21  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         7.000       5.291      RAMB36_X0Y25  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         7.000       5.291      RAMB36_X0Y25  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         7.000       5.291      RAMB36_X0Y15  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         3.500       2.738      SLICE_X25Y91  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         3.500       2.738      SLICE_X25Y91  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         3.500       2.738      SLICE_X25Y94  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         3.500       2.738      SLICE_X25Y94  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.500       2.000      PS8_X0Y0      kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         3.500       2.738      SLICE_X25Y91  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         3.500       2.738      SLICE_X25Y91  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         3.500       2.738      SLICE_X25Y94  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         3.500       2.738      SLICE_X25Y94  kria_top_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.304ns (23.413%)  route 0.994ns (76.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.760     4.838    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.304ns (23.413%)  route 0.994ns (76.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.760     4.838    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.304ns (23.413%)  route 0.994ns (76.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.760     4.838    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.304ns (23.413%)  route 0.994ns (76.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.760     4.838    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.304ns (23.467%)  route 0.991ns (76.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     4.835    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.304ns (23.467%)  route 0.991ns (76.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     4.835    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.304ns (23.467%)  route 0.991ns (76.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     4.835    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.304ns (23.467%)  route 0.991ns (76.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     4.835    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.304ns (23.467%)  route 0.991ns (76.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     4.835    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_pl_0 rise@7.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.304ns (23.467%)  route 0.991ns (76.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.150ns = ( 10.150 - 7.000 ) 
    Source Clock Delay      (SCD):    3.540ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.273ns (routing 1.680ns, distribution 1.593ns)
  Clock Net Delay (Destination): 2.934ns (routing 1.536ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.273     3.540    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.658 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.234     3.892    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.186     4.078 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.757     4.835    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y87          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      7.000     7.000 r  
    PS8_X0Y0             PS8                          0.000     7.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     7.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     7.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.934    10.150    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y87          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.252    10.402    
                         clock uncertainty           -0.142    10.260    
    SLICE_X1Y87          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093    10.167    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  5.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.121ns (48.314%)  route 0.129ns (51.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.793ns (routing 0.945ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.031ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.793     1.944    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y82          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.028 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.085    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y82          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     2.122 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.194    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y82          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.949     2.136    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y82          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.151     1.986    
    SLICE_X0Y82          FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     1.968    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.121ns (48.314%)  route 0.129ns (51.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.793ns (routing 0.945ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.031ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.793     1.944    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y82          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.028 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.085    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y82          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     2.122 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.194    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y82          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.949     2.136    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y82          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.151     1.986    
    SLICE_X0Y82          FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.018     1.968    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.121ns (48.314%)  route 0.129ns (51.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.793ns (routing 0.945ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.031ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.793     1.944    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y82          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.028 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.085    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y82          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     2.122 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.194    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y82          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.949     2.136    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y82          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.151     1.986    
    SLICE_X0Y82          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     1.968    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.121ns (48.314%)  route 0.129ns (51.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.793ns (routing 0.945ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.031ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.793     1.944    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y82          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.028 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.058     2.085    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y82          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.037     2.122 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.072     2.194    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y82          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.949     2.136    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y82          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.151     1.986    
    SLICE_X0Y82          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.968    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.119ns (44.495%)  route 0.148ns (55.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.797ns (routing 0.945ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.031ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.797     1.948    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.030 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     2.058    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.095 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.120     2.215    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y85          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.966     2.153    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y85          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.188     1.965    
    SLICE_X2Y85          FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.018     1.947    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.119ns (44.495%)  route 0.148ns (55.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.797ns (routing 0.945ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.031ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.797     1.948    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.030 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     2.058    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.095 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.120     2.215    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y85          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.966     2.153    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y85          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.188     1.965    
    SLICE_X2Y85          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.018     1.947    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.119ns (44.495%)  route 0.148ns (55.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.797ns (routing 0.945ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.031ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.797     1.948    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.030 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     2.058    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.095 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.120     2.215    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y85          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.966     2.153    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y85          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.188     1.965    
    SLICE_X2Y85          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.018     1.947    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.119ns (44.495%)  route 0.148ns (55.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.797ns (routing 0.945ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.031ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.797     1.948    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y85          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     2.030 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     2.058    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X2Y85          LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.095 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.120     2.215    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X2Y85          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.966     2.153    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y85          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.188     1.965    
    SLICE_X2Y85          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.018     1.947    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.174ns (57.412%)  route 0.129ns (42.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.790ns (routing 0.945ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.031ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.790     1.941    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y82          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.025 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     2.055    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y82          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.090     2.145 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     2.244    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X1Y82          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.957     2.144    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y82          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.151     1.994    
    SLICE_X1Y82          FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.018     1.976    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.174ns (57.412%)  route 0.129ns (42.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.790ns (routing 0.945ns, distribution 0.845ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.031ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.790     1.941    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y82          FDRE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.025 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     2.055    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y82          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.090     2.145 f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.099     2.244    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X1Y82          FDCE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.957     2.144    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y82          FDCE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.151     1.994    
    SLICE_X1Y82          FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.018     1.976    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.268    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.813ns  (logic 0.226ns (12.466%)  route 1.587ns (87.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.972ns (routing 1.536ns, distribution 1.436ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.199     1.199    kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y155         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     1.425 r  kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.388     1.813    kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y155         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.972     3.188    kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y155         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.104ns (15.362%)  route 0.573ns (84.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.985ns (routing 1.031ns, distribution 0.954ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.451     0.451    kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y155         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.104     0.555 r  kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.122     0.677    kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y155         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.985     2.172    kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y155         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.094ns  (logic 0.268ns (5.261%)  route 4.826ns (94.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.321ns (routing 1.680ns, distribution 1.641ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.536ns, distribution 1.213ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.321     3.588    kria_top_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y139         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.704 f  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=59, routed)          3.926     7.630    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X21Y58         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.152     7.782 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.900     8.682    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X25Y57         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.749     2.965    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X25Y57         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 0.158ns (4.719%)  route 3.190ns (95.281%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.297ns (routing 1.680ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.940ns (routing 1.536ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.297     3.564    kria_top_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y141         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.678 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.432     5.110    kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.154 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1508, routed)        1.758     6.912    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y82          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.940     3.156    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y82          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.348ns  (logic 0.158ns (4.719%)  route 3.190ns (95.281%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.297ns (routing 1.680ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.940ns (routing 1.536ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.297     3.564    kria_top_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y141         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.678 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.432     5.110    kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.154 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1508, routed)        1.758     6.912    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y82          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.940     3.156    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y82          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.342ns  (logic 0.158ns (4.728%)  route 3.184ns (95.272%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.297ns (routing 1.680ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.935ns (routing 1.536ns, distribution 1.399ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.297     3.564    kria_top_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y141         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.678 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.432     5.110    kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.154 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1508, routed)        1.752     6.906    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y84          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.935     3.151    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y84          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.342ns  (logic 0.158ns (4.728%)  route 3.184ns (95.272%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.297ns (routing 1.680ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.935ns (routing 1.536ns, distribution 1.399ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.297     3.564    kria_top_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y141         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.678 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.432     5.110    kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.154 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1508, routed)        1.752     6.906    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y84          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.935     3.151    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y84          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 0.158ns (4.738%)  route 3.177ns (95.262%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.297ns (routing 1.680ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.928ns (routing 1.536ns, distribution 1.392ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.297     3.564    kria_top_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y141         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.678 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.432     5.110    kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.154 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1508, routed)        1.745     6.899    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y95          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.928     3.144    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y95          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 0.158ns (4.738%)  route 3.177ns (95.262%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    3.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.297ns (routing 1.680ns, distribution 1.617ns)
  Clock Net Delay (Destination): 2.928ns (routing 1.536ns, distribution 1.392ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.297     3.564    kria_top_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X3Y141         FDRE                                         r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.114     3.678 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.432     5.110    kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.154 r  kria_top_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1508, routed)        1.745     6.899    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y95          FDPE                                         f  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.928     3.144    kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y95          FDPE                                         r  kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.896ns  (logic 0.114ns (3.937%)  route 2.782ns (96.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.031ns (routing 1.680ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.965ns (routing 1.536ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.031     3.298    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.412 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          2.782     6.194    kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y63          FDCE                                         f  kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.965     3.181    kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y63          FDCE                                         r  kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.896ns  (logic 0.114ns (3.937%)  route 2.782ns (96.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.031ns (routing 1.680ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.965ns (routing 1.536ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.031     3.298    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.412 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          2.782     6.194    kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y63          FDCE                                         f  kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.965     3.181    kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y63          FDCE                                         r  kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.896ns  (logic 0.114ns (3.937%)  route 2.782ns (96.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.031ns (routing 1.680ns, distribution 1.351ns)
  Clock Net Delay (Destination): 2.965ns (routing 1.536ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.031     3.298    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.412 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          2.782     6.194    kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X2Y63          FDCE                                         f  kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.965     3.181    kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X2Y63          FDCE                                         r  kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.084ns (30.400%)  route 0.192ns (69.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.838ns (routing 1.031ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.192     2.115    kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X24Y63         FDCE                                         f  kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.838     2.025    kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X24Y63         FDCE                                         r  kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.084ns (30.400%)  route 0.192ns (69.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.838ns (routing 1.031ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.192     2.115    kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X24Y63         FDCE                                         f  kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.838     2.025    kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X24Y63         FDCE                                         r  kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.084ns (30.400%)  route 0.192ns (69.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.838ns (routing 1.031ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.192     2.115    kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X24Y63         FDCE                                         f  kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.838     2.025    kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X24Y63         FDCE                                         r  kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.084ns (27.786%)  route 0.218ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.817ns (routing 1.031ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.218     2.141    kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y65         FDCE                                         f  kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.817     2.004    kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y65         FDCE                                         r  kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.084ns (27.786%)  route 0.218ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.817ns (routing 1.031ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.218     2.141    kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y65         FDCE                                         f  kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.817     2.004    kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y65         FDCE                                         r  kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.084ns (27.786%)  route 0.218ns (72.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.817ns (routing 1.031ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.218     2.141    kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y65         FDCE                                         f  kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.817     2.004    kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y65         FDCE                                         r  kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.084ns (26.666%)  route 0.231ns (73.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.031ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.231     2.154    kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y70         FDCE                                         f  kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.821     2.008    kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y70         FDCE                                         r  kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.084ns (26.666%)  route 0.231ns (73.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.031ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.231     2.154    kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y70         FDCE                                         f  kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.821     2.008    kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y70         FDCE                                         r  kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.084ns (26.666%)  route 0.231ns (73.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.821ns (routing 1.031ns, distribution 0.790ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.231     2.154    kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X26Y70         FDCE                                         f  kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.821     2.008    kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X26Y70         FDCE                                         r  kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.084ns (23.557%)  route 0.273ns (76.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.688ns (routing 0.945ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.833ns (routing 1.031ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.688     1.839    kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X23Y51         FDRE                                         r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.923 r  kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.273     2.195    kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X27Y68         FDCE                                         f  kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.833     2.020    kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y68         FDCE                                         r  kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.449ns  (logic 0.757ns (30.912%)  route 1.692ns (69.088%))
  Logic Levels:           5  (CARRY8=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.251 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.281    kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2_n_0
    SLICE_X10Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     1.395 r  kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.469     1.864    kria_top_i/register_bank_0/inst/dct_count0[28]
    SLICE_X13Y126        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     1.999 r  kria_top_i/register_bank_0/inst/dct_count_reg[28]_i_1/O
                         net (fo=1, routed)           0.450     2.449    kria_top_i/register_bank_0/inst/dct_count_reg[28]_i_1_n_0
    SLICE_X13Y126        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.401ns  (logic 0.823ns (34.278%)  route 1.578ns (65.722%))
  Logic Levels:           5  (CARRY8=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.251 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.281    kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2_n_0
    SLICE_X10Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     1.442 r  kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.447     1.889    kria_top_i/register_bank_0/inst/dct_count0[30]
    SLICE_X13Y126        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.154     2.043 r  kria_top_i/register_bank_0/inst/dct_count_reg[30]_i_1/O
                         net (fo=1, routed)           0.358     2.401    kria_top_i/register_bank_0/inst/dct_count_reg[30]_i_1_n_0
    SLICE_X13Y126        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.295ns  (logic 0.752ns (32.768%)  route 1.543ns (67.232%))
  Logic Levels:           5  (CARRY8=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.251 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.281    kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2_n_0
    SLICE_X10Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     1.374 r  kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.439     1.813    kria_top_i/register_bank_0/inst/dct_count0[27]
    SLICE_X13Y126        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     1.964 r  kria_top_i/register_bank_0/inst/dct_count_reg[27]_i_1/O
                         net (fo=1, routed)           0.331     2.295    kria_top_i/register_bank_0/inst/dct_count_reg[27]_i_1_n_0
    SLICE_X13Y126        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.294ns  (logic 0.813ns (35.441%)  route 1.481ns (64.559%))
  Logic Levels:           5  (CARRY8=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.251 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.281    kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2_n_0
    SLICE_X10Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     1.400 r  kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.441     1.841    kria_top_i/register_bank_0/inst/dct_count0[29]
    SLICE_X13Y126        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.186     2.027 r  kria_top_i/register_bank_0/inst/dct_count_reg[29]_i_1/O
                         net (fo=1, routed)           0.267     2.294    kria_top_i/register_bank_0/inst/dct_count_reg[29]_i_1_n_0
    SLICE_X13Y126        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.115ns  (logic 0.768ns (36.313%)  route 1.347ns (63.687%))
  Logic Levels:           4  (CARRY8=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.292 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.218     1.510    kria_top_i/register_bank_0/inst/dct_count0[18]
    SLICE_X9Y124         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.219     1.729 r  kria_top_i/register_bank_0/inst/dct_count_reg[18]_i_1/O
                         net (fo=1, routed)           0.386     2.115    kria_top_i/register_bank_0/inst/dct_count_reg[18]_i_1_n_0
    SLICE_X9Y124         LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.088ns  (logic 0.753ns (36.065%)  route 1.335ns (63.935%))
  Logic Levels:           5  (CARRY8=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.251 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.281    kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2_n_0
    SLICE_X10Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     1.438 r  kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_3/O[6]
                         net (fo=1, routed)           0.149     1.587    kria_top_i/register_bank_0/inst/dct_count0[31]
    SLICE_X9Y124         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.088     1.675 r  kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_1/O
                         net (fo=1, routed)           0.413     2.088    kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_1_n_0
    SLICE_X9Y124         LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.050ns  (logic 0.750ns (36.587%)  route 1.300ns (63.413%))
  Logic Levels:           5  (CARRY8=3 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     1.251 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.281    kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2_n_0
    SLICE_X10Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     1.387 r  kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.200     1.587    kria_top_i/register_bank_0/inst/dct_count0[26]
    SLICE_X9Y123         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.136     1.723 r  kria_top_i/register_bank_0/inst/dct_count_reg[26]_i_1/O
                         net (fo=1, routed)           0.327     2.050    kria_top_i/register_bank_0/inst/dct_count_reg[26]_i_1_n_0
    SLICE_X9Y123         LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.030ns  (logic 0.768ns (37.834%)  route 1.262ns (62.166%))
  Logic Levels:           4  (CARRY8=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     1.357 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/O[7]
                         net (fo=1, routed)           0.155     1.512    kria_top_i/register_bank_0/inst/dct_count0[24]
    SLICE_X9Y123         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.154     1.666 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_1/O
                         net (fo=1, routed)           0.364     2.030    kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_1_n_0
    SLICE_X9Y123         LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.022ns  (logic 0.702ns (34.719%)  route 1.320ns (65.281%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.334     1.223 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/O[7]
                         net (fo=1, routed)           0.211     1.434    kria_top_i/register_bank_0/inst/dct_count0[16]
    SLICE_X10Y120        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.192     1.626 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_1/O
                         net (fo=1, routed)           0.396     2.022    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_1_n_0
    SLICE_X10Y120        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.979ns  (logic 0.825ns (41.689%)  route 1.154ns (58.311%))
  Logic Levels:           4  (CARRY8=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/G
    SLICE_X9Y122         LDCE (EnToQ_DFF2_SLICEL_G_Q)
                                                      0.176     0.176 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/Q
                         net (fo=2, routed)           0.713     0.889    kria_top_i/register_bank_0/inst/dct_count[10]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     1.156 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.030     1.186    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2_n_0
    SLICE_X10Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     1.343 r  kria_top_i/register_bank_0/inst/dct_count_reg[24]_i_2/O[6]
                         net (fo=1, routed)           0.169     1.512    kria_top_i/register_bank_0/inst/dct_count0[23]
    SLICE_X9Y123         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     1.737 r  kria_top_i/register_bank_0/inst/dct_count_reg[23]_i_1/O
                         net (fo=1, routed)           0.242     1.979    kria_top_i/register_bank_0/inst/dct_count_reg[23]_i_1_n_0
    SLICE_X9Y123         LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/sgp_count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/sgp_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.196ns (58.571%)  route 0.139ns (41.429%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/sgp_count_reg[0]/G
    SLICE_X5Y135         LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.106     0.106 f  kria_top_i/register_bank_0/inst/sgp_count_reg[0]/Q
                         net (fo=3, routed)           0.061     0.167    kria_top_i/register_bank_0/inst/sgp_count[0]
    SLICE_X5Y135         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.090     0.257 r  kria_top_i/register_bank_0/inst/sgp_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.078     0.335    kria_top_i/register_bank_0/inst/sgp_count_reg[0]_i_1_n_0
    SLICE_X5Y135         LDCE                                         r  kria_top_i/register_bank_0/inst/sgp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.197ns (58.520%)  route 0.140ns (41.480%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[0]/G
    SLICE_X9Y124         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.107     0.107 f  kria_top_i/register_bank_0/inst/dct_count_reg[0]/Q
                         net (fo=3, routed)           0.059     0.166    kria_top_i/register_bank_0/inst/dct_count[0]
    SLICE_X9Y124         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.090     0.256 r  kria_top_i/register_bank_0/inst/dct_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.081     0.337    kria_top_i/register_bank_0/inst/dct_count_reg[0]_i_1_n_0
    SLICE_X9Y124         LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.152ns (44.673%)  route 0.188ns (55.327%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120        LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[3]/G
    SLICE_X10Y120        LDCE (EnToQ_HFF2_SLICEM_G_Q)
                                                      0.107     0.107 r  kria_top_i/register_bank_0/inst/dct_count_reg[3]/Q
                         net (fo=2, routed)           0.112     0.219    kria_top_i/register_bank_0/inst/dct_count[3]
    SLICE_X10Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     0.240 r  kria_top_i/register_bank_0/inst/dct_count_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.069     0.309    kria_top_i/register_bank_0/inst/dct_count0[3]
    SLICE_X10Y120        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.024     0.333 r  kria_top_i/register_bank_0/inst/dct_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.007     0.340    kria_top_i/register_bank_0/inst/dct_count_reg[3]_i_1_n_0
    SLICE_X10Y120        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.160ns (46.697%)  route 0.183ns (53.303%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[9]/G
    SLICE_X9Y122         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.106     0.106 r  kria_top_i/register_bank_0/inst/dct_count_reg[9]/Q
                         net (fo=2, routed)           0.110     0.216    kria_top_i/register_bank_0/inst/dct_count[9]
    SLICE_X10Y122        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.031     0.247 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.066     0.313    kria_top_i/register_bank_0/inst/dct_count0[10]
    SLICE_X9Y122         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.023     0.336 r  kria_top_i/register_bank_0/inst/dct_count_reg[10]_i_1/O
                         net (fo=1, routed)           0.007     0.343    kria_top_i/register_bank_0/inst/dct_count_reg[10]_i_1_n_0
    SLICE_X9Y122         LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/sgp_count_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/sgp_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.168ns (48.768%)  route 0.176ns (51.232%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/sgp_count_reg[15]/G
    SLICE_X7Y134         LDCE (EnToQ_DFF2_SLICEM_G_Q)
                                                      0.108     0.108 r  kria_top_i/register_bank_0/inst/sgp_count_reg[15]/Q
                         net (fo=2, routed)           0.080     0.188    kria_top_i/register_bank_0/inst/sgp_count[15]
    SLICE_X6Y134         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.019     0.207 r  kria_top_i/register_bank_0/inst/sgp_count_reg[16]_i_2/O[6]
                         net (fo=1, routed)           0.086     0.293    kria_top_i/register_bank_0/inst/sgp_count0[15]
    SLICE_X7Y134         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.041     0.334 r  kria_top_i/register_bank_0/inst/sgp_count_reg[15]_i_1/O
                         net (fo=1, routed)           0.010     0.344    kria_top_i/register_bank_0/inst/sgp_count_reg[15]_i_1_n_0
    SLICE_X7Y134         LDCE                                         r  kria_top_i/register_bank_0/inst/sgp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/sgp_count_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/sgp_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.272%)  route 0.181ns (49.728%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/sgp_count_reg[25]/G
    SLICE_X5Y135         LDCE (EnToQ_CFF2_SLICEM_G_Q)
                                                      0.106     0.106 r  kria_top_i/register_bank_0/inst/sgp_count_reg[25]/Q
                         net (fo=2, routed)           0.090     0.196    kria_top_i/register_bank_0/inst/sgp_count[25]
    SLICE_X6Y136         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.020     0.216 r  kria_top_i/register_bank_0/inst/sgp_count_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.082     0.298    kria_top_i/register_bank_0/inst/sgp_count0[25]
    SLICE_X5Y135         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.057     0.355 r  kria_top_i/register_bank_0/inst/sgp_count_reg[25]_i_1/O
                         net (fo=1, routed)           0.009     0.364    kria_top_i/register_bank_0/inst/sgp_count_reg[25]_i_1_n_0
    SLICE_X5Y135         LDCE                                         r  kria_top_i/register_bank_0/inst/sgp_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/sgp_count_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/sgp_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.182ns (49.371%)  route 0.187ns (50.629%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/sgp_count_reg[19]/G
    SLICE_X7Y134         LDCE (EnToQ_CFF2_SLICEM_G_Q)
                                                      0.106     0.106 r  kria_top_i/register_bank_0/inst/sgp_count_reg[19]/Q
                         net (fo=2, routed)           0.091     0.197    kria_top_i/register_bank_0/inst/sgp_count[19]
    SLICE_X6Y135         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.019     0.216 r  kria_top_i/register_bank_0/inst/sgp_count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.087     0.303    kria_top_i/register_bank_0/inst/sgp_count0[19]
    SLICE_X7Y134         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.057     0.360 r  kria_top_i/register_bank_0/inst/sgp_count_reg[19]_i_1/O
                         net (fo=1, routed)           0.009     0.369    kria_top_i/register_bank_0/inst/sgp_count_reg[19]_i_1_n_0
    SLICE_X7Y134         LDCE                                         r  kria_top_i/register_bank_0/inst/sgp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_count_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.181ns (47.930%)  route 0.197ns (52.070%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y123         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/dct_count_reg[25]/G
    SLICE_X9Y123         LDCE (EnToQ_CFF2_SLICEL_G_Q)
                                                      0.107     0.107 r  kria_top_i/register_bank_0/inst/dct_count_reg[25]/Q
                         net (fo=2, routed)           0.100     0.207    kria_top_i/register_bank_0/inst/dct_count[25]
    SLICE_X10Y124        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.021     0.228 r  kria_top_i/register_bank_0/inst/dct_count_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.090     0.318    kria_top_i/register_bank_0/inst/dct_count0[25]
    SLICE_X9Y123         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.053     0.371 r  kria_top_i/register_bank_0/inst/dct_count_reg[25]_i_1/O
                         net (fo=1, routed)           0.007     0.378    kria_top_i/register_bank_0/inst/dct_count_reg[25]_i_1_n_0
    SLICE_X9Y123         LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/sgp_count_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/sgp_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.194ns (50.569%)  route 0.190ns (49.431%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/sgp_count_reg[5]/G
    SLICE_X7Y133         LDCE (EnToQ_BFF2_SLICEM_G_Q)
                                                      0.108     0.108 r  kria_top_i/register_bank_0/inst/sgp_count_reg[5]/Q
                         net (fo=2, routed)           0.106     0.214    kria_top_i/register_bank_0/inst/sgp_count[5]
    SLICE_X6Y133         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.019     0.233 r  kria_top_i/register_bank_0/inst/sgp_count_reg[8]_i_2/O[4]
                         net (fo=1, routed)           0.075     0.308    kria_top_i/register_bank_0/inst/sgp_count0[5]
    SLICE_X7Y133         LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.067     0.375 r  kria_top_i/register_bank_0/inst/sgp_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.009     0.384    kria_top_i/register_bank_0/inst/sgp_count_reg[5]_i_1_n_0
    SLICE_X7Y133         LDCE                                         r  kria_top_i/register_bank_0/inst/sgp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/sgp_count_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/register_bank_0/inst/sgp_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.164ns (42.749%)  route 0.220ns (57.251%))
  Logic Levels:           3  (CARRY8=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         LDCE                         0.000     0.000 r  kria_top_i/register_bank_0/inst/sgp_count_reg[2]/G
    SLICE_X7Y133         LDCE (EnToQ_DFF2_SLICEM_G_Q)
                                                      0.108     0.108 r  kria_top_i/register_bank_0/inst/sgp_count_reg[2]/Q
                         net (fo=2, routed)           0.130     0.238    kria_top_i/register_bank_0/inst/sgp_count[2]
    SLICE_X6Y133         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     0.257 r  kria_top_i/register_bank_0/inst/sgp_count_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.063     0.320    kria_top_i/register_bank_0/inst/sgp_count0[2]
    SLICE_X7Y133         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     0.357 r  kria_top_i/register_bank_0/inst/sgp_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.027     0.384    kria_top_i/register_bank_0/inst/sgp_count_reg[2]_i_1_n_0
    SLICE_X7Y133         LDCE                                         r  kria_top_i/register_bank_0/inst/sgp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.283ns  (logic 0.882ns (20.593%)  route 3.401ns (79.407%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.680ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.271     3.538    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X6Y117         FDRE                                         r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.652 r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/Q
                         net (fo=9, routed)           0.449     4.100    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/length[6]
    SLICE_X8Y111         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     4.320 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/sel_secret1_carry_i_13/O
                         net (fo=1, routed)           0.032     4.352    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_4
    SLICE_X8Y111         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.240     4.592 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/sel_secret1_carry/CO[7]
                         net (fo=22, routed)          1.697     6.290    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/CO[0]
    SLICE_X25Y45         LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.156     6.446 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[3]_i_5/O
                         net (fo=2, routed)           0.196     6.642    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[3]_i_5_n_0
    SLICE_X25Y45         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.152     6.794 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[1]_i_1/O
                         net (fo=1, routed)           1.027     7.821    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_20
    SLICE_X22Y46         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.257ns  (logic 0.921ns (21.635%)  route 3.336ns (78.365%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.680ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.271     3.538    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X6Y117         FDRE                                         r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.652 r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/Q
                         net (fo=9, routed)           0.449     4.100    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/length[6]
    SLICE_X8Y111         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     4.320 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/sel_secret1_carry_i_13/O
                         net (fo=1, routed)           0.032     4.352    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_4
    SLICE_X8Y111         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.240     4.592 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/sel_secret1_carry/CO[7]
                         net (fo=22, routed)          1.684     6.277    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[3].pipeline_ready/CO[0]
    SLICE_X24Y42         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.060     6.337 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[3].pipeline_ready/secret_reg[0]_i_4/O
                         net (fo=1, routed)           0.159     6.496    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[5].pipeline_cover/secret_reg[0]_i_1_0
    SLICE_X24Y43         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.138     6.634 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[5].pipeline_cover/secret_reg[0]_i_2/O
                         net (fo=1, routed)           0.173     6.807    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[0]_0
    SLICE_X24Y47         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149     6.956 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[0]_i_1/O
                         net (fo=1, routed)           0.839     7.795    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_21
    SLICE_X22Y47         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.185ns  (logic 1.072ns (25.617%)  route 3.113ns (74.383%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.680ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.271     3.538    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X6Y117         FDRE                                         r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.652 r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/Q
                         net (fo=9, routed)           0.449     4.100    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/length[6]
    SLICE_X8Y111         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     4.320 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/sel_secret1_carry_i_13/O
                         net (fo=1, routed)           0.032     4.352    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_4
    SLICE_X8Y111         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.240     4.592 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/sel_secret1_carry/CO[7]
                         net (fo=22, routed)          1.675     6.267    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[1].pipeline_ready/CO[0]
    SLICE_X24Y44         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.186     6.453 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[1].pipeline_ready/secret_reg[3]_i_9/O
                         net (fo=1, routed)           0.059     6.512    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[0].pipeline_cover/secret_reg[3]_i_1__0_0
    SLICE_X24Y44         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.084     6.596 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[0].pipeline_cover/secret_reg[3]_i_6/O
                         net (fo=1, routed)           0.221     6.817    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[3]_1
    SLICE_X24Y45         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.228     7.045 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.677     7.722    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_18
    SLICE_X22Y46         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.113ns  (logic 0.786ns (19.109%)  route 3.327ns (80.891%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.680ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.271     3.538    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X6Y117         FDRE                                         r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.652 r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/Q
                         net (fo=9, routed)           0.449     4.100    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/length[6]
    SLICE_X8Y111         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     4.320 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/sel_secret1_carry_i_13/O
                         net (fo=1, routed)           0.032     4.352    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_4
    SLICE_X8Y111         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.240     4.592 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/sel_secret1_carry/CO[7]
                         net (fo=22, routed)          1.688     6.280    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[2].pipeline_ready/CO[0]
    SLICE_X24Y45         LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.152     6.432 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[2].pipeline_ready/secret_reg[2]_i_4/O
                         net (fo=1, routed)           0.441     6.873    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[2]_1
    SLICE_X25Y46         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.060     6.933 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[2]_i_1/O
                         net (fo=1, routed)           0.718     7.651    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_19
    SLICE_X22Y46         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/secret_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/valid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 0.794ns (23.313%)  route 2.612ns (76.687%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.680ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.271     3.538    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X6Y117         FDRE                                         r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y117         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.652 r  kria_top_i/register_bank_0/inst/slv_reg7_reg[6]/Q
                         net (fo=9, routed)           0.449     4.100    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/length[6]
    SLICE_X8Y111         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     4.320 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/sel_secret1_carry_i_13/O
                         net (fo=1, routed)           0.032     4.352    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_4
    SLICE_X8Y111         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.240     4.592 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/sel_secret1_carry/CO[7]
                         net (fo=22, routed)          1.740     6.332    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/CO[0]
    SLICE_X23Y43         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.137     6.469 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[3]_i_7/O
                         net (fo=3, routed)           0.168     6.637    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/secret_reg[3]_i_7_n_0
    SLICE_X23Y44         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.720 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/valid_reg_i_1/O
                         net (fo=1, routed)           0.223     6.943    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read_n_22
    SLICE_X23Y44         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.999ns  (logic 0.336ns (16.805%)  route 1.663ns (83.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.225ns (routing 1.680ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.225     3.492    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X16Y112        FDRE                                         r  kria_top_i/register_bank_0/inst/dct_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.605 r  kria_top_i/register_bank_0/inst/dct_state_reg[0]/Q
                         net (fo=35, routed)          1.183     4.789    kria_top_i/register_bank_0/inst/dct_state_BUFG[0]
    SLICE_X10Y120        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.223     5.012 r  kria_top_i/register_bank_0/inst/dct_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.480     5.492    kria_top_i/register_bank_0/inst/dct_count_reg[6]_i_1_n_0
    SLICE_X10Y120        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.974ns  (logic 0.339ns (17.170%)  route 1.635ns (82.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.225ns (routing 1.680ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.225     3.492    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X16Y112        FDRE                                         r  kria_top_i/register_bank_0/inst/dct_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.605 r  kria_top_i/register_bank_0/inst/dct_state_reg[0]/Q
                         net (fo=35, routed)          1.239     4.845    kria_top_i/register_bank_0/inst/dct_state_BUFG[0]
    SLICE_X10Y120        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.226     5.071 r  kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_1/O
                         net (fo=1, routed)           0.396     5.467    kria_top_i/register_bank_0/inst/dct_count_reg[16]_i_1_n_0
    SLICE_X10Y120        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/ready_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.089ns  (logic 0.416ns (19.910%)  route 1.673ns (80.090%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.039ns (routing 1.680ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.039     3.306    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/clk
    SLICE_X23Y59         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/ready_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y59         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.420 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/ready_ff_reg/Q
                         net (fo=12, routed)          1.139     4.559    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[0].pipeline_cover/sel[0]
    SLICE_X19Y35         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.081     4.640 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[0].pipeline_cover/cover_reg[5]_i_2/O
                         net (fo=1, routed)           0.223     4.863    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[2].pipeline_ready/data_reg[2][5]
    SLICE_X19Y35         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.221     5.084 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[2].pipeline_ready/cover_reg[5]_i_1/O
                         net (fo=1, routed)           0.311     5.395    kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[2].pipeline_ready_n_4
    SLICE_X19Y39         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/cover_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.898ns  (logic 0.251ns (13.226%)  route 1.647ns (86.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.225ns (routing 1.680ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.225     3.492    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X16Y112        FDRE                                         r  kria_top_i/register_bank_0/inst/dct_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.605 r  kria_top_i/register_bank_0/inst/dct_state_reg[0]/Q
                         net (fo=35, routed)          1.219     4.824    kria_top_i/register_bank_0/inst/dct_state_BUFG[0]
    SLICE_X10Y120        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     4.962 r  kria_top_i/register_bank_0/inst/dct_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.428     5.390    kria_top_i/register_bank_0/inst/dct_count_reg[4]_i_1_n_0
    SLICE_X10Y120        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/register_bank_0/inst/dct_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/register_bank_0/inst/dct_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.878ns  (logic 0.262ns (13.953%)  route 1.616ns (86.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.225ns (routing 1.680ns, distribution 1.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       3.225     3.492    kria_top_i/register_bank_0/inst/S_AXI_ACLK
    SLICE_X16Y112        FDRE                                         r  kria_top_i/register_bank_0/inst/dct_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y112        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.605 r  kria_top_i/register_bank_0/inst/dct_state_reg[0]/Q
                         net (fo=35, routed)          1.224     4.829    kria_top_i/register_bank_0/inst/dct_state_BUFG[0]
    SLICE_X10Y120        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149     4.978 r  kria_top_i/register_bank_0/inst/dct_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.392     5.370    kria_top_i/register_bank_0/inst/dct_count_reg[7]_i_1_n_0
    SLICE_X10Y120        LDCE                                         r  kria_top_i/register_bank_0/inst/dct_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/vld_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.106ns (46.164%)  route 0.124ns (53.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.945ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.661     1.812    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/clk
    SLICE_X23Y96         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.896 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.032     1.928    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/state[1]
    SLICE_X23Y96         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.022     1.950 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/vld_reg_i_1__0/O
                         net (fo=1, routed)           0.092     2.042    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/vld_reg_i_1__0_n_0
    SLICE_X23Y96         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/vld_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.121ns (49.064%)  route 0.126ns (50.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.945ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.661     1.812    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/clk
    SLICE_X23Y96         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.896 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.032     1.928    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/state[1]
    SLICE_X23Y96         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.037     1.965 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg_i_1__0/O
                         net (fo=1, routed)           0.094     2.059    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read__0
    SLICE_X23Y96         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.122ns (50.812%)  route 0.118ns (49.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.945ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.668     1.819    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clk
    SLICE_X23Y99         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.903 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.055     1.958    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/state[0]
    SLICE_X23Y98         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.038     1.996 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg_i_1/O
                         net (fo=1, routed)           0.063     2.059    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read__0
    SLICE_X23Y98         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.121ns (47.063%)  route 0.136ns (52.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.945ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.668     1.819    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clk
    SLICE_X23Y99         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.903 f  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.055     1.958    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/state[0]
    SLICE_X23Y98         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.037     1.995 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clr_reg_i_1/O
                         net (fo=1, routed)           0.081     2.076    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clr
    SLICE_X23Y98         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/clr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.085ns (49.043%)  route 0.088ns (50.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.945ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.761     1.912    kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/clk
    SLICE_X22Y106        FDSE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.997 r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.088     2.085    kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg_n_0_[0]
    SLICE_X22Y106        LDCE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/clr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/load_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.084ns (45.861%)  route 0.099ns (54.139%))
  Logic Levels:           0  
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.945ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.761     1.912    kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/clk
    SLICE_X22Y106        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.996 r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.099     2.095    kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg_n_0_[1]
    SLICE_X22Y106        LDCE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/load_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/vld_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.107ns (38.337%)  route 0.172ns (61.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.945ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.668     1.819    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clk
    SLICE_X23Y99         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.903 f  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.055     1.958    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/state[0]
    SLICE_X23Y98         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.023     1.981 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/vld_reg_i_1/O
                         net (fo=1, routed)           0.117     2.098    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/vld__0
    SLICE_X23Y98         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/vld_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.129ns (44.337%)  route 0.162ns (55.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.945ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.661     1.812    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/clk
    SLICE_X23Y96         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.085     1.897 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.057     1.954    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/state[2]
    SLICE_X24Y96         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.044     1.998 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_reg_i_1__0/O
                         net (fo=1, routed)           0.105     2.103    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc__0
    SLICE_X24Y96         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.086ns (43.638%)  route 0.111ns (56.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.945ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.761     1.912    kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/clk
    SLICE_X22Y106        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.998 r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.111     2.109    kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/FSM_onehot_state_reg_n_0_[4]
    SLICE_X22Y106        LDCE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/valid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.107ns (36.136%)  route 0.189ns (63.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.668ns (routing 0.945ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.668     1.819    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/clk
    SLICE_X23Y99         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.903 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.055     1.958    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/state[0]
    SLICE_X23Y98         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.023     1.981 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_reg_i_1/O
                         net (fo=1, routed)           0.134     2.115    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc__0
    SLICE_X23Y98         LDCE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          1758 Endpoints
Min Delay          1758 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.130ns  (logic 0.258ns (4.209%)  route 5.872ns (95.791%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.900ns (routing 1.536ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.117     2.292    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y67         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     2.375 r  kria_top_i/bram_mux_1/inst/addr[6]_INST_0/O
                         net (fo=16, routed)          3.755     6.130    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y10         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.900     3.116    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.020ns  (logic 0.258ns (4.286%)  route 5.762ns (95.714%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.901ns (routing 1.536ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.117     2.292    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y67         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     2.375 r  kria_top_i/bram_mux_1/inst/addr[6]_INST_0/O
                         net (fo=16, routed)          3.645     6.020    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y11         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.901     3.117    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.976ns  (logic 0.258ns (4.317%)  route 5.718ns (95.683%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.897ns (routing 1.536ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.117     2.292    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y67         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     2.375 r  kria_top_i/bram_mux_1/inst/addr[6]_INST_0/O
                         net (fo=16, routed)          3.601     5.976    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y9          RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.897     3.113    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 0.258ns (4.358%)  route 5.662ns (95.642%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.888ns (routing 1.536ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.117     2.292    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y67         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     2.375 r  kria_top_i/bram_mux_1/inst/addr[6]_INST_0/O
                         net (fo=16, routed)          3.545     5.920    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y7          RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.888     3.104    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 0.327ns (5.631%)  route 5.481ns (94.369%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.858ns (routing 1.536ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.191     2.366    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.152     2.518 r  kria_top_i/bram_mux_1/inst/addr[11]_INST_0/O
                         net (fo=16, routed)          3.290     5.808    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y13         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.858     3.074    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.797ns  (logic 0.258ns (4.451%)  route 5.539ns (95.549%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.893ns (routing 1.536ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.117     2.292    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y67         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     2.375 r  kria_top_i/bram_mux_1/inst/addr[6]_INST_0/O
                         net (fo=16, routed)          3.422     5.797    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y8          RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.893     3.109    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.755ns  (logic 0.327ns (5.682%)  route 5.428ns (94.318%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.858ns (routing 1.536ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.191     2.366    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.152     2.518 r  kria_top_i/bram_mux_1/inst/addr[11]_INST_0/O
                         net (fo=16, routed)          3.238     5.755    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y11         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.858     3.074    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.710ns  (logic 0.258ns (4.519%)  route 5.452ns (95.481%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.858ns (routing 1.536ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.117     2.292    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y67         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.083     2.375 r  kria_top_i/bram_mux_1/inst/addr[6]_INST_0/O
                         net (fo=16, routed)          3.335     5.710    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y13         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.858     3.074    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 0.327ns (5.763%)  route 5.347ns (94.237%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.854ns (routing 1.536ns, distribution 1.318ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.191     2.366    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.152     2.518 r  kria_top_i/bram_mux_1/inst/addr[11]_INST_0/O
                         net (fo=16, routed)          3.156     5.674    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y9          RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.854     3.070    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.643ns  (logic 0.327ns (5.794%)  route 5.316ns (94.206%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.859ns (routing 1.536ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/G
    SLICE_X9Y114         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.175     0.175 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg/Q
                         net (fo=235, routed)         2.191     2.366    kria_top_i/bram_mux_1/inst/bram_mode
    SLICE_X22Y68         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.152     2.518 r  kria_top_i/bram_mux_1/inst/addr[11]_INST_0/O
                         net (fo=16, routed)          3.126     5.643    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y12         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       2.859     3.075    kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E2                                     r  kria_top_i/axi_bram_ctrl_2_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/inc_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/count_addr/dout_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.108ns (59.995%)  route 0.072ns (40.005%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.921ns (routing 1.031ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        LDCE                         0.000     0.000 r  kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/inc_reg/G
    SLICE_X19Y110        LDCE (EnToQ_AFF2_SLICEL_G_Q)
                                                      0.108     0.108 r  kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/inc_reg/Q
                         net (fo=16, routed)          0.072     0.180    kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/count_addr/E[0]
    SLICE_X19Y111        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/count_addr/dout_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.921     2.108    kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/count_addr/clk
    SLICE_X19Y111        FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/count_addr/dout_reg[15]/C

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/dout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.108ns (57.872%)  route 0.079ns (42.128%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.816ns (routing 1.031ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/G
    SLICE_X23Y98         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.108     0.108 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/Q
                         net (fo=2, routed)           0.079     0.187    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/E[0]
    SLICE_X23Y98         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.816     2.003    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/clk
    SLICE_X23Y98         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/dout_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.108ns (57.872%)  route 0.079ns (42.128%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.816ns (routing 1.031ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y98         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/G
    SLICE_X23Y98         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.108     0.108 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read_reg/Q
                         net (fo=2, routed)           0.079     0.187    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/E[0]
    SLICE_X23Y98         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.816     2.003    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/clk
    SLICE_X23Y98         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_read/dout_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.107ns (57.226%)  route 0.080ns (42.774%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.825ns (routing 1.031ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
    SLICE_X23Y96         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.107     0.107 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/Q
                         net (fo=5, routed)           0.080     0.187    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/E[0]
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.825     2.012    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/clk
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[4]/C

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.107ns (56.872%)  route 0.081ns (43.128%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.821ns (routing 1.031ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
    SLICE_X23Y96         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.107     0.107 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/Q
                         net (fo=5, routed)           0.081     0.188    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/E[0]
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.821     2.008    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/clk
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[0]/C

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.107ns (56.872%)  route 0.081ns (43.128%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.821ns (routing 1.031ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
    SLICE_X23Y96         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.107     0.107 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/Q
                         net (fo=5, routed)           0.081     0.188    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/E[0]
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.821     2.008    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/clk
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.107ns (56.872%)  route 0.081ns (43.128%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.821ns (routing 1.031ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
    SLICE_X23Y96         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.107     0.107 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/Q
                         net (fo=5, routed)           0.081     0.188    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/E[0]
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.821     2.008    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/clk
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[2]/C

Slack:                    inf
  Source:                 kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.107ns (56.872%)  route 0.081ns (43.128%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.821ns (routing 1.031ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         LDCE                         0.000     0.000 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/G
    SLICE_X23Y96         LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.107     0.107 r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read_reg/Q
                         net (fo=5, routed)           0.081     0.188    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/E[0]
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.821     2.008    kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/clk
    SLICE_X23Y97         FDRE                                         r  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout_reg[3]/C

Slack:                    inf
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/dout_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.108ns (56.931%)  route 0.082ns (43.069%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.950ns (routing 1.031ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         LDCE                         0.000     0.000 r  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc_reg/G
    SLICE_X1Y117         LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.108     0.108 r  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc_reg/Q
                         net (fo=16, routed)          0.082     0.190    kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/E[0]
    SLICE_X0Y117         FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/dout_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.950     2.137    kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/clk
    SLICE_X0Y117         FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/dout_reg[1]/C

Slack:                    inf
  Source:                 kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc_reg/G
                            (positive level-sensitive latch)
  Destination:            kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/dout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.108ns (56.931%)  route 0.082ns (43.069%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.276ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.950ns (routing 1.031ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         LDCE                         0.000     0.000 r  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc_reg/G
    SLICE_X1Y117         LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.108     0.108 r  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc_reg/Q
                         net (fo=16, routed)          0.082     0.190    kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/E[0]
    SLICE_X0Y117         FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/dout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  kria_top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y93        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  kria_top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=17763, routed)       1.950     2.137    kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/clk
    SLICE_X0Y117         FDRE                                         r  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/dout_reg[2]/C





