





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="vgaregs-style.css">
    <title>VGA registers » VGA » Regs</title>
    <meta name="description" content="VGA registers">
    <link rel="prev" href="vgaregs-6747.html">
    <link rel="next" href="vgaregs-9324.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="vgaregs-about.html">About</a></li>


          

<li><a href="vgaregs-6747.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="vgaregs-9324.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>VGA</li>
              <li>
                <ul>
                  <li><a href="index.html">Regs</a></li>
                  <li><a href="vgaregs-43932.html">ASM</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">Map mask register      index 02h  SEQU   (a.k.a. Plane mask register)</span></span><br><span class="line"></span><br><span class="line">Layout  b3     EM3  Plane 3 write enable</span><br><span class="line">        b2     EM2  Plane 2 write enable</span><br><span class="line">        b1     EM1  Plane 1 write enable</span><br><span class="line">        b0     EM0  Plane 0 write enable</span><br><span class="line"></span><br><span class="line">- Plane enable (bits 3,2,1,0)</span><br><span class="line">        Enables writes to 0-3 planes simultaneously.</span><br><span class="line"></span><br><span class="line">        0 : Disable memory plane on CPU write operations</span><br><span class="line">        1 : Enable memory plane on CPU write operations</span><br><span class="line"></span><br><span class="line"><span class="ngb">Note</span>    See WM field of Mode register for different write modes.</span><br><span class="line">        See Bit mask register for bit masking.</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="vgaregs-28609.html">Read map select</a>
            
          </li>
        
          <li>
            
              <a href="vgaregs-28912.html">Mode register</a>
            
          </li>
        
          <li>
            
              <a href="vgaregs-32381.html">Bit mask</a>
            
          </li>
        
          <li>
            
              <a href="vgaregs-10018.html">Memory mode</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:13</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

