
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003598                       # Number of seconds simulated
sim_ticks                                  3598481484                       # Number of ticks simulated
final_tick                               530630261127                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79391                       # Simulator instruction rate (inst/s)
host_op_rate                                   100311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 282858                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877272                       # Number of bytes of host memory used
host_seconds                                 12721.85                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1276137573                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       334720                       # Number of bytes read from this memory
system.physmem.bytes_read::total               340224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        70656                       # Number of bytes written to this memory
system.physmem.bytes_written::total             70656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2615                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2658                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             552                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  552                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1529534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     93017013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94546547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1529534                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1529534                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19634949                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19634949                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19634949                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1529534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     93017013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              114181496                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8629453                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3140031                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2548833                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       213806                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1300922                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1238993                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           333919                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9279                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3291053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17312710                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3140031                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1572912                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3657662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1126709                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         596411                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1620416                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         99346                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8452997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.526314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.324578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4795335     56.73%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           229010      2.71%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           261078      3.09%     62.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           476457      5.64%     68.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           214895      2.54%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           327578      3.88%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           179908      2.13%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           152421      1.80%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1816315     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8452997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363874                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.006235                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3473914                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        547589                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3490132                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35655                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         905703                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       533127                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2170                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20617159                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5052                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         905703                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3663045                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          147316                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       139369                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3332300                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        265254                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19812818                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4531                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         142645                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         77437                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         1731                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27728524                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92298779                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92298779                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17055186                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10673212                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4213                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2558                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            680433                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1855502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       947511                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        14242                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       323253                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18614540                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14982005                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        29301                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6288310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18847839                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          792                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8452997                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.772390                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.920168                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2964103     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1784211     21.11%     56.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1232464     14.58%     70.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       848020     10.03%     80.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       703260      8.32%     89.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       384388      4.55%     93.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       375948      4.45%     98.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        86686      1.03%     99.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73917      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8452997                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108519     76.37%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              2      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15938     11.22%     87.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17642     12.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12488260     83.36%     83.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       212077      1.42%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1495096      9.98%     94.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       784925      5.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14982005                       # Type of FU issued
system.switch_cpus.iq.rate                   1.736148                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              142101                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009485                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38588404                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24907254                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14550258                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15124106                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        29900                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       727492                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       240771                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         905703                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           57828                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          9427                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18618775                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        64328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1855502                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       947511                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2525                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          180                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       125660                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       123542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       249202                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14700917                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1396267                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       281083                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     4                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2150945                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2082462                       # Number of branches executed
system.switch_cpus.iew.exec_stores             754678                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.703575                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14561759                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14550258                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9526184                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26717145                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.686116                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356557                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12282688                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6336103                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3439                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       216586                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7547294                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.627429                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.161204                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2989551     39.61%     39.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2049853     27.16%     66.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       840624     11.14%     77.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       419008      5.55%     83.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       429927      5.70%     89.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       168715      2.24%     91.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       185148      2.45%     93.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        95352      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       369116      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7547294                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12282688                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834750                       # Number of memory references committed
system.switch_cpus.commit.loads               1128010                       # Number of loads committed
system.switch_cpus.commit.membars                1698                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1766503                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11064785                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       249787                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        369116                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25796644                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38144139                       # The number of ROB writes
system.switch_cpus.timesIdled                    5037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  176456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12282688                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.862945                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.862945                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.158822                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.158822                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66091952                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20104546                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19072660                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3432                       # number of misc regfile writes
system.l2.replacements                           2659                       # number of replacements
system.l2.tagsinuse                       4093.161256                       # Cycle average of tags in use
system.l2.total_refs                           378831                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6754                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.089873                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            42.687148                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      37.037703                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     966.255484                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3047.180921                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009042                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.235902                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.743941                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999307                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         5213                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5217                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1727                       # number of Writeback hits
system.l2.Writeback_hits::total                  1727                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          105                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   105                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5318                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5322                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5318                       # number of overall hits
system.l2.overall_hits::total                    5322                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2615                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2658                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2615                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2658                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2615                       # number of overall misses
system.l2.overall_misses::total                  2658                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2712412                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    143651005                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       146363417                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2712412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    143651005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        146363417                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2712412                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    143651005                       # number of overall miss cycles
system.l2.overall_miss_latency::total       146363417                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7875                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1727                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1727                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               105                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7933                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7980                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7933                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7980                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.334057                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.337524                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.329636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.333083                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.329636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.333083                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 63079.348837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 54933.462715                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55065.243416                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 63079.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 54933.462715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55065.243416                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 63079.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 54933.462715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55065.243416                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  552                       # number of writebacks
system.l2.writebacks::total                       552                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2615                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2658                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2658                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2462471                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    128064815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    130527286                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2462471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    128064815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    130527286                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2462471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    128064815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    130527286                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.334057                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.337524                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.329636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.333083                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.329636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.333083                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 57266.767442                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 48973.160612                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49107.331076                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 57266.767442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 48973.160612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49107.331076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 57266.767442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 48973.160612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49107.331076                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                516.434007                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001630181                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    519                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1929923.277457                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    44.434007                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            472                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.071208                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.756410                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.827619                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1620357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1620357                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1620357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1620357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1620357                       # number of overall hits
system.cpu.icache.overall_hits::total         1620357                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3782323                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3782323                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3782323                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3782323                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3782323                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3782323                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1620416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1620416                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1620416                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1620416                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1620416                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1620416                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 64107.169492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64107.169492                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 64107.169492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64107.169492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 64107.169492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64107.169492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           47                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           47                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3067906                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3067906                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3067906                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3067906                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3067906                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3067906                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65274.595745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65274.595745                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 65274.595745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65274.595745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 65274.595745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65274.595745                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7933                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164440288                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   8189                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               20080.631090                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.921190                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.078810                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.882505                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.117495                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1088582                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1088582                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       702787                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702787                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2435                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2435                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1716                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1791369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1791369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1791369                       # number of overall hits
system.cpu.dcache.overall_hits::total         1791369                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        15084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15084                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          390                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15474                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15474                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15474                       # number of overall misses
system.cpu.dcache.overall_misses::total         15474                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    529310617                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    529310617                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     15435075                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15435075                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    544745692                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    544745692                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    544745692                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    544745692                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1103666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1103666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1806843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1806843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1806843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1806843                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013667                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000555                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000555                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008564                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008564                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008564                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 35090.865619                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35090.865619                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 39577.115385                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39577.115385                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 35203.935117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35203.935117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 35203.935117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35203.935117                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1727                       # number of writebacks
system.cpu.dcache.writebacks::total              1727                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7255                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          286                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7541                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7541                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7541                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7541                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7829                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7829                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7933                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7933                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7933                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    193316145                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    193316145                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2752288                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2752288                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    196068433                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    196068433                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    196068433                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    196068433                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004391                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004391                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004391                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24692.316388                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24692.316388                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 26464.307692                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26464.307692                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 24715.546830                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24715.546830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 24715.546830                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24715.546830                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
