$date
  Wed May 23 10:51:59 2018
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! clk_ext $end
$var reg 1 " rst_ext $end
$var reg 1 # en_ext $end
$var reg 1 $ tc_wire $end
$var reg 1 % clk_go $end
$scope module counter $end
$var reg 1 & count_puls $end
$var reg 1 ' count_enable $end
$var reg 1 ( rst $end
$var reg 8 ) q[7:0] $end
$var reg 1 * tc $end
$var reg 8 + internal[7:0] $end
$upscope $end
$scope module sr $end
$var reg 1 , s $end
$var reg 1 - r $end
$var reg 1 . q $end
$var reg 1 / not_q $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
0$
1%
U&
U'
U(
bUUUUUUUU )
0*
bUUUUUUUU +
0,
U-
U.
U/
#5000000
#20000000
0"
0(
0-
#53000000
1#
1'
#467000000
