[INF:CM0023] Creating log file ../../build/regression/ClassExtends/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1:1: No timescale set for "p1".

[WRN:PA0205] dut.sv:12:1: No timescale set for "p3".

[WRN:PA0205] dut.sv:17:1: No timescale set for "p2".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "p1".

[INF:CP0301] dut.sv:12:1: Compile package "p3".

[INF:CP0301] dut.sv:17:1: Compile package "p2".

[INF:CP0302] dut.sv:3:1: Compile class "p1::c1".

[INF:CP0302] dut.sv:21:1: Compile class "p2::c2".

[INF:CP0302] dut.sv:13:1: Compile class "p3::c33".

[INF:EL0526] Design Elaboration...

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ClassExtends/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ClassExtends/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ClassExtends/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed), id:20
|vpiElaborated:1
|vpiName:unnamed
|uhdmallPackages:
\_package: p1 (p1::), id:21 dut.sv:1:1: , endln:10:11, parent:unnamed, parID:20
  |vpiName:p1
  |vpiFullName:p1::
  |vpiDefName:p1
  |vpiParent:
  \_design: (unnamed), id:20
|uhdmallPackages:
\_package: p3 (p3::), id:22 dut.sv:12:1: , endln:15:11, parent:unnamed, parID:20
  |vpiName:p3
  |vpiFullName:p3::
  |vpiDefName:p3
  |vpiParent:
  \_design: (unnamed), id:20
|uhdmallPackages:
\_package: p2 (p2::), id:23 dut.sv:17:1: , endln:28:11, parent:unnamed, parID:20
  |vpiName:p2
  |vpiFullName:p2::
  |vpiTypedef:
  \_class_typespec: (p1::c3), id:15, line:8:9, endln:8:11, parent:p2::, parID:23
    |vpiName:p1::c3
    |vpiInstance:
    \_package: p2 (p2::), id:23 dut.sv:17:1: , endln:28:11, parent:unnamed, parID:20
    |vpiParent:
    \_package: p2 (p2::), id:23 dut.sv:17:1: , endln:28:11, parent:unnamed, parID:20
    |vpiClassDefn:
    \_class_defn: (p1::c1), id:1 dut.sv:3:1: , endln:5:9, parent:p1::, parID:0
  |vpiTypedef:
  \_import_typespec: (p1), id:12, line:19:8, endln:19:13
  |vpiDefName:p2
  |vpiParent:
  \_design: (unnamed), id:20
|uhdmtopPackages:
\_package: p1 (p1::), id:0 dut.sv:1:1: , endln:10:11, parent:unnamed, parID:20
  |vpiName:p1
  |vpiFullName:p1::
  |vpiTypedef:
  \_class_typespec: (p1::c3), id:15, line:8:9, endln:8:11, parent:p2::, parID:23
  |vpiDefName:p1
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (p1::c1), id:1 dut.sv:3:1: , endln:5:9, parent:p1::, parID:0
    |vpiName:c1
    |vpiFullName:p1::c1
    |vpiParent:
    \_package: p1 (p1::), id:0 dut.sv:1:1: , endln:10:11, parent:unnamed, parID:20
    |vpiDerivedClasses:
    \_class_defn: (p2::c2), id:5 dut.sv:21:1: , endln:26:9, parent:p2::, parID:4
      |vpiName:c2
      |vpiFullName:p2::c2
      |vpiVariables:
      \_class_var: (p2::c2::inst1), id:26, line:23:12, endln:23:17, parent:p2::c2, parID:5
        |vpiTypespec:
        \_class_typespec: (p3::c33), id:18, line:23:4, endln:23:8, parent:p2::c2::inst1, parID:19
          |vpiName:p3::c33
          |vpiParent:
          \_class_var: (p2::c2::inst1), id:19, line:23:12, endln:23:17, parent:p2::c2, parID:5
          |vpiClassDefn:
          \_class_defn: (p3::c33), id:3 dut.sv:13:1: , endln:14:9, parent:p3::, parID:2
        |vpiName:inst1
        |vpiFullName:p2::c2::inst1
        |vpiAutomatic:1
        |vpiVisibility:1
        |vpiParent:
        \_class_defn: (p2::c2), id:5 dut.sv:21:1: , endln:26:9, parent:p2::, parID:4
      |vpiTypedef:
      \_class_typespec: (p1::c3), id:27, line:8:9, endln:8:11, parent:p2::c2, parID:5
        |vpiName:p1::c3
        |vpiInstance:
        \_package: p2 (p2::), id:23 dut.sv:17:1: , endln:28:11, parent:unnamed, parID:20
        |vpiParent:
        \_class_defn: (p2::c2), id:5 dut.sv:21:1: , endln:26:9, parent:p2::, parID:4
        |vpiClassDefn:
        \_class_defn: (p1::c1), id:1 dut.sv:3:1: , endln:5:9, parent:p1::, parID:0
      |vpiParent:
      \_package: p2 (p2::), id:4 dut.sv:17:1: , endln:28:11, parent:unnamed, parID:20
      |vpiExtends:
      \_extends: , id:24, line:21:18, endln:21:20, parent:p2::c2, parID:5
        |vpiParent:
        \_class_defn: (p2::c2), id:5 dut.sv:21:1: , endln:26:9, parent:p2::, parID:4
        |vpiClassTypespec:
        \_class_typespec: (c3), id:25, line:21:18, endln:21:20, parID:24
          |vpiName:c3
          |vpiParent:
          \_extends: , id:24, line:21:18, endln:21:20, parent:p2::c2, parID:5
          |vpiClassDefn:
          \_class_defn: (p1::c1), id:1 dut.sv:3:1: , endln:5:9, parent:p1::, parID:0
  |vpiParent:
  \_design: (unnamed), id:20
|uhdmtopPackages:
\_package: p3 (p3::), id:2 dut.sv:12:1: , endln:15:11, parent:unnamed, parID:20
  |vpiName:p3
  |vpiFullName:p3::
  |vpiDefName:p3
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (p3::c33), id:3 dut.sv:13:1: , endln:14:9, parent:p3::, parID:2
    |vpiName:c33
    |vpiFullName:p3::c33
    |vpiParent:
    \_package: p3 (p3::), id:2 dut.sv:12:1: , endln:15:11, parent:unnamed, parID:20
  |vpiParent:
  \_design: (unnamed), id:20
|uhdmtopPackages:
\_package: p2 (p2::), id:4 dut.sv:17:1: , endln:28:11, parent:unnamed, parID:20
  |vpiName:p2
  |vpiFullName:p2::
  |vpiTypedef:
  \_class_typespec: (p1::c3), id:15, line:8:9, endln:8:11, parent:p2::, parID:23
  |vpiTypedef:
  \_import_typespec: (p1), id:9, line:19:8, endln:19:13
  |vpiDefName:p2
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (p2::c2), id:5 dut.sv:21:1: , endln:26:9, parent:p2::, parID:4
  |vpiParent:
  \_design: (unnamed), id:20
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/ClassExtends/dut.sv | ${SURELOG_DIR}/build/regression/ClassExtends/roundtrip/dut_000.sv | 2 | 28 | 

