ePixBoard:
  enable: 'True'
  forceWrite: 'False'
  dataWriter:
    enable: 'True'
    dataFile: /u1/ddoering/cpix2/dataSet_run5.dat
    open: 'False'
    bufferSize: '0'
    maxFileSize: '0'
  Cpix2:
    enable: 'True'
    AxiVersion:
      enable: 'True'
      ScratchPad: '0x0'
      FpgaReloadHalt: '0x0'
      FpgaReload: '0x0'
      FpgaReloadAddress: '0x0'
    Cpix2FpgaRegisters:
      enable: 'True'
      Version: '0xaa010001'
      R0Polarity: 'False'
      R0Delay: '4'
      R0Width: '12'
      GlblRstPolarity: 'True'
      GlblRstDelay: '0'
      GlblRstWidth: '0'
      AcqPolarity: 'False'
      AcqDelay1: '9'
      AcqWidth1: '8'
      EnAPolarity: 'False'
      EnADelay: '0'
      EnAWidth: '0'
      ReqTriggerCnt: '42'
      EnAllFrames: 'True'
      EnSingleFrame: 'False'
      PPbePolarity: 'True'
      PPbeDelay: '0'
      PPbeWidth: '0'
      PpmatPolarity: 'True'
      PpmatDelay: '0'
      PpmatWidth: '0'
      SyncPolarity: 'False'
      SyncDelay: '100000000'
      SyncWidth: '2'
      SaciSyncPolarity: 'False'
      SaciSyncDelay: '0'
      SaciSyncWidth: '0'
      SR0Polarity: 'False'
      SR0Delay1: '32'
      SR0Width1: '5'
      SR0Delay2: '300000'
      SR0Width2: '5'
      Vid: '1'
      ResetCounters: 'False'
      AsicPwrEnable: 'True'
      AsicPwrManual: 'True'
      AsicPwrManualDig: 'True'
      AsicPwrManualAna: 'True'
      AsicPwrManualIo: 'True'
      AsicPwrManualFpga: 'True'
      VguardDacSetting: '0'
      Cpix2DebugSel1: AsicR0
      Cpix2DebugSel2: AsicR0
      AdcClkHalfT: '1'
      StartupReq: 'False'
    TriggerRegisters:
      enable: 'True'
      RunTriggerEnable: 'True'
      RunTriggerDelay: '0'
      DaqTriggerEnable: 'False'
      DaqTriggerDelay: '0'
      AutoRunEn: 'False'
      AutoDaqEn: 'True'
      AutoTrigPeriod: '480'
      PgpTrigEn: 'False'
      AcqCountReset: 'False'
    SlowAdcRegisters:
      enable: 'False'
      StreamEn: 'False'
      StreamPeriod: '0'
    Cpix2Asic0:
      enable: 'True'
      CompTH1_DAC: '31'
      PulserSync: 'True'
      PLL_RO_Reset: 'False'
      PLL_RO_Itune: '2'
      PLL_RO_KVCO: '4'
      PLL_RO_filt1a: 'True'
      Pulser: '1000'
      Pbit: 'False'
      atest: 'False'
      test: 'True'
      Sba_test: 'False'
      Hrtest: 'False'
      PulserR: 'False'
      DM1: '2'
      DM2: '2'
      Pulser_DAC: '3'
      Monost_Pulser: '7'
      DM1en: 'True'
      DM2en: 'True'
      emph_bd: '4'
      emph_bc: '0'
      VREF_DAC: '16'
      VrefLow: '3'
      TPS_MUX: '0'
      RO_Monost: '3'
      TPS_GR: '3'
      cout: 'False'
      ckc: 'True'
      mod: 'True'
      PP_OCB_S2D: 'True'
      OCB: '3'
      Monost: '3'
      fastPP_enable: 'True'
      Preamp: '5'
      Pixel_FB: '3'
      Vld1_b: '1'
      CompTH2_DAC: '0'
      Vtrim_b: '3'
      tc: '0'
      S2D: '3'
      S2D_DAC_Bias: '3'
      TPS_DAC: '17'
      PLL_RO_filt1b: '2'
      PLL_RO_filter2: '2'
      PLL_RO_divider: '0'
      test_BE: 'False'
      DigRO_disable: 'False'
      DelEXEC: 'False'
      DelCCKreg: 'False'
      RO_rst_en: 'True'
      SLVDSbit: 'True'
      Pix_Count_T: 'True'
      Pix_Count_sel: 'False'
      RowStop: '47'
      ColumnStop: '47'
      CHIP ID: '0'
      DCycle_DAC: '25'
      DCycle_en: 'True'
      DCycle_bypass: 'False'
      MSBCompTH1_DAC: '4'
      MSBCompTH2_DAC: '5'
    Cpix2Asic1:
      enable: 'True'
      CompTH1_DAC: '31'
      PulserSync: 'True'
      PLL_RO_Reset: 'False'
      PLL_RO_Itune: '2'
      PLL_RO_KVCO: '4'
      PLL_RO_filt1a: 'True'
      Pulser: '1000'
      Pbit: 'False'
      atest: 'False'
      test: 'True'
      Sba_test: 'False'
      Hrtest: 'False'
      PulserR: 'False'
      DM1: '2'
      DM2: '2'
      Pulser_DAC: '3'
      Monost_Pulser: '7'
      DM1en: 'True'
      DM2en: 'True'
      emph_bd: '4'
      emph_bc: '0'
      VREF_DAC: '16'
      VrefLow: '3'
      TPS_MUX: '0'
      RO_Monost: '3'
      TPS_GR: '3'
      cout: 'False'
      ckc: 'True'
      mod: 'True'
      PP_OCB_S2D: 'True'
      OCB: '3'
      Monost: '3'
      fastPP_enable: 'True'
      Preamp: '5'
      Pixel_FB: '3'
      Vld1_b: '1'
      CompTH2_DAC: '0'
      Vtrim_b: '3'
      tc: '0'
      S2D: '3'
      S2D_DAC_Bias: '3'
      TPS_DAC: '17'
      PLL_RO_filt1b: '2'
      PLL_RO_filter2: '2'
      PLL_RO_divider: '0'
      test_BE: 'False'
      DigRO_disable: 'False'
      DelEXEC: 'False'
      DelCCKreg: 'False'
      RO_rst_en: 'True'
      SLVDSbit: 'True'
      Pix_Count_T: 'True'
      Pix_Count_sel: 'False'
      RowStop: '47'
      ColumnStop: '47'
      CHIP ID: '0'
      DCycle_DAC: '20'
      DCycle_en: 'True'
      DCycle_bypass: 'False'
      MSBCompTH1_DAC: '4'
      MSBCompTH2_DAC: '5'
    Pgp2bAxi:
      enable: 'False'
      Loopback: 0
      LocData: '0x0'
      LocDataEn: 'False'
      AutoStatus: 'False'
    Ad9249Rdout[1].Adc[0]:
      enable: 'False'
      ChannelDelay[0]: '0x0'
      ChannelDelay[1]: '0x0'
      ChannelDelay[2]: '0x0'
      ChannelDelay[3]: '0x0'
      FrameDelay: '0x0'
    Ad9249Config[1].Adc[0]:
      enable: 'False'
      ExternalPdwnMode: Full Power Down
      InternalPdwnMode: Chip Run
      DutyCycleStabilizer: 'Off'
      ClockDivide: Divide by 1
      ChopMode: 'off'
      DevIndexMask[7:4]: '0b0'
      DevIndexMask[3:0]: '0b0'
      DevIndexMask[DCO:FCO]: '0b0'
      UserTestModeCfg: single
      OutputTestMode: 'Off'
      OffsetAdjust: '0x0'
      OutputInvert: 'False'
      OutputFormat: Twos Compliment
    MicroblazeLog:
      enable: 'False'
    Oscilloscope:
      enable: 'False'
      ArmReg: 'False'
      TrigReg: 'False'
      ScopeEnable: 'False'
      TriggerEdge: Falling
      TriggerChannel: TrigReg
      TriggerMode: Never
      TriggerAdcThresh: '0'
      TriggerHoldoff: '0'
      TriggerOffset: '0'
      TraceLength: '0'
      SkipSamples: '0'
      InputChannelA: 'Off'
      InputChannelB: 'Off'
      TriggerDelay: '0'
    MMCM7Registers:
      enable: 'False'
      CLKOUT0PhaseMux: '0'
      CLKOUT0HighTime: '2'
      CLKOUT0LowTime: '2'
      CLKOUT0Frac: '0'
      CLKOUT0FracEn: '0'
      CLKOUT0Edge: '0'
      CLKOUT0NoCount: '0'
      CLKOUT0DelayTime: '0'
      CLKOUT1PhaseMux: '0'
      CLKOUT1HighTime: '3'
      CLKOUT1LowTime: '3'
      CLKOUT1Edge: '0'
      CLKOUT1NoCount: '0'
      CLKOUT1DelayTime: '0'
      CLKOUT2PhaseMux: '0'
      CLKOUT2HighTime: '40'
      CLKOUT2LowTime: '40'
      CLKOUT2Edge: '0'
      CLKOUT2NoCount: '0'
      CLKOUT2DelayTime: '0'
      CLKOUT3PhaseMux: '0'
      CLKOUT3HighTime: '1'
      CLKOUT3LowTime: '2'
      CLKOUT3Edge: '1'
      CLKOUT3NoCount: '0'
      CLKOUT3DelayTime: '0'
      CLKOUT4PhaseMux: '0'
      CLKOUT4HighTime: '1'
      CLKOUT4LowTime: '1'
      CLKOUT4Edge: '0'
      CLKOUT4NoCount: '1'
      CLKOUT4DelayTime: '0'
      CLKOUT5PhaseMux: '0'
      CLKOUT5HighTime: '1'
      CLKOUT5LowTime: '1'
      CLKOUT5Edge: '0'
      CLKOUT5NoCount: '1'
      CLKOUT5DelayTime: '0'
      CLKOUT6PhaseMux: '0'
      CLKOUT6HighTime: '1'
      CLKOUT6LowTime: '1'
      CLKOUT6Edge: '0'
      CLKOUT6NoCount: '1'
      CLKOUT6DelayTime: '0'
    Asic0Deserializer:
      enable: 'True'
      Resync: 'False'
    Asic1Deserializer:
      enable: 'True'
      Resync: 'False'
    Asic0PktRegisters:
      enable: 'True'
      TestMode: 'False'
      ResetCounters: 'False'
    Asic1PktRegisters:
      enable: 'True'
      TestMode: 'False'
      ResetCounters: 'False'
  runControl:
    enable: 'True'
    runState: Stopped
    runRate: 1 Hz
    runCount: '5'
