

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Tue Apr  9 23:32:20 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.252 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    384|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    260|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|     353|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     353|    653|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_134_18_1_0_U1027  |myproject_axi_mux_134_18_1_0  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_134_18_1_0_U1028  |myproject_axi_mux_134_18_1_0  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_134_18_1_0_U1029  |myproject_axi_mux_134_18_1_0  |        0|      0|  0|  65|    0|
    |myproject_axi_mux_134_18_1_0_U1030  |myproject_axi_mux_134_18_1_0  |        0|      0|  0|  65|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                               |                              |        0|      0|  0| 260|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln43_1_fu_314_p2       |     +    |      0|  0|  12|           2|           3|
    |add_ln43_fu_230_p2         |     +    |      0|  0|  12|           1|           3|
    |add_ln45_fu_272_p2         |     +    |      0|  0|  12|           2|           3|
    |p_Val2_48_fu_376_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_51_fu_462_p2        |     +    |      0|  0|  25|          18|          18|
    |p_Val2_55_fu_548_p2        |     +    |      0|  0|  25|          18|          18|
    |ret_V_3_fu_448_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_4_fu_534_p2          |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_362_p2            |     +    |      0|  0|  26|          19|          19|
    |underflow_3_fu_480_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_4_fu_566_p2      |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_394_p2        |    and   |      0|  0|   2|           1|           1|
    |or_ln340_16_fu_412_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_17_fu_498_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_584_p2         |    or    |      0|  0|   2|           1|           1|
    |p_Val2_52_fu_434_p3        |  select  |      0|  0|  18|           1|          18|
    |p_Val2_53_fu_520_p3        |  select  |      0|  0|  18|           1|          18|
    |select_ln340_34_fu_418_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_36_fu_504_p3  |  select  |      0|  0|  18|           1|          17|
    |select_ln340_38_fu_606_p3  |  select  |      0|  0|  18|           1|          18|
    |select_ln340_fu_590_p3     |  select  |      0|  0|  18|           1|          17|
    |select_ln388_15_fu_426_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_16_fu_512_p3  |  select  |      0|  0|  19|           1|          19|
    |select_ln388_fu_598_p3     |  select  |      0|  0|  19|           1|          19|
    |xor_ln340_32_fu_400_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_33_fu_406_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_34_fu_486_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_35_fu_492_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_36_fu_572_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_578_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_15_fu_388_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_16_fu_474_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_560_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 384|         140|         303|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   18|         36|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_ce_reg           |   1|   0|    1|          0|
    |ap_return_int_reg   |  18|   0|   18|          0|
    |p_Val2_2_reg_632    |  18|   0|   18|          0|
    |p_Val2_46_reg_620   |  18|   0|   18|          0|
    |p_Val2_49_reg_626   |  18|   0|   18|          0|
    |p_Val2_52_reg_638   |  18|   0|   18|          0|
    |p_Val2_53_reg_644   |  18|   0|   18|          0|
    |p_Val2_s_reg_614    |  18|   0|   18|          0|
    |x_0_V_int_reg       |  17|   0|   17|          0|
    |x_10_V_int_reg      |  17|   0|   17|          0|
    |x_11_V_int_reg      |  17|   0|   17|          0|
    |x_12_V_int_reg      |  17|   0|   17|          0|
    |x_1_V_int_reg       |  17|   0|   17|          0|
    |x_2_V_int_reg       |  17|   0|   17|          0|
    |x_3_V_int_reg       |  17|   0|   17|          0|
    |x_4_V_int_reg       |  17|   0|   17|          0|
    |x_5_V_int_reg       |  17|   0|   17|          0|
    |x_6_V_int_reg       |  17|   0|   17|          0|
    |x_7_V_int_reg       |  17|   0|   17|          0|
    |x_8_V_int_reg       |  17|   0|   17|          0|
    |x_9_V_int_reg       |  17|   0|   17|          0|
    |x_V_offset_int_reg  |   5|   0|    5|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 353|   0|  353|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_return   | out |   18| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|ap_ce       |  in |    1| ap_ctrl_hs | reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > | return value |
|x_0_V       |  in |   17|   ap_none  |                                  x_0_V                                  |    pointer   |
|x_1_V       |  in |   17|   ap_none  |                                  x_1_V                                  |    pointer   |
|x_2_V       |  in |   17|   ap_none  |                                  x_2_V                                  |    pointer   |
|x_3_V       |  in |   17|   ap_none  |                                  x_3_V                                  |    pointer   |
|x_4_V       |  in |   17|   ap_none  |                                  x_4_V                                  |    pointer   |
|x_5_V       |  in |   17|   ap_none  |                                  x_5_V                                  |    pointer   |
|x_6_V       |  in |   17|   ap_none  |                                  x_6_V                                  |    pointer   |
|x_7_V       |  in |   17|   ap_none  |                                  x_7_V                                  |    pointer   |
|x_8_V       |  in |   17|   ap_none  |                                  x_8_V                                  |    pointer   |
|x_9_V       |  in |   17|   ap_none  |                                  x_9_V                                  |    pointer   |
|x_10_V      |  in |   17|   ap_none  |                                  x_10_V                                 |    pointer   |
|x_11_V      |  in |   17|   ap_none  |                                  x_11_V                                 |    pointer   |
|x_12_V      |  in |   17|   ap_none  |                                  x_12_V                                 |    pointer   |
|x_V_offset  |  in |    5|   ap_none  |                                x_V_offset                               |    scalar    |
+------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

