{
    "line_num": [
        [
            32,
            32
        ],
        [
            20,
            30
        ]
    ],
    "blocks": [
        "assign sync_out = sync_in ^ invert_sync_nxt;",
        "always @ (posedge rst or posedge clk) begin\n    if(rst) begin\n        datavalid_reg <= 1'b0;\n        needs_invert <= 1'b0;\n        invert_sync <= 1'b0;\n    end else begin\n        datavalid_reg <= datavalid;\n        needs_invert <= needs_invert_nxt & ~datavalid_negedge;\n        invert_sync <= invert_sync_nxt;\n    end\nend"
    ]
}