module mux(input logic [3:0] d0, d1,
 input logic [3:0]s,
 output tri [3:0] y);

 tristate t0(d0, ~s, y);
 tristate t1(d1, s, y);

 
endmodule
