#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 19 10:24:57 2022
# Process ID: 22908
# Current directory: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27384 C:\Users\peter\Desktop\Elec Bsc\4th semester\SPRO4\Fifo_to_oled_v3\Oled_boyy\Oled_boyy.xpr
# Log file: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/vivado.log
# Journal file: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Uni/Semester4/Project/completed_project_parts/Fifo_to_oled/Oled_boyy' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd', nor could it be found using path 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd', nor could it be found using path 'D:/Uni/Semester4/Project/completed_project_parts/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/translation_fifo_conection/translation_fifo_conection.srcs/sources_1/new/pulse_stable_conversion.vhd', nor could it be found using path 'D:/Uni/Semester4/Project/completed_project_parts/translation_fifo_conection/translation_fifo_conection.srcs/sources_1/new/pulse_stable_conversion.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/easy_timer/easy_timer.srcs/sources_1/new/timer_variable.vhd', nor could it be found using path 'D:/Uni/Semester4/Project/completed_project_parts/easy_timer/easy_timer.srcs/sources_1/new/timer_variable.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/ProgramData/Xillinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
add_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/fifo_8by32.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/FF.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/debouncer.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/debouncer.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Desktop/test_setup/test_setup.srcs/sources_1/new/test_setup_for_ram.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/FF.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/input.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/testee.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ram_8by32.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd}}
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/translation_fifo_conection/translation_fifo_conection.srcs/sources_1/new/pulse_stable_conversion.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/easy_timer/easy_timer.srcs/sources_1/new/timer_variable.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/fifo_test_2/fifo_test_2.srcs/sources_1/new/fifo_w_signal_control.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/translation_fifo_conection/translation_fifo_conection.srcs/sources_1/new/pulse_stable_conversion.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/fifo_test_2/fifo_test_2.srcs/sources_1/new/ram_8by32.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/easy_timer/easy_timer.srcs/sources_1/new/timer_variable.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/testee.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/testee.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ram_8by32.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ram_8by32.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/FF.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/FF.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/input.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/debouncer.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/debouncer.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Desktop/test_setup/test_setup.srcs/sources_1/new/test_setup_for_ram.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/FF.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/FF.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/input.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/debouncer.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/debouncer.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Desktop/test_setup/test_setup.srcs/sources_1/new/test_setup_for_ram.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/fifo_8by32.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/fifo_8by32.vhd}}
close [ open {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/main.vhd} w ]
add_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/main.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd} w ]
add_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd}}
update_compile_order -fileset sources_1
import_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Translation1/Translation1.srcs/sources_1/imports/SPRO4/debouncer.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Translation1/Translation1.srcs/sources_1/imports/new/translation_interface.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Translation1/Translation1.srcs/sources_1/imports/SPRO4/signal_debouncer.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Translation1/Translation1.srcs/sources_1/new/v2.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Translation1/Translation1.srcs/sources_1/imports/SPRO4/dit_dah.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Translation1/Translation1.srcs/sources_1/new/counterSm.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Translation1/Translation1.srcs/sources_1/imports/SPRO4/pmod_adc.vhd} {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Translation1/Translation1.srcs/sources_1/imports/SPRO4/FF.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/counterSm.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/counterSm.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/main.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/main.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Oled_constr.xdc}}]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ascii_rom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'task1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dit_dah'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_8by32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_w_signal_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_ex'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'oled_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pmod_adc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_stable_conversion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signal_debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_ctrl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timer_variable'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'translation_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/peter/Desktop/Elec -notrace
couldn't read file "C:/Users/peter/Desktop/Elec": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu May 19 11:13:56 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 794.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 875.777 ; gain = 67.828
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 875.777 ; gain = 81.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 893.961 ; gain = 12.711
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'translation_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 893.961 ; gain = 0.000
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 893.961 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 893.961 ; gain = 0.000
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 934.848 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 937.699 ; gain = 2.750
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
ERROR: [VRFC 10-3354] formal port 'data_out' of mode out cannot be associated with actual port 'fifo_to_oled' of mode buffer [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:164]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:33]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
ERROR: [VRFC 10-3354] formal port 'data_out' of mode out cannot be associated with actual port 'fifo_to_oled' of mode buffer [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:157]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:26]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 11:33:38 2022...
