static void T_1 F_1 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_4 ;\r\nV_4 = F_2 ( V_1 , V_2 , V_3 , 0x68 ) ;\r\nif ( V_4 & ( 1 << 18 ) ) {\r\nF_3 ( V_5 L_1\r\nL_2 ) ;\r\nif ( ( V_4 & ( 1 << 17 ) ) == 0 ) {\r\nF_3 ( V_5 L_3\r\nL_4 ) ;\r\nF_3 ( V_5 L_5\r\nL_6 ) ;\r\nV_4 |= ( 1 << 17 ) ;\r\nF_4 ( V_1 , V_2 , V_3 , 0x68 , V_4 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_5 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n#ifdef F_6\r\nif ( ( V_6 > V_7 || V_8 ) &&\r\n! V_9 ) {\r\nF_3 ( V_5\r\nL_7\r\nL_8 ) ;\r\nV_10 = 1 ;\r\n}\r\n#endif\r\n}\r\nstatic int T_1 F_7 ( struct V_11 * V_12 )\r\n{\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_8 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n#ifdef F_9\r\n#ifdef F_10\r\nif ( V_13 )\r\nreturn;\r\nif ( F_11 ( V_14 , F_7 ) ) {\r\nV_15 = 1 ;\r\nF_3 ( V_5 L_9\r\nL_10\r\nL_11 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n#endif\r\n#endif\r\n}\r\nstatic T_2 T_1 F_12 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nV_17 = F_13 ( V_1 , V_2 , V_3 , 0xac ) ;\r\nV_17 &= ~ ( 1 << 5 ) ;\r\nF_14 ( V_1 , V_2 , V_3 , 0xac , V_17 ) ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x70 ) ;\r\nV_16 |= 1 << 8 ;\r\nF_4 ( V_1 , V_2 , V_3 , 0x70 , V_16 ) ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x8 ) ;\r\nV_16 &= 0xff ;\r\nreturn V_16 ;\r\n}\r\nstatic void T_1 F_15 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nif ( V_13 )\r\nreturn;\r\nV_16 = F_12 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_16 < 0x82 )\r\nV_15 = 1 ;\r\nelse {\r\nF_16 ( 0x72 , 0xcd6 ) ; V_17 = F_17 ( 0xcd7 ) ;\r\nif ( ! ( V_17 & 0x2 ) )\r\nV_15 = 1 ;\r\n}\r\nif ( V_15 ) {\r\nF_3 ( V_5 L_14 , V_16 ) ;\r\nF_3 ( V_5 L_15 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n}\r\nstatic T_2 T_1 F_18 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 ;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x8 ) ;\r\nV_16 &= 0xff ;\r\nreturn V_16 ;\r\n}\r\nstatic void T_1 F_19 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_2 V_16 , V_18 ;\r\nV_18 = F_18 ( V_1 , V_2 , V_3 ) ;\r\nif ( V_18 >= 0x40 )\r\nV_19 = 1 ;\r\nif ( V_18 >= 0x39 )\r\nreturn;\r\nif ( V_13 )\r\nreturn;\r\nV_16 = F_2 ( V_1 , V_2 , V_3 , 0x64 ) ;\r\nif ( ! ( V_16 & ( 1 << 14 ) ) )\r\nV_15 = 1 ;\r\nif ( V_15 ) {\r\nF_3 ( V_5 L_16 , V_18 ) ;\r\nF_3 ( V_5 L_15 ) ;\r\nF_3 ( V_5 L_12\r\nL_13 ) ;\r\n}\r\n}\r\nstatic void T_1 F_15 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n}\r\nstatic void T_1 F_19 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n}\r\nstatic void T_1 F_20 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_3 V_20 ;\r\nT_4 V_21 ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nV_20 = F_13 ( V_1 , V_2 , V_3 , V_23 ) ;\r\nif ( V_20 <= 0x13 )\r\nF_22 () ;\r\nelse if ( V_21 == 0x3405 && V_20 == 0x22 )\r\nF_22 () ;\r\n}\r\nstatic T_2 T_1 F_23 ( int V_1 , int V_2 , int V_3 , T_5 V_24 )\r\n{\r\nT_2 V_25 ;\r\nV_25 = F_2 ( V_1 , V_2 , V_3 , 0x5c ) ;\r\nV_25 &= ~ ( ( 1 << 20 ) - 1 ) ;\r\nreturn V_25 ;\r\n}\r\nstatic T_5 T_1 F_24 ( void )\r\n{\r\nT_3 V_26 = F_13 ( 0 , 0 , 0 , V_27 ) ;\r\nif ( ! ( V_26 & V_28 ) )\r\nreturn 0 ;\r\nif ( V_26 & V_29 )\r\nreturn F_25 ( 1 ) ;\r\nelse\r\nreturn F_26 ( 512 ) ;\r\n}\r\nstatic T_5 T_1 F_27 ( void )\r\n{\r\nT_3 V_26 = F_13 ( 0 , 0 , 0 , V_30 ) ;\r\nif ( ! ( V_26 & V_28 ) )\r\nreturn 0 ;\r\nswitch ( V_26 & V_31 ) {\r\ncase V_32 :\r\nreturn F_26 ( 512 ) ;\r\ncase V_33 :\r\nreturn F_25 ( 1 ) ;\r\ndefault:\r\nF_28 ( 1 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic T_5 T_1 F_29 ( void )\r\n{\r\nT_3 V_26 = F_13 ( 0 , 0 , 0 , V_34 ) ;\r\nif ( ! ( V_26 & V_28 ) )\r\nreturn 0 ;\r\nreturn F_25 ( 1 ) ;\r\n}\r\nstatic T_5 T_1 F_30 ( void )\r\n{\r\nreturn F_13 ( 0 , 0 , 0 , V_35 ) * F_25 ( 32 ) ;\r\n}\r\nstatic T_5 T_1 F_31 ( void )\r\n{\r\nreturn F_13 ( 0 , 0 , 1 , V_36 ) * F_25 ( 32 ) ;\r\n}\r\nstatic T_2 T_1 F_32 ( int V_1 , int V_2 , int V_3 , T_5 V_24 )\r\n{\r\nreturn F_30 () - F_24 () - V_24 ;\r\n}\r\nstatic T_2 T_1 F_33 ( int V_1 , int V_2 , int V_3 , T_5 V_24 )\r\n{\r\nreturn F_30 () - F_27 () - V_24 ;\r\n}\r\nstatic T_2 T_1 F_34 ( int V_1 , int V_2 , int V_3 , T_5 V_24 )\r\n{\r\nreturn F_31 () - F_29 () - V_24 ;\r\n}\r\nstatic T_2 T_1 F_35 ( int V_1 , int V_2 , int V_3 , T_5 V_24 )\r\n{\r\nreturn F_21 ( 0 , 0 , 0 , V_37 ) << 16 ;\r\n}\r\nstatic T_5 T_1 F_36 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_5 V_24 ;\r\nT_4 V_38 ;\r\nV_38 = F_21 ( 0 , 0 , 0 , V_39 ) ;\r\nswitch ( V_38 & V_40 ) {\r\ncase V_41 :\r\nV_24 = F_26 ( 512 ) ;\r\nbreak;\r\ncase V_42 :\r\nV_24 = F_25 ( 1 ) ;\r\nbreak;\r\ncase V_43 :\r\nV_24 = F_25 ( 8 ) ;\r\nbreak;\r\ncase V_44 :\r\nV_24 = 0 ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic T_5 T_1 F_37 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_5 V_24 ;\r\nT_4 V_38 ;\r\nV_38 = F_21 ( 0 , 0 , 0 , V_39 ) ;\r\nswitch ( V_38 & V_45 ) {\r\ncase V_46 :\r\nV_24 = F_25 ( 1 ) ;\r\nbreak;\r\ncase V_47 :\r\nV_24 = F_25 ( 4 ) ;\r\nbreak;\r\ncase V_48 :\r\nV_24 = F_25 ( 8 ) ;\r\nbreak;\r\ncase V_49 :\r\nV_24 = F_25 ( 16 ) ;\r\nbreak;\r\ncase V_50 :\r\nV_24 = F_25 ( 32 ) ;\r\nbreak;\r\ncase V_51 :\r\nV_24 = F_25 ( 48 ) ;\r\nbreak;\r\ncase V_52 :\r\nV_24 = F_25 ( 64 ) ;\r\nbreak;\r\ncase V_53 :\r\nV_24 = F_25 ( 128 ) ;\r\nbreak;\r\ncase V_54 :\r\nV_24 = F_25 ( 256 ) ;\r\nbreak;\r\ncase V_55 :\r\nV_24 = F_25 ( 96 ) ;\r\nbreak;\r\ncase V_56 :\r\nV_24 = F_25 ( 160 ) ;\r\nbreak;\r\ncase V_57 :\r\nV_24 = F_25 ( 224 ) ;\r\nbreak;\r\ncase V_58 :\r\nV_24 = F_25 ( 352 ) ;\r\nbreak;\r\ndefault:\r\nV_24 = 0 ;\r\nbreak;\r\n}\r\nreturn V_24 ;\r\n}\r\nstatic T_5 T_1 F_38 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_38 ;\r\nV_38 = F_21 ( V_1 , V_2 , V_3 , V_59 ) ;\r\nV_38 >>= V_60 ;\r\nV_38 &= V_61 ;\r\nreturn V_38 << 25 ;\r\n}\r\nstatic T_5 T_1 F_39 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_38 ;\r\nV_38 = F_21 ( V_1 , V_2 , V_3 , V_59 ) ;\r\nV_38 >>= V_62 ;\r\nV_38 &= V_63 ;\r\nreturn V_38 << 25 ;\r\n}\r\nstatic T_5 T_1 F_40 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_38 ;\r\nV_38 = F_21 ( V_1 , V_2 , V_3 , V_59 ) ;\r\nV_38 >>= V_60 ;\r\nV_38 &= V_61 ;\r\nif ( V_38 < 0x11 )\r\nreturn V_38 << 25 ;\r\nelse if ( V_38 < 0x17 )\r\nreturn ( V_38 - 0x11 + 2 ) << 22 ;\r\nelse\r\nreturn ( V_38 - 0x17 + 9 ) << 22 ;\r\n}\r\nstatic void T_1 F_41 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_5 V_64 ;\r\nint V_65 ;\r\nT_2 V_66 ;\r\nT_4 V_21 , V_67 , V_68 ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nV_67 = F_21 ( V_1 , V_2 , V_3 ,\r\nV_69 ) ;\r\nV_68 = F_21 ( V_1 , V_2 , V_3 , V_70 ) ;\r\nfor ( V_65 = 0 ; V_65 < F_42 ( V_71 ) ; V_65 ++ ) {\r\nif ( V_71 [ V_65 ] . V_21 == V_21 ) {\r\nconst struct V_72 * V_73 =\r\n( const struct V_72 * ) V_71 [ V_65 ] . V_74 ;\r\nV_64 = V_73 -> V_64 ( V_1 , V_2 , V_3 ) ;\r\nV_66 = V_73 -> V_25 ( V_1 , V_2 , V_3 , V_64 ) ;\r\nif ( V_64 && V_66 ) {\r\nF_3 ( V_5 L_17 ,\r\nV_66 , V_66 + ( T_2 ) V_64 - 1 ) ;\r\nF_43 ( V_66 , V_64 , V_75 ) ;\r\nF_44 ( V_76 . V_77 ,\r\nF_42 ( V_76 . V_77 ) ,\r\n& V_76 . V_78 ) ;\r\n}\r\nreturn;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_45 ( int V_1 , int V_2 , int V_3 )\r\n{\r\n#ifdef F_46\r\nV_79 = 1 ;\r\nF_47 ( L_18 ) ;\r\n#endif\r\n}\r\nstatic int T_1 F_48 ( int V_1 , int V_2 , int V_3 )\r\n{\r\nT_4 V_80 ;\r\nT_4 V_81 ;\r\nT_4 V_21 ;\r\nT_3 type ;\r\nint V_65 ;\r\nV_80 = F_21 ( V_1 , V_2 , V_3 , V_82 ) ;\r\nif ( V_80 == 0xffff )\r\nreturn - 1 ;\r\nV_81 = F_21 ( V_1 , V_2 , V_3 , V_83 ) ;\r\nV_21 = F_21 ( V_1 , V_2 , V_3 , V_22 ) ;\r\nfor ( V_65 = 0 ; V_84 [ V_65 ] . V_85 != NULL ; V_65 ++ ) {\r\nif ( ( ( V_84 [ V_65 ] . V_81 == V_86 ) ||\r\n( V_84 [ V_65 ] . V_81 == V_81 ) ) &&\r\n( ( V_84 [ V_65 ] . V_21 == V_86 ) ||\r\n( V_84 [ V_65 ] . V_21 == V_21 ) ) &&\r\n( ! ( ( V_84 [ V_65 ] . V_80 ^ V_80 ) &\r\nV_84 [ V_65 ] . V_87 ) ) ) {\r\nif ( ( V_84 [ V_65 ] . V_88 &\r\nV_89 ) != V_89 )\r\nV_84 [ V_65 ] . V_85 ( V_1 , V_2 , V_3 ) ;\r\nV_84 [ V_65 ] . V_88 |= V_90 ;\r\n}\r\n}\r\ntype = F_13 ( V_1 , V_2 , V_3 ,\r\nV_91 ) ;\r\nif ( ! ( type & 0x80 ) )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_49 ( void )\r\n{\r\nint V_2 , V_3 ;\r\nif ( ! F_50 () )\r\nreturn;\r\nfor ( V_2 = 0 ; V_2 < 32 ; V_2 ++ )\r\nfor ( V_3 = 0 ; V_3 < 8 ; V_3 ++ ) {\r\nif ( F_48 ( 0 , V_2 , V_3 ) )\r\nbreak;\r\n}\r\n}
