$date
	Tue Dec  5 21:41:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sync_arith_unit_29_tb $end
$var wire 4 ! o_status [3:0] $end
$var wire 32 " o_result [31:0] $end
$var parameter 32 # M $end
$var reg 1 $ clk $end
$var reg 1 % i_reset $end
$var reg 32 & iarg_A [31:0] $end
$var reg 32 ' iarg_B [31:0] $end
$var reg 4 ( iop [3:0] $end
$scope module UUT $end
$var wire 1 $ clk $end
$var wire 1 % i_reset $end
$var wire 32 ) iarg_A [31:0] $end
$var wire 32 * iarg_B [31:0] $end
$var wire 4 + iop [3:0] $end
$var parameter 32 , ERROR $end
$var parameter 32 - M $end
$var parameter 32 . NOT_EVEN_1 $end
$var parameter 32 / OVERFLOW $end
$var parameter 32 0 ZEROS $end
$var reg 32 1 o_result [31:0] $end
$var reg 4 2 o_status [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 0
b0 /
b10 .
b100000 -
b11 ,
b100000 #
$end
#0
$dumpvars
bx 2
bx 1
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
1%
0$
bx "
bx !
$end
#5000
b0 "
b0 1
b0 !
b0 2
1$
#10000
0$
0%
#15000
1$
#20000
0$
1%
#25000
1$
#30000
0$
b11 '
b11 *
b1111 &
b1111 )
#35000
1$
#40000
0$
#45000
1$
#50000
0$
b1 (
b1 +
b101 '
b101 *
b1010 &
b1010 )
#55000
b11111111111111111111111111111111 "
b11111111111111111111111111111111 1
1$
#60000
0$
#65000
1$
#70000
0$
b10 (
b10 +
b100 '
b100 *
b10100 &
b10100 )
#75000
b101 "
b101 1
1$
#80000
0$
#85000
1$
#90000
0$
b11 (
b11 +
b10000001 &
b10000001 )
#95000
b10000001 "
b10000001 1
1$
#100000
0$
#105000
1$
#110000
0$
#115000
1$
#120000
0$
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
