{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558665045972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558665045981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 11:30:45 2019 " "Processing started: Fri May 24 11:30:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558665045981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665045981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stop_watch_top -c stop_watch_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off stop_watch_top -c stop_watch_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665045981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558665046880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558665046880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_input-BEHAVE " "Found design unit 1: sw_input-BEHAVE" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063163 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw_input " "Found entity 1: sw_input" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665063163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_watch_top-STRUCT " "Found design unit 1: stop_watch_top-STRUCT" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063171 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_watch_top " "Found entity 1: stop_watch_top" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665063171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_m-BEHAVE " "Found design unit 1: state_m-BEHAVE" {  } { { "../src/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063178 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_m " "Found entity 1: state_m" {  } { { "../src/state_m.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/state_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665063178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_drv-BEHAVE " "Found design unit 1: seg_drv-BEHAVE" {  } { { "../src/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063185 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg_drv " "Found entity 1: seg_drv" {  } { { "../src/seg_drv.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/seg_drv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665063185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbin9/documents/vscode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-BEHAVE " "Found design unit 1: cnt-BEHAVE" {  } { { "../src/cnt.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063191 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "../src/cnt.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/cnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558665063191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665063191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stop_watch_top " "Elaborating entity \"stop_watch_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558665063252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_input sw_input:SW_INPUT_START " "Elaborating entity \"sw_input\" for hierarchy \"sw_input:SW_INPUT_START\"" {  } { { "../src/stop_watch_top.vhd" "SW_INPUT_START" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558665063258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_m state_m:STATE_M_0 " "Elaborating entity \"state_m\" for hierarchy \"state_m:STATE_M_0\"" {  } { { "../src/stop_watch_top.vhd" "STATE_M_0" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558665063264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:CNT_0 " "Elaborating entity \"cnt\" for hierarchy \"cnt:CNT_0\"" {  } { { "../src/stop_watch_top.vhd" "CNT_0" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558665063270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_drv seg_drv:SEG_DRV_10S " "Elaborating entity \"seg_drv\" for hierarchy \"seg_drv:SEG_DRV_10S\"" {  } { { "../src/stop_watch_top.vhd" "SEG_DRV_10S" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558665063276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558665063831 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 9 -1 0 } } { "../src/sw_input.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/sw_input.vhd" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558665064154 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558665064154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[0\] GND " "Pin \"SEG_OUT_10S\[0\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558665064179 "|stop_watch_top|SEG_OUT_10S[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[1\] GND " "Pin \"SEG_OUT_10S\[1\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558665064179 "|stop_watch_top|SEG_OUT_10S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[2\] GND " "Pin \"SEG_OUT_10S\[2\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558665064179 "|stop_watch_top|SEG_OUT_10S[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[3\] GND " "Pin \"SEG_OUT_10S\[3\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558665064179 "|stop_watch_top|SEG_OUT_10S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[4\] GND " "Pin \"SEG_OUT_10S\[4\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558665064179 "|stop_watch_top|SEG_OUT_10S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[5\] GND " "Pin \"SEG_OUT_10S\[5\]\" is stuck at GND" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558665064179 "|stop_watch_top|SEG_OUT_10S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_OUT_10S\[6\] VCC " "Pin \"SEG_OUT_10S\[6\]\" is stuck at VCC" {  } { { "../src/stop_watch_top.vhd" "" { Text "C:/Users/mbin9/Documents/VScode/vhdl-design/11th-week/excrecize/stop_watch/src/stop_watch_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558665064179 "|stop_watch_top|SEG_OUT_10S[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558665064179 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665064969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stop_watch_top.sdc " "Synopsys Design Constraints File file not found: 'stop_watch_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1558665065515 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1558665065515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665065518 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1558665065518 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Analysis & Synthesis" 0 -1 1558665065518 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665065527 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 510 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 510 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1558665065584 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665065587 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1558665065598 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665065599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558665065806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558665065806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558665065845 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558665065845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558665065845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558665065845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558665065863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 11:31:05 2019 " "Processing ended: Fri May 24 11:31:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558665065863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558665065863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558665065863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558665065863 ""}
