# Verik

Verik is a DSL embedded in Kotlin that transpiles transparently to SystemVerilog. It aims to improve the syntax and
environment support for SystemVerilog while maintaing its core semantics in order to bring modern software tools and
methodologies to hardware design.

`\common` : libraries to be included in a Verik project

`\core` : transpilation engine to generate SystemVerilog source

`\examples` : example projects and mockups for unimplemented features