// Seed: 1445829477
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input logic id_10,
    output logic id_11,
    output logic id_12,
    input id_13,
    output id_14,
    input id_15,
    input id_16,
    input logic id_17,
    input logic id_18,
    output logic id_19,
    input id_20,
    input logic id_21,
    output id_22,
    input id_23
);
  assign id_12 = 1'b0;
  assign id_2  = id_20;
  logic id_24 = 1;
endmodule
`timescale 1ps / 1ps
