--Histogram creator
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity histogram_vhdl is 
	port (
		input: in std_logic;
		out_sum: out std_logic_vector(31 downto 0)
	);
end histogram_vhdl;

architecture behavior of histogram_vhdl is
	

	

end behavior;