{
  "design": {
    "design_info": {
      "boundary_crc": "0xA36ADD87BF958FA0",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../Vivado.gen/sources_1/bd/ebaz4205",
      "name": "ebaz4205",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "PS": {
        "xlslice_0": "",
        "proc_sys_reset_0_100M": "",
        "processing_system7_0": "",
        "xlconcat_0": "",
        "rst_ENET0_GMII_RX_CLK_0_100M": "",
        "DivideBy4_25MHz": "",
        "rst_ps7_0_64M": "",
        "rst_ps7_0_140M": "",
        "xlconstant_0": ""
      },
      "ADC_TestGen": {
        "xlconcat_1": "",
        "axis_mux_0": "",
        "xlconcat_2": "",
        "TestGen": {
          "c_addsub_0": "",
          "dds_axi_interface_0": "",
          "xlslice_1": "",
          "axi_gpio_ADC_TEST": "",
          "RF_test_10MHz": "",
          "dds_compiler_1KHz": "",
          "mult_gen_AM_modulator": "",
          "xlconstant_1_bis": "",
          "xlconstant_2048": ""
        },
        "xlconstant_0": "",
        "xlconstant_3": "",
        "xlconstant_2": ""
      },
      "DDC": {
        "LO": {
          "DDS_LO_axi_interface": "",
          "DDS_LO": "",
          "xlconstant_2": ""
        },
        "ComplexMult": {
          "xlslice_sin": "",
          "xlslice_cos": "",
          "mult_sin": "",
          "mult_cos": ""
        },
        "xlslice_0": ""
      },
      "AM_demodulator": {
        "sqrt32_0": "",
        "c_addsub_0": "",
        "I_square": "",
        "Q_square": ""
      },
      "FILTER": {
        "axi_interface_DEC_RATE_Q": "",
        "axi_interface_DEC_RATE_I": "",
        "axi_gpio_FILTER_GAIN": "",
        "CIC_I_1024": "",
        "CIC_Q_1024": "",
        "FIR_I_2": "",
        "FIR_Q_2": "",
        "mult_by_GAIN_Q": "",
        "mult_by_GAIN_I": "",
        "xlconstant_0": "",
        "xlconstant_2": ""
      },
      "I2S": {
        "xlconcat_0": "",
        "DivideBy10": "",
        "I2S_Transmitter_0": "",
        "xlconstant_1": ""
      },
      "DivideBy2_50MHz": "",
      "HDMI": {
        "axi_dynclk_0": "",
        "rgb2dvi_0": "",
        "axi_gpio_hdmi": "",
        "axi_vdma_0": "",
        "axis_subset_converter_0": "",
        "v_tc_0": "",
        "xlconstant_0": "",
        "xlconcat_IRQ": "",
        "axi_interconnect_1": {
          "s00_couplers": {
            "s00_regslice": "",
            "s00_data_fifo": "",
            "auto_pc": ""
          }
        },
        "v_axi4s_vid_out_0": "",
        "axi_gpio_0": ""
      },
      "ps7_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {
          "auto_cc": ""
        },
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {
          "auto_cc": ""
        },
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {
          "auto_cc": ""
        },
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {}
      },
      "axis_capture_RF": "",
      "ps2_mouse_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "MDIO_ETHERNET_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "MDIO_ETHERNET_0_0_mdc",
            "direction": "O"
          },
          "MDIO_O": {
            "physical_name": "MDIO_ETHERNET_0_0_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "MDIO_ETHERNET_0_0_mdio_t",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "MDIO_ETHERNET_0_0_mdio_i",
            "direction": "I"
          }
        }
      },
      "HDMI_HPD": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "HDMI_HPD_tri_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "ps2_clock_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "ps2_clock_0_tri_o",
            "direction": "O"
          },
          "TRI_T": {
            "physical_name": "ps2_clock_0_tri_t",
            "direction": "O"
          },
          "TRI_I": {
            "physical_name": "ps2_clock_0_tri_i",
            "direction": "I"
          }
        }
      },
      "ps2_dat_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "ps2_dat_0_tri_o",
            "direction": "O"
          },
          "TRI_T": {
            "physical_name": "ps2_dat_0_tri_t",
            "direction": "O"
          },
          "TRI_I": {
            "physical_name": "ps2_dat_0_tri_i",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "ENET0_GMII_RX_CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ebaz4205_ENET0_GMII_RX_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ENET0_GMII_RX_DV_0": {
        "direction": "I"
      },
      "ENET0_GMII_TX_CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ebaz4205_ENET0_GMII_TX_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ENET0_GMII_TX_EN_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "enet0_gmii_rxd": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "enet0_gmii_txd": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "CLK25M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "25000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ADC_clk_64M": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "64000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "OTR": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ADC_in": {
        "type": "data",
        "direction": "I",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "SCLK": {
        "direction": "O"
      },
      "LRCLK": {
        "direction": "O"
      },
      "I2SDATA": {
        "direction": "O"
      },
      "LED_GREEN": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "HDMI_OEN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "TMDS_Clk_p_0": {
        "direction": "O"
      },
      "TMDS_Clk_n_0": {
        "direction": "O"
      },
      "TMDS_Data_p_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "TMDS_Data_n_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      }
    },
    "components": {
      "PS": {
        "interface_ports": {
          "MDIO_ETHERNET_0_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "S_AXI_HP0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_GP0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ENET0_GMII_TX_EN_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ENET0_GMII_RX_CLK_0": {
            "type": "clk",
            "direction": "I"
          },
          "ENET0_GMII_RX_DV_0": {
            "direction": "I"
          },
          "ENET0_GMII_TX_CLK_0": {
            "type": "clk",
            "direction": "I"
          },
          "FCLK_CLK0_100M": {
            "type": "clk",
            "direction": "O"
          },
          "CLK_25M": {
            "type": "clk",
            "direction": "O"
          },
          "enet0_gmii_txd": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "enet0_gmii_rxd": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "FCLK_CLK1_64M": {
            "type": "clk",
            "direction": "O"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK2": {
            "type": "clk",
            "direction": "O"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "IRQ_F2P": {
            "type": "intr",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "ebaz4205_xlslice_0_0",
            "xci_path": "ip/ebaz4205_xlslice_0_0/ebaz4205_xlslice_0_0.xci",
            "inst_hier_path": "PS/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "4"
              }
            }
          },
          "proc_sys_reset_0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ebaz4205_proc_sys_reset_0_0",
            "xci_path": "ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.xci",
            "inst_hier_path": "PS/proc_sys_reset_0_100M"
          },
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "ebaz4205_processing_system7_0_0",
            "xci_path": "ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xci",
            "inst_hier_path": "PS/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "25.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "64.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "145.454544"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "25.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "25.396826"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_CLK0_FREQ": {
                "value": "100000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "64000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "145454544"
              },
              "PCW_CLK3_FREQ": {
                "value": "25000000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x0FFFFFFF"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "EMIO"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "EMIO"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "100 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "1"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "1"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "1"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SMC": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_FCLK_CLK1_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK2_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK3_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "64"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "142"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "25"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK1_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK2_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK3_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_IO": {
                "value": "64"
              },
              "PCW_GPIO_EMIO_GPIO_WIDTH": {
                "value": "64"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": [
                  "NAND Flash#GPIO#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND Flash#NAND",
                  "Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD",
                  "0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO"
                ]
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "cs#gpio[1]#ale#we_b#data[2]#data[0]#data[1]#cle#re_b#data[4]#data[5]#data[6]#data[7]#data[3]#busy#gpio[15]#gpio[16]#gpio[17]#gpio[18]#gpio[19]#gpio[20]#gpio[21]#gpio[22]#gpio[23]#tx#rx#gpio[26]#gpio[27]#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#cd#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#gpio[46]#gpio[47]#gpio[48]#gpio[49]#gpio[50]#gpio[51]#gpio[52]#gpio[53]"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "10"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "20"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "50"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "20"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "20"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "50"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "25"
              },
              "PCW_NAND_GRP_D8_ENABLE": {
                "value": "0"
              },
              "PCW_NAND_NAND_IO": {
                "value": "MIO 0 2.. 14"
              },
              "PCW_NAND_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 34"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "25"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SMC_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 24 .. 25"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41K128M16 JT-125"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ebaz4205_xlconcat_0_0",
            "xci_path": "ip/ebaz4205_xlconcat_0_0/ebaz4205_xlconcat_0_0.xci",
            "inst_hier_path": "PS/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "4"
              },
              "IN1_WIDTH": {
                "value": "4"
              },
              "NUM_PORTS": {
                "value": "2"
              }
            }
          },
          "rst_ENET0_GMII_RX_CLK_0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0",
            "xci_path": "ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.xci",
            "inst_hier_path": "PS/rst_ENET0_GMII_RX_CLK_0_100M"
          },
          "DivideBy4_25MHz": {
            "vlnv": "xilinx.com:module_ref:DivideBy2N:1.0",
            "xci_name": "ebaz4205_DivideBy2N_0_0",
            "xci_path": "ip/ebaz4205_DivideBy2N_0_0/ebaz4205_DivideBy2N_0_0.xci",
            "inst_hier_path": "PS/DivideBy4_25MHz",
            "parameters": {
              "N": {
                "value": "2"
              },
              "WIDTH": {
                "value": "2"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DivideBy2N",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_out": {
                "direction": "O"
              }
            }
          },
          "rst_ps7_0_64M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ebaz4205_rst_ps7_0_64M_0",
            "xci_path": "ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0.xci",
            "inst_hier_path": "PS/rst_ps7_0_64M"
          },
          "rst_ps7_0_140M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "ebaz4205_rst_ps7_0_140M_0",
            "xci_path": "ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0.xci",
            "inst_hier_path": "PS/rst_ps7_0_140M"
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ebaz4205_xlconstant_0_2",
            "xci_path": "ip/ebaz4205_xlconstant_0_2/ebaz4205_xlconstant_0_2.xci",
            "inst_hier_path": "PS/xlconstant_0"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M_AXI_GP0",
              "processing_system7_0/M_AXI_GP0"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI_HP0",
              "processing_system7_0/S_AXI_HP0"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_MDIO_ETHERNET_0": {
            "interface_ports": [
              "MDIO_ETHERNET_0_0",
              "processing_system7_0/MDIO_ETHERNET_0"
            ]
          }
        },
        "nets": {
          "DivideBy4_25MHz_clk_out": {
            "ports": [
              "DivideBy4_25MHz/clk_out",
              "CLK_25M"
            ]
          },
          "ENET0_GMII_RX_CLK_0_1": {
            "ports": [
              "ENET0_GMII_RX_CLK_0",
              "processing_system7_0/ENET0_GMII_RX_CLK",
              "rst_ENET0_GMII_RX_CLK_0_100M/slowest_sync_clk"
            ]
          },
          "ENET0_GMII_RX_DV_0_1": {
            "ports": [
              "ENET0_GMII_RX_DV_0",
              "processing_system7_0/ENET0_GMII_RX_DV"
            ]
          },
          "ENET0_GMII_TX_CLK_0_1": {
            "ports": [
              "ENET0_GMII_TX_CLK_0",
              "processing_system7_0/ENET0_GMII_TX_CLK"
            ]
          },
          "IRQ_F2P_1": {
            "ports": [
              "IRQ_F2P",
              "processing_system7_0/IRQ_F2P"
            ]
          },
          "In0_0_1": {
            "ports": [
              "enet0_gmii_rxd",
              "xlconcat_0/In0"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0_100M/peripheral_aresetn",
              "ARESETN",
              "rst_ENET0_GMII_RX_CLK_0_100M/ext_reset_in"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0_100M/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "processing_system7_0_ENET0_GMII_TXD": {
            "ports": [
              "processing_system7_0/ENET0_GMII_TXD",
              "xlslice_0/Din"
            ]
          },
          "processing_system7_0_ENET0_GMII_TX_EN": {
            "ports": [
              "processing_system7_0/ENET0_GMII_TX_EN",
              "ENET0_GMII_TX_EN_0"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0_100M",
              "proc_sys_reset_0_100M/slowest_sync_clk",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "DivideBy4_25MHz/clk"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "processing_system7_0/FCLK_CLK1",
              "FCLK_CLK1_64M",
              "rst_ps7_0_64M/slowest_sync_clk"
            ]
          },
          "processing_system7_0_FCLK_CLK2": {
            "ports": [
              "processing_system7_0/FCLK_CLK2",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "FCLK_CLK2",
              "rst_ps7_0_140M/slowest_sync_clk"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "proc_sys_reset_0_100M/ext_reset_in",
              "rst_ps7_0_64M/ext_reset_in",
              "rst_ps7_0_140M/ext_reset_in"
            ]
          },
          "rst_ps7_0_140M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_140M/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          },
          "rst_ps7_0_64M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_64M/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "processing_system7_0/ENET0_GMII_RXD"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "DivideBy4_25MHz/resetn"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "enet0_gmii_txd"
            ]
          }
        }
      },
      "ADC_TestGen": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl_s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "output_axis_tvalid": {
            "direction": "O"
          },
          "ADC_clk_64M": {
            "type": "clk",
            "direction": "I"
          },
          "OTR": {
            "type": "data",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ADC_in": {
            "type": "data",
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "s00_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "LED_GREEN1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ctrl_s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ebaz4205_xlconcat_1_0",
            "xci_path": "ip/ebaz4205_xlconcat_1_0/ebaz4205_xlconcat_1_0.xci",
            "inst_hier_path": "ADC_TestGen/xlconcat_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "axis_mux_0": {
            "vlnv": "xilinx.com:module_ref:axis_mux:1.0",
            "xci_name": "ebaz4205_axis_mux_0_0",
            "xci_path": "ip/ebaz4205_axis_mux_0_0/ebaz4205_axis_mux_0_0.xci",
            "inst_hier_path": "ADC_TestGen/axis_mux_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_mux",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "input0_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "input0_axis_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "input0_axis_tvalid",
                    "direction": "I"
                  }
                }
              },
              "input1_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "input1_axis_tdata",
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "input1_axis_tvalid",
                    "direction": "I"
                  }
                }
              },
              "output_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "output_axis_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "output_axis_tvalid",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "select_input": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "input0_axis:input1_axis:output_axis",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "xlconcat_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ebaz4205_xlconcat_2_0",
            "xci_path": "ip/ebaz4205_xlconcat_2_0/ebaz4205_xlconcat_2_0.xci",
            "inst_hier_path": "ADC_TestGen/xlconcat_2",
            "parameters": {
              "IN0_WIDTH": {
                "value": "1"
              },
              "IN1_WIDTH": {
                "value": "3"
              },
              "IN2_WIDTH": {
                "value": "12"
              },
              "NUM_PORTS": {
                "value": "3"
              }
            }
          },
          "TestGen": {
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "ctrl_s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ADC_clk_64M": {
                "type": "clk",
                "direction": "I"
              },
              "m_axis_data_tvalid": {
                "direction": "O"
              },
              "s00_axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "dout": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "LED_GREEN": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "ctrl_s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "c_addsub_0": {
                "vlnv": "xilinx.com:ip:c_addsub:12.0",
                "xci_name": "ebaz4205_c_addsub_0_1",
                "xci_path": "ip/ebaz4205_c_addsub_0_1/ebaz4205_c_addsub_0_1.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/c_addsub_0",
                "parameters": {
                  "A_Width": {
                    "value": "16"
                  },
                  "B_Value": {
                    "value": "0000000000000000"
                  },
                  "B_Width": {
                    "value": "16"
                  },
                  "CE": {
                    "value": "false"
                  },
                  "Latency": {
                    "value": "1"
                  },
                  "Out_Width": {
                    "value": "16"
                  }
                }
              },
              "dds_axi_interface_0": {
                "vlnv": "xilinx.com:module_ref:dds_axi_interface:1.0",
                "xci_name": "ebaz4205_dds_axi_interface_0_2",
                "xci_path": "ip/ebaz4205_dds_axi_interface_0_2/ebaz4205_dds_axi_interface_0_2.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/dds_axi_interface_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "dds_axi_interface",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ctrl_m_axis": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "6.4e+07",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "ctrl_m_axis_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "ctrl_m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "ctrl_m_axis_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "ctrl_s_axi": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "6.4e+07",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "0",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "ctrl_s_axi_awaddr",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "ctrl_s_axi_awprot",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "ctrl_s_axi_awvalid",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "ctrl_s_axi_awready",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "ctrl_s_axi_wdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "ctrl_s_axi_wstrb",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "WVALID": {
                        "physical_name": "ctrl_s_axi_wvalid",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "ctrl_s_axi_wready",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "ctrl_s_axi_bresp",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "ctrl_s_axi_bvalid",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "ctrl_s_axi_bready",
                        "direction": "I"
                      },
                      "ARADDR": {
                        "physical_name": "ctrl_s_axi_araddr",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "ctrl_s_axi_arprot",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "ctrl_s_axi_arvalid",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "ctrl_s_axi_arready",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "ctrl_s_axi_rdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "ctrl_s_axi_rresp",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "RVALID": {
                        "physical_name": "ctrl_s_axi_rvalid",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "ctrl_s_axi_rready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "ctrl_s_axi_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "ctrl_s_axi",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "ctrl_s_axi_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "6.4e+07",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "ctrl_s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "ctrl_m_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "ctrl_m_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "ctrl_m_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "6.4e+07",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "ctrl_m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "xlslice_1": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ebaz4205_xlslice_1_0",
                "xci_path": "ip/ebaz4205_xlslice_1_0/ebaz4205_xlslice_1_0.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/xlslice_1"
              },
              "axi_gpio_ADC_TEST": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "xci_name": "ebaz4205_axi_gpio_1_0",
                "xci_path": "ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/axi_gpio_ADC_TEST",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x00000000"
                  },
                  "C_GPIO_WIDTH": {
                    "value": "32"
                  },
                  "C_IS_DUAL": {
                    "value": "0"
                  }
                }
              },
              "RF_test_10MHz": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "xci_name": "ebaz4205_dds_compiler_0_0",
                "xci_path": "ip/ebaz4205_dds_compiler_0_0/ebaz4205_dds_compiler_0_0.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/RF_test_10MHz",
                "parameters": {
                  "DATA_Has_TLAST": {
                    "value": "Not_Required"
                  },
                  "DDS_Clock_Rate": {
                    "value": "64"
                  },
                  "Frequency_Resolution": {
                    "value": "1"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Latency": {
                    "value": "7"
                  },
                  "M_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Noise_Shaping": {
                    "value": "Auto"
                  },
                  "OUTPUT_FORM": {
                    "value": "Twos_Complement"
                  },
                  "Output_Frequency1": {
                    "value": "10"
                  },
                  "Output_Selection": {
                    "value": "Sine"
                  },
                  "Output_Width": {
                    "value": "12"
                  },
                  "PINC1": {
                    "value": "101000000000000000000000"
                  },
                  "Parameter_Entry": {
                    "value": "System_Parameters"
                  },
                  "Phase_Increment": {
                    "value": "Programmable"
                  },
                  "Phase_Width": {
                    "value": "26"
                  },
                  "Phase_offset": {
                    "value": "None"
                  },
                  "S_PHASE_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "70"
                  }
                }
              },
              "dds_compiler_1KHz": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "xci_name": "ebaz4205_dds_compiler_0_2",
                "xci_path": "ip/ebaz4205_dds_compiler_0_2/ebaz4205_dds_compiler_0_2.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/dds_compiler_1KHz",
                "parameters": {
                  "Amplitude_Mode": {
                    "value": "Full_Range"
                  },
                  "DDS_Clock_Rate": {
                    "value": "64"
                  },
                  "Frequency_Resolution": {
                    "value": "0.4"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Latency": {
                    "value": "7"
                  },
                  "M_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Noise_Shaping": {
                    "value": "Auto"
                  },
                  "Output_Frequency1": {
                    "value": "0.001"
                  },
                  "Output_Selection": {
                    "value": "Sine"
                  },
                  "Output_Width": {
                    "value": "12"
                  },
                  "PINC1": {
                    "value": "1000001100010"
                  },
                  "Parameter_Entry": {
                    "value": "System_Parameters"
                  },
                  "Phase_Width": {
                    "value": "28"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "70"
                  }
                }
              },
              "mult_gen_AM_modulator": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "ebaz4205_mult_gen_0_2",
                "xci_path": "ip/ebaz4205_mult_gen_0_2/ebaz4205_mult_gen_0_2.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/mult_gen_AM_modulator",
                "parameters": {
                  "OptGoal": {
                    "value": "Area"
                  },
                  "OutputWidthHigh": {
                    "value": "24"
                  },
                  "OutputWidthLow": {
                    "value": "9"
                  },
                  "PortAWidth": {
                    "value": "16"
                  },
                  "PortBWidth": {
                    "value": "16"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              },
              "xlconstant_1_bis": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "ebaz4205_xlconstant_2_3",
                "xci_path": "ip/ebaz4205_xlconstant_2_3/ebaz4205_xlconstant_2_3.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/xlconstant_1_bis"
              },
              "xlconstant_2048": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "ebaz4205_xlconstant_3_0",
                "xci_path": "ip/ebaz4205_xlconstant_3_0/ebaz4205_xlconstant_3_0.xci",
                "inst_hier_path": "ADC_TestGen/TestGen/xlconstant_2048",
                "parameters": {
                  "CONST_VAL": {
                    "value": "2048"
                  },
                  "CONST_WIDTH": {
                    "value": "16"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "ctrl_s_axi",
                  "dds_axi_interface_0/ctrl_s_axi"
                ]
              },
              "PS_M03_AXI": {
                "interface_ports": [
                  "S_AXI",
                  "axi_gpio_ADC_TEST/S_AXI"
                ]
              },
              "dds_axi_interface_0_ctrl_m_axis": {
                "interface_ports": [
                  "dds_axi_interface_0/ctrl_m_axis",
                  "RF_test_10MHz/S_AXIS_CONFIG"
                ]
              }
            },
            "nets": {
              "PS_FCLK_CLK0": {
                "ports": [
                  "s00_axis_aclk",
                  "axi_gpio_ADC_TEST/s_axi_aclk"
                ]
              },
              "PS_FCLK_CLK1": {
                "ports": [
                  "ADC_clk_64M",
                  "c_addsub_0/CLK",
                  "dds_axi_interface_0/ctrl_m_axis_aclk",
                  "dds_axi_interface_0/ctrl_s_axi_aclk",
                  "RF_test_10MHz/aclk",
                  "dds_compiler_1KHz/aclk",
                  "mult_gen_AM_modulator/CLK"
                ]
              },
              "RF_test_1MHz_m_axis_data_tdata": {
                "ports": [
                  "RF_test_10MHz/m_axis_data_tdata",
                  "mult_gen_AM_modulator/A"
                ]
              },
              "RF_test_1MHz_m_axis_data_tvalid": {
                "ports": [
                  "RF_test_10MHz/m_axis_data_tvalid",
                  "m_axis_data_tvalid"
                ]
              },
              "axi_gpio_ADC_TEST_gpio_io_o": {
                "ports": [
                  "axi_gpio_ADC_TEST/gpio_io_o",
                  "xlslice_1/Din"
                ]
              },
              "c_addsub_0_S": {
                "ports": [
                  "c_addsub_0/S",
                  "mult_gen_AM_modulator/B"
                ]
              },
              "ctrl_s_axi_aresetn_1": {
                "ports": [
                  "ctrl_s_axi_aresetn",
                  "dds_axi_interface_0/ctrl_s_axi_aresetn"
                ]
              },
              "dds_compiler_1KHz_m_axis_data_tdata": {
                "ports": [
                  "dds_compiler_1KHz/m_axis_data_tdata",
                  "c_addsub_0/B"
                ]
              },
              "mult_gen_0_P": {
                "ports": [
                  "mult_gen_AM_modulator/P",
                  "dout"
                ]
              },
              "s_axi_aresetn_1": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_gpio_ADC_TEST/s_axi_aresetn"
                ]
              },
              "xlconstant_2048_dout": {
                "ports": [
                  "xlconstant_2048/dout",
                  "c_addsub_0/A"
                ]
              },
              "xlconstant_2_dout": {
                "ports": [
                  "xlconstant_1_bis/dout",
                  "dds_axi_interface_0/ctrl_m_axis_aresetn"
                ]
              },
              "xlslice_1_Dout": {
                "ports": [
                  "xlslice_1/Dout",
                  "LED_GREEN"
                ]
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ebaz4205_xlconstant_0_0",
            "xci_path": "ip/ebaz4205_xlconstant_0_0/ebaz4205_xlconstant_0_0.xci",
            "inst_hier_path": "ADC_TestGen/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlconstant_3": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ebaz4205_xlconstant_1_0",
            "xci_path": "ip/ebaz4205_xlconstant_1_0/ebaz4205_xlconstant_1_0.xci",
            "inst_hier_path": "ADC_TestGen/xlconstant_3",
            "parameters": {
              "CONST_VAL": {
                "value": "1"
              },
              "CONST_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ebaz4205_xlconstant_2_0",
            "xci_path": "ip/ebaz4205_xlconstant_2_0/ebaz4205_xlconstant_2_0.xci",
            "inst_hier_path": "ADC_TestGen/xlconstant_2",
            "parameters": {
              "CONST_VAL": {
                "value": "b000"
              },
              "CONST_WIDTH": {
                "value": "3"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "TestGen/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "ctrl_s_axi",
              "TestGen/ctrl_s_axi"
            ]
          }
        },
        "nets": {
          "ADC_in_1": {
            "ports": [
              "ADC_in",
              "xlconcat_2/In2"
            ]
          },
          "ADCandTestGen_output_axis_tvalid": {
            "ports": [
              "axis_mux_0/output_axis_tvalid",
              "output_axis_tvalid"
            ]
          },
          "OTR_1": {
            "ports": [
              "OTR",
              "xlconcat_2/In0"
            ]
          },
          "PS_FCLK_CLK1": {
            "ports": [
              "ADC_clk_64M",
              "axis_mux_0/clk",
              "TestGen/ADC_clk_64M"
            ]
          },
          "TestGen_LED_GREEN": {
            "ports": [
              "TestGen/LED_GREEN",
              "LED_GREEN1",
              "axis_mux_0/select_input"
            ]
          },
          "TestGen_dout": {
            "ports": [
              "TestGen/dout",
              "axis_mux_0/input0_axis_tdata"
            ]
          },
          "TestGen_m_axis_data_tvalid": {
            "ports": [
              "TestGen/m_axis_data_tvalid",
              "axis_mux_0/input0_axis_tvalid"
            ]
          },
          "axis_mux_0_output_axis_tdata": {
            "ports": [
              "axis_mux_0/output_axis_tdata",
              "xlconcat_1/In1"
            ]
          },
          "ctrl_s_axi_aresetn_1": {
            "ports": [
              "ctrl_s_axi_aresetn",
              "TestGen/ctrl_s_axi_aresetn"
            ]
          },
          "s00_axis_aclk_1": {
            "ports": [
              "s00_axis_aclk",
              "TestGen/s00_axis_aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "TestGen/s_axi_aresetn"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "dout"
            ]
          },
          "xlconcat_2_dout": {
            "ports": [
              "xlconcat_2/dout",
              "axis_mux_0/input1_axis_tdata"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "xlconcat_1/In0"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "xlconcat_2/In1"
            ]
          },
          "xlconstant_3_dout": {
            "ports": [
              "xlconstant_3/dout",
              "axis_mux_0/input1_axis_tvalid"
            ]
          }
        }
      },
      "DDC": {
        "interface_ports": {
          "ctrl_s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I"
          },
          "DDC_I": {
            "type": "data",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "DDC_Q": {
            "type": "data",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "ctrl_s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "LO": {
            "interface_ports": {
              "ctrl_s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "m_axis_data_tdata": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ctrl_s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "DDS_LO_axi_interface": {
                "vlnv": "xilinx.com:module_ref:dds_axi_interface:1.0",
                "xci_name": "ebaz4205_dds_axi_interface_0_0",
                "xci_path": "ip/ebaz4205_dds_axi_interface_0_0/ebaz4205_dds_axi_interface_0_0.xci",
                "inst_hier_path": "DDC/LO/DDS_LO_axi_interface",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "dds_axi_interface",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "ctrl_m_axis": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "ctrl_m_axis_tdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "ctrl_m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "ctrl_m_axis_tvalid",
                        "direction": "O"
                      }
                    }
                  },
                  "ctrl_s_axi": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "32",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4LITE",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "4",
                        "value_src": "auto"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "0",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "AWADDR": {
                        "physical_name": "ctrl_s_axi_awaddr",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "ctrl_s_axi_awprot",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "ctrl_s_axi_awvalid",
                        "direction": "I"
                      },
                      "AWREADY": {
                        "physical_name": "ctrl_s_axi_awready",
                        "direction": "O"
                      },
                      "WDATA": {
                        "physical_name": "ctrl_s_axi_wdata",
                        "direction": "I",
                        "left": "31",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "ctrl_s_axi_wstrb",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "WVALID": {
                        "physical_name": "ctrl_s_axi_wvalid",
                        "direction": "I"
                      },
                      "WREADY": {
                        "physical_name": "ctrl_s_axi_wready",
                        "direction": "O"
                      },
                      "BRESP": {
                        "physical_name": "ctrl_s_axi_bresp",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "ctrl_s_axi_bvalid",
                        "direction": "O"
                      },
                      "BREADY": {
                        "physical_name": "ctrl_s_axi_bready",
                        "direction": "I"
                      },
                      "ARADDR": {
                        "physical_name": "ctrl_s_axi_araddr",
                        "direction": "I",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "ctrl_s_axi_arprot",
                        "direction": "I",
                        "left": "2",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "ctrl_s_axi_arvalid",
                        "direction": "I"
                      },
                      "ARREADY": {
                        "physical_name": "ctrl_s_axi_arready",
                        "direction": "O"
                      },
                      "RDATA": {
                        "physical_name": "ctrl_s_axi_rdata",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "ctrl_s_axi_rresp",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "RVALID": {
                        "physical_name": "ctrl_s_axi_rvalid",
                        "direction": "O"
                      },
                      "RREADY": {
                        "physical_name": "ctrl_s_axi_rready",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "ctrl_s_axi_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "ctrl_s_axi",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "ctrl_s_axi_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "ctrl_s_axi_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "ctrl_m_axis_aclk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "ctrl_m_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "ctrl_m_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "1e+08",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "ctrl_m_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  }
                }
              },
              "DDS_LO": {
                "vlnv": "xilinx.com:ip:dds_compiler:6.0",
                "xci_name": "ebaz4205_RF_test_1MHz_0",
                "xci_path": "ip/ebaz4205_RF_test_1MHz_0/ebaz4205_RF_test_1MHz_0.xci",
                "inst_hier_path": "DDC/LO/DDS_LO",
                "parameters": {
                  "DATA_Has_TLAST": {
                    "value": "Not_Required"
                  },
                  "DDS_Clock_Rate": {
                    "value": "100"
                  },
                  "Frequency_Resolution": {
                    "value": "1"
                  },
                  "Has_Phase_Out": {
                    "value": "false"
                  },
                  "Latency": {
                    "value": "8"
                  },
                  "M_DATA_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Noise_Shaping": {
                    "value": "Auto"
                  },
                  "OUTPUT_FORM": {
                    "value": "Twos_Complement"
                  },
                  "Output_Frequency1": {
                    "value": "10.010"
                  },
                  "Output_Selection": {
                    "value": "Sine_and_Cosine"
                  },
                  "Output_Width": {
                    "value": "16"
                  },
                  "PINC1": {
                    "value": "110011010000000100111010"
                  },
                  "Parameter_Entry": {
                    "value": "System_Parameters"
                  },
                  "Phase_Increment": {
                    "value": "Programmable"
                  },
                  "Phase_Width": {
                    "value": "27"
                  },
                  "Phase_offset": {
                    "value": "None"
                  },
                  "S_PHASE_Has_TUSER": {
                    "value": "Not_Required"
                  },
                  "Spurious_Free_Dynamic_Range": {
                    "value": "95"
                  }
                }
              },
              "xlconstant_2": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "ebaz4205_xlconstant_2_1",
                "xci_path": "ip/ebaz4205_xlconstant_2_1/ebaz4205_xlconstant_2_1.xci",
                "inst_hier_path": "DDC/LO/xlconstant_2"
              }
            },
            "interface_nets": {
              "Conn2": {
                "interface_ports": [
                  "ctrl_s_axi",
                  "DDS_LO_axi_interface/ctrl_s_axi"
                ]
              },
              "dds_axi_interface_0_ctrl_m_axis": {
                "interface_ports": [
                  "DDS_LO_axi_interface/ctrl_m_axis",
                  "DDS_LO/S_AXIS_CONFIG"
                ]
              }
            },
            "nets": {
              "LocalOscillator_m_axis_data_tdata": {
                "ports": [
                  "DDS_LO/m_axis_data_tdata",
                  "m_axis_data_tdata"
                ]
              },
              "ctrl_s_axi_aresetn_1": {
                "ports": [
                  "ctrl_s_axi_aresetn",
                  "DDS_LO_axi_interface/ctrl_s_axi_aresetn"
                ]
              },
              "s_axi_aclk_1": {
                "ports": [
                  "s_axi_aclk",
                  "DDS_LO_axi_interface/ctrl_m_axis_aclk",
                  "DDS_LO_axi_interface/ctrl_s_axi_aclk",
                  "DDS_LO/aclk"
                ]
              },
              "xlconstant_2_dout": {
                "ports": [
                  "xlconstant_2/dout",
                  "DDS_LO_axi_interface/ctrl_m_axis_aresetn"
                ]
              }
            }
          },
          "ComplexMult": {
            "ports": {
              "Din": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "A": {
                "type": "data",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "P_cos": {
                "type": "data",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "P_sin": {
                "type": "data",
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            },
            "components": {
              "xlslice_sin": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ebaz4205_xlslice_sin_0",
                "xci_path": "ip/ebaz4205_xlslice_sin_0/ebaz4205_xlslice_sin_0.xci",
                "inst_hier_path": "DDC/ComplexMult/xlslice_sin",
                "parameters": {
                  "DIN_FROM": {
                    "value": "31"
                  },
                  "DIN_TO": {
                    "value": "16"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "xlslice_cos": {
                "vlnv": "xilinx.com:ip:xlslice:1.0",
                "xci_name": "ebaz4205_xlslice_0_3",
                "xci_path": "ip/ebaz4205_xlslice_0_3/ebaz4205_xlslice_0_3.xci",
                "inst_hier_path": "DDC/ComplexMult/xlslice_cos",
                "parameters": {
                  "DIN_FROM": {
                    "value": "15"
                  },
                  "DIN_TO": {
                    "value": "0"
                  },
                  "DOUT_WIDTH": {
                    "value": "16"
                  }
                }
              },
              "mult_sin": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "ebaz4205_mult_gen_0_0",
                "xci_path": "ip/ebaz4205_mult_gen_0_0/ebaz4205_mult_gen_0_0.xci",
                "inst_hier_path": "DDC/ComplexMult/mult_sin",
                "parameters": {
                  "OutputWidthHigh": {
                    "value": "26"
                  },
                  "OutputWidthLow": {
                    "value": "11"
                  },
                  "PortAWidth": {
                    "value": "12"
                  },
                  "PortBWidth": {
                    "value": "16"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              },
              "mult_cos": {
                "vlnv": "xilinx.com:ip:mult_gen:12.0",
                "xci_name": "ebaz4205_mult_sin_0",
                "xci_path": "ip/ebaz4205_mult_sin_0/ebaz4205_mult_sin_0.xci",
                "inst_hier_path": "DDC/ComplexMult/mult_cos",
                "parameters": {
                  "MultType": {
                    "value": "Parallel_Multiplier"
                  },
                  "OutputWidthHigh": {
                    "value": "26"
                  },
                  "OutputWidthLow": {
                    "value": "11"
                  },
                  "PortAWidth": {
                    "value": "12"
                  },
                  "PortBWidth": {
                    "value": "16"
                  },
                  "Use_Custom_Output_Width": {
                    "value": "true"
                  }
                }
              }
            },
            "nets": {
              "A_1": {
                "ports": [
                  "A",
                  "mult_sin/A",
                  "mult_cos/A"
                ]
              },
              "CLK_1": {
                "ports": [
                  "CLK",
                  "mult_sin/CLK",
                  "mult_cos/CLK"
                ]
              },
              "LocalOscillator_m_axis_data_tdata": {
                "ports": [
                  "Din",
                  "xlslice_cos/Din",
                  "xlslice_sin/Din"
                ]
              },
              "mult_cos_P": {
                "ports": [
                  "mult_cos/P",
                  "P_cos"
                ]
              },
              "mult_sin_P": {
                "ports": [
                  "mult_sin/P",
                  "P_sin"
                ]
              },
              "xlslice_cos_Dout": {
                "ports": [
                  "xlslice_cos/Dout",
                  "mult_sin/B"
                ]
              },
              "xlslice_sin_Dout": {
                "ports": [
                  "xlslice_sin/Dout",
                  "mult_cos/B"
                ]
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "ebaz4205_xlslice_0_4",
            "xci_path": "ip/ebaz4205_xlslice_0_4/ebaz4205_xlslice_0_4.xci",
            "inst_hier_path": "DDC/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "20"
              },
              "DOUT_WIDTH": {
                "value": "12"
              }
            }
          }
        },
        "interface_nets": {
          "ctrl_s_axi_1": {
            "interface_ports": [
              "ctrl_s_axi",
              "LO/ctrl_s_axi"
            ]
          }
        },
        "nets": {
          "A_1": {
            "ports": [
              "xlslice_0/Dout",
              "ComplexMult/A"
            ]
          },
          "CLK_1": {
            "ports": [
              "CLK",
              "ComplexMult/CLK"
            ]
          },
          "ComplexMult_P_cos": {
            "ports": [
              "ComplexMult/P_cos",
              "DDC_I"
            ]
          },
          "ComplexMult_P_sin": {
            "ports": [
              "ComplexMult/P_sin",
              "DDC_Q"
            ]
          },
          "Din_1": {
            "ports": [
              "Din",
              "xlslice_0/Din"
            ]
          },
          "LO_m_axis_data_tdata": {
            "ports": [
              "LO/m_axis_data_tdata",
              "ComplexMult/Din"
            ]
          },
          "ctrl_s_axi_aresetn_1": {
            "ports": [
              "ctrl_s_axi_aresetn",
              "LO/ctrl_s_axi_aresetn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "LO/s_axi_aclk"
            ]
          }
        }
      },
      "AM_demodulator": {
        "ports": {
          "ADC_clk_64M": {
            "type": "clk",
            "direction": "I"
          },
          "B": {
            "type": "data",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "B1": {
            "type": "data",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "U": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "sqrt32_0": {
            "vlnv": "xilinx.com:module_ref:sqrt32:1.0",
            "xci_name": "ebaz4205_sqrt32_0_0",
            "xci_path": "ip/ebaz4205_sqrt32_0_0/ebaz4205_sqrt32_0_0.xci",
            "inst_hier_path": "AM_demodulator/sqrt32_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sqrt32",
              "boundary_crc": "0x0"
            },
            "ports": {
              "P": {
                "direction": "I",
                "left": "31",
                "right": "0",
                "parameters": {
                  "LAYERED_METADATA": {
                    "value": [
                      "xilinx.com:interface:datatypes:1.0 {",
                      "DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum",
                      "{} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format",
                      "bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 32",
                      "}"
                    ],
                    "value_src": "ip_prop"
                  }
                }
              },
              "U": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "c_addsub_0": {
            "vlnv": "xilinx.com:ip:c_addsub:12.0",
            "xci_name": "ebaz4205_c_addsub_0_0",
            "xci_path": "ip/ebaz4205_c_addsub_0_0/ebaz4205_c_addsub_0_0.xci",
            "inst_hier_path": "AM_demodulator/c_addsub_0",
            "parameters": {
              "A_Type": {
                "value": "Signed"
              },
              "A_Width": {
                "value": "32"
              },
              "B_Type": {
                "value": "Signed"
              },
              "B_Value": {
                "value": "00000000000000000000000000000000"
              },
              "B_Width": {
                "value": "32"
              },
              "CE": {
                "value": "false"
              },
              "Latency": {
                "value": "1"
              },
              "Out_Width": {
                "value": "32"
              }
            }
          },
          "I_square": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "ebaz4205_mult_gen_0_1",
            "xci_path": "ip/ebaz4205_mult_gen_0_1/ebaz4205_mult_gen_0_1.xci",
            "inst_hier_path": "AM_demodulator/I_square",
            "parameters": {
              "PortAType": {
                "value": "Signed"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBWidth": {
                "value": "16"
              }
            }
          },
          "Q_square": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "ebaz4205_mult_gen_1_0",
            "xci_path": "ip/ebaz4205_mult_gen_1_0/ebaz4205_mult_gen_1_0.xci",
            "inst_hier_path": "AM_demodulator/Q_square",
            "parameters": {
              "PortAWidth": {
                "value": "16"
              },
              "PortBWidth": {
                "value": "16"
              }
            }
          }
        },
        "nets": {
          "FIR_I_m_axis_data_tdata": {
            "ports": [
              "B",
              "I_square/A",
              "I_square/B"
            ]
          },
          "FIR_Q_m_axis_data_tdata": {
            "ports": [
              "B1",
              "Q_square/A",
              "Q_square/B"
            ]
          },
          "PS_FCLK_CLK1": {
            "ports": [
              "ADC_clk_64M",
              "c_addsub_0/CLK",
              "I_square/CLK",
              "Q_square/CLK"
            ]
          },
          "c_addsub_0_S": {
            "ports": [
              "c_addsub_0/S",
              "sqrt32_0/P"
            ]
          },
          "mult_gen_0_P": {
            "ports": [
              "I_square/P",
              "c_addsub_0/A"
            ]
          },
          "mult_gen_1_P": {
            "ports": [
              "Q_square/P",
              "c_addsub_0/B"
            ]
          },
          "sqrt32_0_U": {
            "ports": [
              "sqrt32_0/U",
              "U"
            ]
          }
        }
      },
      "FILTER": {
        "interface_ports": {
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl_s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "ctrl_s_axi1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ADC_clk_64M": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "m_axis_data_tdata": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "s_axis_data_tdata": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "s_axis_data_tdata1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "m_axis_data_tdata1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_interface_DEC_RATE_Q": {
            "vlnv": "xilinx.com:module_ref:dds_axi_interface:1.0",
            "xci_name": "ebaz4205_dds_axi_interface_0_1",
            "xci_path": "ip/ebaz4205_dds_axi_interface_0_1/ebaz4205_dds_axi_interface_0_1.xci",
            "inst_hier_path": "FILTER/axi_interface_DEC_RATE_Q",
            "parameters": {
              "C_CTRL_M_AXIS_TDATA_WIDTH": {
                "value": "16"
              },
              "C_CTRL_M_AXIS_TDATA_WIDTH_INTERN": {
                "value": "32"
              },
              "C_CTRL_S_AXI_DATA_WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dds_axi_interface",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "ctrl_m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "ctrl_m_axis_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "ctrl_m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "ctrl_m_axis_tvalid",
                    "direction": "O"
                  }
                }
              },
              "ctrl_s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "ctrl_s_axi_awaddr",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "ctrl_s_axi_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "ctrl_s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "ctrl_s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "ctrl_s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "ctrl_s_axi_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "ctrl_s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "ctrl_s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "ctrl_s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "ctrl_s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "ctrl_s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "ctrl_s_axi_araddr",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ctrl_s_axi_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ctrl_s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "ctrl_s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "ctrl_s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "ctrl_s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "ctrl_s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "ctrl_s_axi_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "ctrl_s_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl_s_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_s_axi_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "ctrl_s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ctrl_m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl_m_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_m_axis_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "ctrl_m_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axi_interface_DEC_RATE_I": {
            "vlnv": "xilinx.com:module_ref:dds_axi_interface:1.0",
            "xci_name": "ebaz4205_axi_interface_DEC_RATE_Q_0",
            "xci_path": "ip/ebaz4205_axi_interface_DEC_RATE_Q_0/ebaz4205_axi_interface_DEC_RATE_Q_0.xci",
            "inst_hier_path": "FILTER/axi_interface_DEC_RATE_I",
            "parameters": {
              "C_CTRL_M_AXIS_TDATA_WIDTH": {
                "value": "16"
              },
              "C_CTRL_M_AXIS_TDATA_WIDTH_INTERN": {
                "value": "32"
              },
              "C_CTRL_S_AXI_DATA_WIDTH": {
                "value": "32"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dds_axi_interface",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "ctrl_m_axis": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "ctrl_m_axis_tdata",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "ctrl_m_axis_tlast",
                    "direction": "O"
                  },
                  "TVALID": {
                    "physical_name": "ctrl_m_axis_tvalid",
                    "direction": "O"
                  }
                }
              },
              "ctrl_s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "auto"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "ctrl_s_axi_awaddr",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "ctrl_s_axi_awprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "ctrl_s_axi_awvalid",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "ctrl_s_axi_awready",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "ctrl_s_axi_wdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "ctrl_s_axi_wstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "ctrl_s_axi_wvalid",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "ctrl_s_axi_wready",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "ctrl_s_axi_bresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "ctrl_s_axi_bvalid",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "ctrl_s_axi_bready",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "ctrl_s_axi_araddr",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "ctrl_s_axi_arprot",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "ctrl_s_axi_arvalid",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "ctrl_s_axi_arready",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "ctrl_s_axi_rdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "ctrl_s_axi_rresp",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "ctrl_s_axi_rvalid",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "ctrl_s_axi_rready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "ctrl_s_axi_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl_s_axi",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_s_axi_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "ctrl_s_axi_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "ctrl_m_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "ctrl_m_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "ctrl_m_axis_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "6.4e+07",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK1",
                    "value_src": "default_prop"
                  }
                }
              },
              "ctrl_m_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "axi_gpio_FILTER_GAIN": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ebaz4205_axi_gpio_0_1",
            "xci_path": "ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1.xci",
            "inst_hier_path": "FILTER/axi_gpio_FILTER_GAIN",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              }
            }
          },
          "CIC_I_1024": {
            "vlnv": "xilinx.com:ip:cic_compiler:4.0",
            "xci_name": "ebaz4205_cic_compiler_0_0",
            "xci_path": "ip/ebaz4205_cic_compiler_0_0/ebaz4205_cic_compiler_0_0.xci",
            "inst_hier_path": "FILTER/CIC_I_1024",
            "parameters": {
              "Clock_Frequency": {
                "value": "64"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Fixed_Or_Initial_Rate": {
                "value": "1024"
              },
              "HAS_DOUT_TREADY": {
                "value": "false"
              },
              "Input_Data_Width": {
                "value": "16"
              },
              "Input_Sample_Frequency": {
                "value": "64"
              },
              "Maximum_Rate": {
                "value": "8192"
              },
              "Minimum_Rate": {
                "value": "4"
              },
              "Number_Of_Channels": {
                "value": "1"
              },
              "Number_Of_Stages": {
                "value": "6"
              },
              "Output_Data_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Truncation"
              },
              "Response_Magnitude": {
                "value": "Normalized"
              },
              "SamplePeriod": {
                "value": "1"
              },
              "Sample_Rate_Changes": {
                "value": "Programmable"
              },
              "Use_Xtreme_DSP_Slice": {
                "value": "false"
              }
            }
          },
          "CIC_Q_1024": {
            "vlnv": "xilinx.com:ip:cic_compiler:4.0",
            "xci_name": "ebaz4205_cic_compiler_0_1",
            "xci_path": "ip/ebaz4205_cic_compiler_0_1/ebaz4205_cic_compiler_0_1.xci",
            "inst_hier_path": "FILTER/CIC_Q_1024",
            "parameters": {
              "Clock_Frequency": {
                "value": "64"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Fixed_Or_Initial_Rate": {
                "value": "1024"
              },
              "HAS_DOUT_TREADY": {
                "value": "false"
              },
              "Input_Data_Width": {
                "value": "16"
              },
              "Input_Sample_Frequency": {
                "value": "64"
              },
              "Maximum_Rate": {
                "value": "8192"
              },
              "Minimum_Rate": {
                "value": "4"
              },
              "Number_Of_Channels": {
                "value": "1"
              },
              "Number_Of_Stages": {
                "value": "6"
              },
              "Output_Data_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Truncation"
              },
              "SamplePeriod": {
                "value": "1"
              },
              "Sample_Rate_Changes": {
                "value": "Programmable"
              },
              "Use_Xtreme_DSP_Slice": {
                "value": "false"
              }
            }
          },
          "FIR_I_2": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "ebaz4205_fir_compiler_0_0",
            "xci_path": "ip/ebaz4205_fir_compiler_0_0/ebaz4205_fir_compiler_0_0.xci",
            "inst_hier_path": "FILTER/FIR_I_2",
            "parameters": {
              "BestPrecision": {
                "value": "false"
              },
              "Channel_Sequence": {
                "value": "Basic"
              },
              "Clock_Frequency": {
                "value": "64"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/EBAZ4205_SDR_HDMI/matlab/mycoefile.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Reload": {
                "value": "false"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Symmetric"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "28"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "Data_Fractional_Bits": {
                "value": "0"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Maximize_Dynamic_Range"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "S_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Sample_Frequency": {
                "value": "64"
              },
              "Select_Pattern": {
                "value": "All"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "FIR_Q_2": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "ebaz4205_fir_compiler_0_1",
            "xci_path": "ip/ebaz4205_fir_compiler_0_1/ebaz4205_fir_compiler_0_1.xci",
            "inst_hier_path": "FILTER/FIR_Q_2",
            "parameters": {
              "BestPrecision": {
                "value": "true"
              },
              "Channel_Sequence": {
                "value": "Basic"
              },
              "Clock_Frequency": {
                "value": "64"
              },
              "CoefficientSource": {
                "value": "COE_File"
              },
              "Coefficient_File": {
                "value": "../../../../imports/EBAZ4205_SDR_HDMI/matlab/mycoefile.coe"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Symmetric"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "28"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "Data_Width": {
                "value": "16"
              },
              "Decimation_Rate": {
                "value": "2"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Filter_Type": {
                "value": "Decimation"
              },
              "Interpolation_Rate": {
                "value": "1"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Number_Channels": {
                "value": "1"
              },
              "Output_Rounding_Mode": {
                "value": "Truncate_LSBs"
              },
              "Output_Width": {
                "value": "16"
              },
              "Quantization": {
                "value": "Maximize_Dynamic_Range"
              },
              "RateSpecification": {
                "value": "Frequency_Specification"
              },
              "S_DATA_Has_FIFO": {
                "value": "true"
              },
              "S_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Sample_Frequency": {
                "value": "64"
              },
              "Select_Pattern": {
                "value": "All"
              },
              "Zero_Pack_Factor": {
                "value": "1"
              }
            }
          },
          "mult_by_GAIN_Q": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "ebaz4205_mult_by_4_0",
            "xci_path": "ip/ebaz4205_mult_by_4_0/ebaz4205_mult_by_4_0.xci",
            "inst_hier_path": "FILTER/mult_by_GAIN_Q",
            "parameters": {
              "MultType": {
                "value": "Parallel_Multiplier"
              },
              "OutputWidthHigh": {
                "value": "15"
              },
              "PipeStages": {
                "value": "0"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBWidth": {
                "value": "32"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "mult_by_GAIN_I": {
            "vlnv": "xilinx.com:ip:mult_gen:12.0",
            "xci_name": "ebaz4205_mult_gen_0_3",
            "xci_path": "ip/ebaz4205_mult_gen_0_3/ebaz4205_mult_gen_0_3.xci",
            "inst_hier_path": "FILTER/mult_by_GAIN_I",
            "parameters": {
              "MultType": {
                "value": "Parallel_Multiplier"
              },
              "OutputWidthHigh": {
                "value": "15"
              },
              "PipeStages": {
                "value": "0"
              },
              "PortAWidth": {
                "value": "16"
              },
              "PortBWidth": {
                "value": "32"
              },
              "Use_Custom_Output_Width": {
                "value": "true"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ebaz4205_xlconstant_0_1",
            "xci_path": "ip/ebaz4205_xlconstant_0_1/ebaz4205_xlconstant_0_1.xci",
            "inst_hier_path": "FILTER/xlconstant_0"
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ebaz4205_xlconstant_2_2",
            "xci_path": "ip/ebaz4205_xlconstant_2_2/ebaz4205_xlconstant_2_2.xci",
            "inst_hier_path": "FILTER/xlconstant_2"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "ctrl_s_axi",
              "axi_interface_DEC_RATE_Q/ctrl_s_axi"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "ctrl_s_axi1",
              "axi_interface_DEC_RATE_I/ctrl_s_axi"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "S_AXI1",
              "axi_gpio_FILTER_GAIN/S_AXI"
            ]
          },
          "axi_interface_DEC_RATE_I_ctrl_m_axis": {
            "interface_ports": [
              "axi_interface_DEC_RATE_Q/ctrl_m_axis",
              "CIC_Q_1024/S_AXIS_CONFIG"
            ]
          },
          "axi_interface_DEC_RATE_Q_1_ctrl_m_axis": {
            "interface_ports": [
              "axi_interface_DEC_RATE_I/ctrl_m_axis",
              "CIC_I_1024/S_AXIS_CONFIG"
            ]
          }
        },
        "nets": {
          "CIC_I_128_m_axis_data_tdata": {
            "ports": [
              "CIC_I_1024/m_axis_data_tdata",
              "mult_by_GAIN_Q/A"
            ]
          },
          "CIC_I_128_m_axis_data_tvalid": {
            "ports": [
              "CIC_I_1024/m_axis_data_tvalid",
              "FIR_I_2/s_axis_data_tvalid"
            ]
          },
          "CIC_Q_128_m_axis_data_tdata": {
            "ports": [
              "CIC_Q_1024/m_axis_data_tdata",
              "mult_by_GAIN_I/A"
            ]
          },
          "CIC_Q_128_m_axis_data_tvalid": {
            "ports": [
              "CIC_Q_1024/m_axis_data_tvalid",
              "FIR_Q_2/s_axis_data_tvalid"
            ]
          },
          "DDC_I": {
            "ports": [
              "s_axis_data_tdata",
              "CIC_I_1024/s_axis_data_tdata"
            ]
          },
          "DDC_Q": {
            "ports": [
              "s_axis_data_tdata1",
              "CIC_Q_1024/s_axis_data_tdata"
            ]
          },
          "FIR_I_m_axis_data_tdata": {
            "ports": [
              "FIR_I_2/m_axis_data_tdata",
              "m_axis_data_tdata1"
            ]
          },
          "FIR_Q_m_axis_data_tdata": {
            "ports": [
              "FIR_Q_2/m_axis_data_tdata",
              "m_axis_data_tdata"
            ]
          },
          "PS_FCLK_CLK1": {
            "ports": [
              "ADC_clk_64M",
              "axi_interface_DEC_RATE_Q/ctrl_m_axis_aclk",
              "axi_interface_DEC_RATE_Q/ctrl_s_axi_aclk",
              "axi_interface_DEC_RATE_I/ctrl_m_axis_aclk",
              "axi_interface_DEC_RATE_I/ctrl_s_axi_aclk",
              "CIC_I_1024/aclk",
              "CIC_Q_1024/aclk",
              "FIR_I_2/aclk",
              "FIR_Q_2/aclk"
            ]
          },
          "aclk_1": {
            "ports": [
              "aclk",
              "axi_gpio_FILTER_GAIN/s_axi_aclk"
            ]
          },
          "aresetn1_1": {
            "ports": [
              "aresetn1",
              "axi_gpio_FILTER_GAIN/s_axi_aresetn"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axi_interface_DEC_RATE_Q/ctrl_s_axi_aresetn",
              "axi_interface_DEC_RATE_I/ctrl_m_axis_aresetn",
              "axi_interface_DEC_RATE_I/ctrl_s_axi_aresetn"
            ]
          },
          "axi_gpio_FILTER_GAIN_gpio_io_o": {
            "ports": [
              "axi_gpio_FILTER_GAIN/gpio_io_o",
              "mult_by_GAIN_Q/B",
              "mult_by_GAIN_I/B"
            ]
          },
          "mult_by_4_I_P": {
            "ports": [
              "mult_by_GAIN_I/P",
              "FIR_Q_2/s_axis_data_tdata"
            ]
          },
          "mult_by_4_Q_P": {
            "ports": [
              "mult_by_GAIN_Q/P",
              "FIR_I_2/s_axis_data_tdata"
            ]
          },
          "s_axis_data_tvalid_1": {
            "ports": [
              "xlconstant_0/dout",
              "CIC_I_1024/s_axis_data_tvalid",
              "CIC_Q_1024/s_axis_data_tvalid"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "axi_interface_DEC_RATE_Q/ctrl_m_axis_aresetn"
            ]
          }
        }
      },
      "I2S": {
        "ports": {
          "In1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "s00_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axis_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "SCLK": {
            "direction": "O"
          },
          "LRCLK": {
            "direction": "O"
          },
          "I2SDATA": {
            "direction": "O"
          }
        },
        "components": {
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ebaz4205_xlconcat_0_2",
            "xci_path": "ip/ebaz4205_xlconcat_0_2/ebaz4205_xlconcat_0_2.xci",
            "inst_hier_path": "I2S/xlconcat_0",
            "parameters": {
              "IN0_WIDTH": {
                "value": "16"
              },
              "IN1_WIDTH": {
                "value": "16"
              }
            }
          },
          "DivideBy10": {
            "vlnv": "xilinx.com:module_ref:DivideBy2N:1.0",
            "xci_name": "ebaz4205_DivideBy10_0",
            "xci_path": "ip/ebaz4205_DivideBy10_0/ebaz4205_DivideBy10_0.xci",
            "inst_hier_path": "I2S/DivideBy10",
            "parameters": {
              "N": {
                "value": "5"
              },
              "WIDTH": {
                "value": "3"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "DivideBy2N",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "clk_out": {
                "direction": "O"
              }
            }
          },
          "I2S_Transmitter_0": {
            "vlnv": "xilinx.com:module_ref:I2S_Transmitter:1.0",
            "xci_name": "ebaz4205_I2S_Transmitter_0_2",
            "xci_path": "ip/ebaz4205_I2S_Transmitter_0_2/ebaz4205_I2S_Transmitter_0_2.xci",
            "inst_hier_path": "I2S/I2S_Transmitter_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "I2S_Transmitter",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "s00_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "s00_axis_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TSTRB": {
                    "physical_name": "s00_axis_tstrb",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "TLAST": {
                    "physical_name": "s00_axis_tlast",
                    "direction": "I"
                  },
                  "TVALID": {
                    "physical_name": "s00_axis_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "s00_axis_tready",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "mclk": {
                "direction": "I"
              },
              "bclk": {
                "direction": "O"
              },
              "lrclk": {
                "direction": "O"
              },
              "sdata": {
                "direction": "O"
              },
              "s00_axis_aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "s00_axis",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "s00_axis_aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "1e+08",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  }
                }
              },
              "s00_axis_aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              }
            }
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ebaz4205_xlconstant_1_1",
            "xci_path": "ip/ebaz4205_xlconstant_1_1/ebaz4205_xlconstant_1_1.xci",
            "inst_hier_path": "I2S/xlconstant_1"
          }
        },
        "nets": {
          "AM_demodulator_U": {
            "ports": [
              "In1",
              "xlconcat_0/In1",
              "xlconcat_0/In0"
            ]
          },
          "DivideBy2_clk_out": {
            "ports": [
              "DivideBy10/clk_out",
              "I2S_Transmitter_0/mclk"
            ]
          },
          "I2S_Transmitter_0_bclk": {
            "ports": [
              "I2S_Transmitter_0/bclk",
              "SCLK"
            ]
          },
          "I2S_Transmitter_0_lrclk": {
            "ports": [
              "I2S_Transmitter_0/lrclk",
              "LRCLK"
            ]
          },
          "I2S_Transmitter_0_sdata": {
            "ports": [
              "I2S_Transmitter_0/sdata",
              "I2SDATA"
            ]
          },
          "PS_ARESETN": {
            "ports": [
              "s00_axis_aresetn",
              "I2S_Transmitter_0/s00_axis_aresetn",
              "DivideBy10/resetn"
            ]
          },
          "PS_FCLK_CLK0": {
            "ports": [
              "s00_axis_aclk",
              "I2S_Transmitter_0/s00_axis_aclk",
              "DivideBy10/clk"
            ]
          },
          "xlconcat_0_dout1": {
            "ports": [
              "xlconcat_0/dout",
              "I2S_Transmitter_0/s00_axis_tdata"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "I2S_Transmitter_0/s00_axis_tvalid"
            ]
          }
        }
      },
      "DivideBy2_50MHz": {
        "vlnv": "xilinx.com:module_ref:DivideBy2N:1.0",
        "xci_name": "ebaz4205_DivideBy4_25MHz_0",
        "xci_path": "ip/ebaz4205_DivideBy4_25MHz_0/ebaz4205_DivideBy4_25MHz_0.xci",
        "inst_hier_path": "DivideBy2_50MHz",
        "parameters": {
          "N": {
            "value": "1"
          },
          "WIDTH": {
            "value": "2"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DivideBy2N",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "1e+08",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "ebaz4205_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "clk_out": {
            "direction": "O",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "ebaz4205_util_ds_buf_0_0_BUFG_O",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "HDMI": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s00_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "HDMI_HPD": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axis_mm2s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "HDMI_OEN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "ADC_clk_64M": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "TMDS_Clk_p_0": {
            "direction": "O"
          },
          "TMDS_Clk_n_0": {
            "direction": "O"
          },
          "TMDS_Data_p_0": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "TMDS_Data_n_0": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "gpio_io_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "gpio2_io_i": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "In4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "dout": {
            "type": "intr",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "axi_dynclk_0": {
            "vlnv": "digilentinc.com:ip:axi_dynclk:1.0",
            "xci_name": "ebaz4205_axi_dynclk_0_0",
            "xci_path": "ip/ebaz4205_axi_dynclk_0_0/ebaz4205_axi_dynclk_0_0.xci",
            "inst_hier_path": "HDMI/axi_dynclk_0"
          },
          "rgb2dvi_0": {
            "vlnv": "digilentinc.com:ip:rgb2dvi:1.3",
            "xci_name": "ebaz4205_rgb2dvi_0_3",
            "xci_path": "ip/ebaz4205_rgb2dvi_0_3/ebaz4205_rgb2dvi_0_3.xci",
            "inst_hier_path": "HDMI/rgb2dvi_0",
            "parameters": {
              "kClkRange": {
                "value": "2"
              },
              "kGenerateSerialClk": {
                "value": "false"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "axi_gpio_hdmi": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ebaz4205_axi_gpio_0_2",
            "xci_path": "ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2.xci",
            "inst_hier_path": "HDMI/axi_gpio_hdmi",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              }
            }
          },
          "axi_vdma_0": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "ebaz4205_axi_vdma_0_0",
            "xci_path": "ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xci",
            "inst_hier_path": "HDMI/axi_vdma_0",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_mm2s_linebuffer_depth": {
                "value": "4096"
              },
              "c_mm2s_max_burst_length": {
                "value": "16"
              },
              "c_num_fstores": {
                "value": "3"
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axis_subset_converter_0": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "ebaz4205_axis_subset_converter_0_0",
            "xci_path": "ip/ebaz4205_axis_subset_converter_0_0/ebaz4205_axis_subset_converter_0_0.xci",
            "inst_hier_path": "HDMI/axis_subset_converter_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TUSER_WIDTH": {
                "value": "1"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "4"
              },
              "S_TUSER_WIDTH": {
                "value": "1"
              },
              "TDATA_REMAP": {
                "value": "tdata[23:16],tdata[7:0],tdata[15:8]"
              },
              "TKEEP_REMAP": {
                "value": "tkeep[2:0]"
              },
              "TLAST_REMAP": {
                "value": "tlast[0]"
              },
              "TUSER_REMAP": {
                "value": "tuser[0:0]"
              }
            }
          },
          "v_tc_0": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "ebaz4205_v_tc_0_0",
            "xci_path": "ip/ebaz4205_v_tc_0_0/ebaz4205_v_tc_0_0.xci",
            "inst_hier_path": "HDMI/v_tc_0",
            "parameters": {
              "enable_detection": {
                "value": "false"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ebaz4205_xlconstant_0_3",
            "xci_path": "ip/ebaz4205_xlconstant_0_3/ebaz4205_xlconstant_0_3.xci",
            "inst_hier_path": "HDMI/xlconstant_0"
          },
          "xlconcat_IRQ": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ebaz4205_xlconcat_0_3",
            "xci_path": "ip/ebaz4205_xlconcat_0_3/ebaz4205_xlconcat_0_3.xci",
            "inst_hier_path": "HDMI/xlconcat_IRQ",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/ebaz4205_axi_interconnect_0_2/ebaz4205_axi_interconnect_0_2.xci",
            "inst_hier_path": "HDMI/axi_interconnect_1",
            "xci_name": "ebaz4205_axi_interconnect_0_2",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "S00_HAS_DATA_FIFO": {
                "value": "2"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "ebaz4205_s00_regslice_0",
                    "xci_path": "ip/ebaz4205_s00_regslice_0/ebaz4205_s00_regslice_0.xci",
                    "inst_hier_path": "HDMI/axi_interconnect_1/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "s00_data_fifo": {
                    "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                    "xci_name": "ebaz4205_s00_data_fifo_0",
                    "xci_path": "ip/ebaz4205_s00_data_fifo_0/ebaz4205_s00_data_fifo_0.xci",
                    "inst_hier_path": "HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "ebaz4205_auto_pc_0",
                    "xci_path": "ip/ebaz4205_auto_pc_0/ebaz4205_auto_pc_0.xci",
                    "inst_hier_path": "HDMI/axi_interconnect_1/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_data_fifo": {
                    "interface_ports": [
                      "s00_data_fifo/S_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_data_fifo_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_data_fifo/M_AXI"
                    ]
                  },
                  "s00_regslice_to_auto_pc": {
                    "interface_ports": [
                      "s00_regslice/M_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "s00_data_fifo/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "s00_data_fifo/aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "ebaz4205_v_axi4s_vid_out_0_1",
            "xci_path": "ip/ebaz4205_v_axi4s_vid_out_0_1/ebaz4205_v_axi4s_vid_out_0_1.xci",
            "inst_hier_path": "HDMI/v_axi4s_vid_out_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              },
              "C_VTG_MASTER_SLAVE": {
                "value": "1"
              }
            }
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ebaz4205_axi_gpio_0_3",
            "xci_path": "ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3.xci",
            "inst_hier_path": "HDMI/axi_gpio_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "32"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI1",
              "axi_gpio_0/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M00_AXI1",
              "axi_interconnect_1/M00_AXI"
            ]
          },
          "PS_M02_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_vdma_0/S_AXI_LITE"
            ]
          },
          "PS_M06_AXI": {
            "interface_ports": [
              "ctrl",
              "v_tc_0/ctrl"
            ]
          },
          "PS_M07_AXI": {
            "interface_ports": [
              "s00_axi",
              "axi_dynclk_0/s00_axi"
            ]
          },
          "PS_M10_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_hdmi/S_AXI"
            ]
          },
          "axi_gpio_hdmi_GPIO": {
            "interface_ports": [
              "HDMI_HPD",
              "axi_gpio_hdmi/GPIO"
            ]
          },
          "axi_vdma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_vdma_0/M_AXIS_MM2S",
              "axis_subset_converter_0/S_AXIS"
            ]
          },
          "axi_vdma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_vdma_0/M_AXI_MM2S",
              "axi_interconnect_1/S00_AXI"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_subset_converter_0/M_AXIS",
              "v_axi4s_vid_out_0/video_in"
            ]
          },
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "rgb2dvi_0/RGB",
              "v_axi4s_vid_out_0/vid_io_out"
            ]
          },
          "v_tc_0_vtiming_out": {
            "interface_ports": [
              "v_tc_0/vtiming_out",
              "v_axi4s_vid_out_0/vtiming_in"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "m_axis_mm2s_aclk",
              "axi_vdma_0/m_axi_mm2s_aclk",
              "axi_vdma_0/m_axis_mm2s_aclk",
              "axis_subset_converter_0/aclk",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/S00_ACLK",
              "v_axi4s_vid_out_0/aclk"
            ]
          },
          "PS_ARESETN": {
            "ports": [
              "s_axi_aresetn",
              "axi_dynclk_0/s00_axi_aresetn",
              "axi_gpio_hdmi/s_axi_aresetn",
              "axi_vdma_0/axi_resetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "PS_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "axi_dynclk_0/s00_axi_aclk",
              "axi_dynclk_0/REF_CLK_I",
              "axi_gpio_hdmi/s_axi_aclk",
              "axi_vdma_0/s_axi_lite_aclk",
              "axi_gpio_0/s_axi_aclk"
            ]
          },
          "PS_FCLK_CLK1": {
            "ports": [
              "ADC_clk_64M",
              "v_tc_0/s_axi_aclk"
            ]
          },
          "axi_dynclk_0_LOCKED_O": {
            "ports": [
              "axi_dynclk_0/LOCKED_O",
              "rgb2dvi_0/aRst_n"
            ]
          },
          "axi_dynclk_0_PXL_CLK_5X_O": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_5X_O",
              "rgb2dvi_0/SerialClk"
            ]
          },
          "axi_dynclk_0_PXL_CLK_O": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_O",
              "rgb2dvi_0/PixelClk",
              "v_tc_0/clk",
              "v_axi4s_vid_out_0/vid_io_out_clk"
            ]
          },
          "axi_gpio_0_ip2intc_irpt": {
            "ports": [
              "axi_gpio_0/ip2intc_irpt",
              "xlconcat_IRQ/In3"
            ]
          },
          "axi_gpio_hdmi_ip2intc_irpt": {
            "ports": [
              "axi_gpio_hdmi/ip2intc_irpt",
              "xlconcat_IRQ/In2"
            ]
          },
          "axi_vdma_0_mm2s_introut": {
            "ports": [
              "axi_vdma_0/mm2s_introut",
              "xlconcat_IRQ/In1"
            ]
          },
          "gpio2_io_i_1": {
            "ports": [
              "gpio2_io_i",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "gpio_io_i_1": {
            "ports": [
              "gpio_io_i",
              "axi_gpio_0/gpio_io_i"
            ]
          },
          "rgb2dvi_0_TMDS_Clk_n": {
            "ports": [
              "rgb2dvi_0/TMDS_Clk_n",
              "TMDS_Clk_n_0"
            ]
          },
          "rgb2dvi_0_TMDS_Clk_p": {
            "ports": [
              "rgb2dvi_0/TMDS_Clk_p",
              "TMDS_Clk_p_0"
            ]
          },
          "rgb2dvi_0_TMDS_Data_n": {
            "ports": [
              "rgb2dvi_0/TMDS_Data_n",
              "TMDS_Data_n_0"
            ]
          },
          "rgb2dvi_0_TMDS_Data_p": {
            "ports": [
              "rgb2dvi_0/TMDS_Data_p",
              "TMDS_Data_p_0"
            ]
          },
          "rst_ps7_0_140M_peripheral_aresetn": {
            "ports": [
              "ARESETN",
              "axis_subset_converter_0/aresetn",
              "axi_interconnect_1/ARESETN",
              "axi_interconnect_1/S00_ARESETN",
              "axi_interconnect_1/M00_ARESETN"
            ]
          },
          "rst_ps7_0_64M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn1",
              "v_tc_0/s_axi_aresetn"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_0/gen_clken"
            ]
          },
          "v_tc_0_irq": {
            "ports": [
              "v_tc_0/irq",
              "xlconcat_IRQ/In0"
            ]
          },
          "xlconcat_IRQ_dout": {
            "ports": [
              "xlconcat_IRQ/dout",
              "dout"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "HDMI_OEN"
            ]
          }
        }
      },
      "ps7_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ebaz4205_axi_interconnect_0_0/ebaz4205_axi_interconnect_0_0.xci",
        "inst_hier_path": "ps7_axi_periph",
        "xci_name": "ebaz4205_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "12"
          },
          "NUM_SI": {
            "value": "1"
          },
          "STRATEGY": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ebaz4205_xbar_0",
            "xci_path": "ip/ebaz4205_xbar_0/ebaz4205_xbar_0.xci",
            "inst_hier_path": "ps7_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "12"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI",
                  "M10_AXI",
                  "M11_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "ebaz4205_auto_pc_1",
                "xci_path": "ip/ebaz4205_auto_pc_1/ebaz4205_auto_pc_1.xci",
                "inst_hier_path": "ps7_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ebaz4205_auto_cc_0",
                "xci_path": "ip/ebaz4205_auto_cc_0/ebaz4205_auto_cc_0.xci",
                "inst_hier_path": "ps7_axi_periph/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ebaz4205_auto_cc_1",
                "xci_path": "ip/ebaz4205_auto_cc_1/ebaz4205_auto_cc_1.xci",
                "inst_hier_path": "ps7_axi_periph/m04_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ebaz4205_auto_cc_2",
                "xci_path": "ip/ebaz4205_auto_cc_2/ebaz4205_auto_cc_2.xci",
                "inst_hier_path": "ps7_axi_periph/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ebaz4205_auto_cc_3",
                "xci_path": "ip/ebaz4205_auto_cc_3/ebaz4205_auto_cc_3.xci",
                "inst_hier_path": "ps7_axi_periph/m06_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "m09_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m11_couplers_to_ps7_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "ps7_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          },
          "M11_ACLK_1": {
            "ports": [
              "M11_ACLK",
              "m11_couplers/M_ACLK"
            ]
          },
          "M11_ARESETN_1": {
            "ports": [
              "M11_ARESETN",
              "m11_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ps7_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK"
            ]
          },
          "ps7_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axis_capture_RF": {
        "vlnv": "xilinx.com:user:axis_capture:1.0",
        "xci_name": "ebaz4205_axis_capture_0_4",
        "xci_path": "ip/ebaz4205_axis_capture_0_4/ebaz4205_axis_capture_0_4.xci",
        "inst_hier_path": "axis_capture_RF",
        "parameters": {
          "C_CAPTURE_NUM_WORDS_EXP2": {
            "value": "14"
          }
        }
      },
      "ps2_mouse_0": {
        "vlnv": "xilinx.com:user:ps2_mouse:1.0",
        "xci_name": "ebaz4205_ps2_mouse_0_0",
        "xci_path": "ip/ebaz4205_ps2_mouse_0_0/ebaz4205_ps2_mouse_0_0.xci",
        "inst_hier_path": "ps2_mouse_0"
      }
    },
    "interface_nets": {
      "S00_AXI_2": {
        "interface_ports": [
          "ps7_axi_periph/S00_AXI",
          "PS/M_AXI_GP0"
        ]
      },
      "S_AXI1_1": {
        "interface_ports": [
          "FILTER/S_AXI1",
          "ps7_axi_periph/M09_AXI"
        ]
      },
      "S_AXI_1": {
        "interface_ports": [
          "HDMI/S_AXI",
          "ps7_axi_periph/M10_AXI"
        ]
      },
      "S_AXI_2": {
        "interface_ports": [
          "ADC_TestGen/S_AXI",
          "ps7_axi_periph/M03_AXI"
        ]
      },
      "S_AXI_HP0_1": {
        "interface_ports": [
          "PS/S_AXI_HP0",
          "HDMI/M00_AXI1"
        ]
      },
      "S_AXI_LITE_1": {
        "interface_ports": [
          "HDMI/S_AXI_LITE",
          "ps7_axi_periph/M02_AXI"
        ]
      },
      "axi_gpio_hdmi_GPIO": {
        "interface_ports": [
          "HDMI_HPD",
          "HDMI/HDMI_HPD"
        ]
      },
      "ctrl_1": {
        "interface_ports": [
          "HDMI/ctrl",
          "ps7_axi_periph/M06_AXI"
        ]
      },
      "ctrl_s_axi1_1": {
        "interface_ports": [
          "FILTER/ctrl_s_axi1",
          "ps7_axi_periph/M05_AXI"
        ]
      },
      "ctrl_s_axi_1": {
        "interface_ports": [
          "ADC_TestGen/ctrl_s_axi",
          "ps7_axi_periph/M04_AXI"
        ]
      },
      "ctrl_s_axi_2": {
        "interface_ports": [
          "DDC/ctrl_s_axi",
          "ps7_axi_periph/M08_AXI"
        ]
      },
      "ctrl_s_axi_3": {
        "interface_ports": [
          "FILTER/ctrl_s_axi",
          "ps7_axi_periph/M01_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS/FIXED_IO"
        ]
      },
      "processing_system7_0_MDIO_ETHERNET_0": {
        "interface_ports": [
          "MDIO_ETHERNET_0_0",
          "PS/MDIO_ETHERNET_0_0"
        ]
      },
      "ps2_mouse_0_ps2_clock": {
        "interface_ports": [
          "ps2_clock_0",
          "ps2_mouse_0/ps2_clock"
        ]
      },
      "ps2_mouse_0_ps2_dat": {
        "interface_ports": [
          "ps2_dat_0",
          "ps2_mouse_0/ps2_dat"
        ]
      },
      "ps7_axi_periph_M00_AXI": {
        "interface_ports": [
          "axis_capture_RF/ctrl_s_axi",
          "ps7_axi_periph/M00_AXI"
        ]
      },
      "ps7_axi_periph_M11_AXI": {
        "interface_ports": [
          "ps7_axi_periph/M11_AXI",
          "HDMI/S_AXI1"
        ]
      },
      "s00_axi_1": {
        "interface_ports": [
          "HDMI/s00_axi",
          "ps7_axi_periph/M07_AXI"
        ]
      }
    },
    "nets": {
      "ADC_TestGen_LED_GREEN1": {
        "ports": [
          "ADC_TestGen/LED_GREEN1",
          "LED_GREEN"
        ]
      },
      "ADC_in_1": {
        "ports": [
          "ADC_in",
          "ADC_TestGen/ADC_in"
        ]
      },
      "ADCandTestGen_output_axis_tvalid": {
        "ports": [
          "ADC_TestGen/output_axis_tvalid",
          "axis_capture_RF/capture_valid"
        ]
      },
      "AM_demodulator_U": {
        "ports": [
          "AM_demodulator/U",
          "I2S/In1"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "PS/peripheral_aresetn1",
          "HDMI/ARESETN"
        ]
      },
      "DDC_I": {
        "ports": [
          "DDC/DDC_I",
          "FILTER/s_axis_data_tdata"
        ]
      },
      "DDC_Q": {
        "ports": [
          "DDC/DDC_Q",
          "FILTER/s_axis_data_tdata1"
        ]
      },
      "DivideBy2_50MHz_clk_out": {
        "ports": [
          "DivideBy2_50MHz/clk_out",
          "ps2_mouse_0/clk"
        ]
      },
      "ENET0_GMII_RX_CLK_0_1": {
        "ports": [
          "ENET0_GMII_RX_CLK_0",
          "PS/ENET0_GMII_RX_CLK_0"
        ]
      },
      "ENET0_GMII_RX_DV_0_1": {
        "ports": [
          "ENET0_GMII_RX_DV_0",
          "PS/ENET0_GMII_RX_DV_0"
        ]
      },
      "ENET0_GMII_TX_CLK_0_1": {
        "ports": [
          "ENET0_GMII_TX_CLK_0",
          "PS/ENET0_GMII_TX_CLK_0"
        ]
      },
      "FIR_I_m_axis_data_tdata": {
        "ports": [
          "FILTER/m_axis_data_tdata1",
          "AM_demodulator/B"
        ]
      },
      "FIR_Q_m_axis_data_tdata": {
        "ports": [
          "FILTER/m_axis_data_tdata",
          "AM_demodulator/B1"
        ]
      },
      "HDMI_dout": {
        "ports": [
          "HDMI/dout",
          "PS/IRQ_F2P"
        ]
      },
      "I2S_Transmitter_0_bclk": {
        "ports": [
          "I2S/SCLK",
          "SCLK"
        ]
      },
      "I2S_Transmitter_0_lrclk": {
        "ports": [
          "I2S/LRCLK",
          "LRCLK"
        ]
      },
      "I2S_Transmitter_0_sdata": {
        "ports": [
          "I2S/I2SDATA",
          "I2SDATA"
        ]
      },
      "In0_0_1": {
        "ports": [
          "enet0_gmii_rxd",
          "PS/enet0_gmii_rxd"
        ]
      },
      "Net": {
        "ports": [
          "PS/FCLK_CLK2",
          "HDMI/m_axis_mm2s_aclk"
        ]
      },
      "OTR_1": {
        "ports": [
          "OTR",
          "ADC_TestGen/OTR"
        ]
      },
      "PS_ARESETN": {
        "ports": [
          "PS/ARESETN",
          "FILTER/aresetn1",
          "ADC_TestGen/s_axi_aresetn",
          "I2S/s00_axis_aresetn",
          "DivideBy2_50MHz/resetn",
          "HDMI/s_axi_aresetn",
          "ps7_axi_periph/S00_ARESETN",
          "ps7_axi_periph/M00_ARESETN",
          "ps7_axi_periph/M02_ARESETN",
          "ps7_axi_periph/M03_ARESETN",
          "ps7_axi_periph/M07_ARESETN",
          "ps7_axi_periph/M09_ARESETN",
          "ps7_axi_periph/M10_ARESETN",
          "ps7_axi_periph/M11_ARESETN",
          "ps7_axi_periph/M08_ARESETN",
          "ps7_axi_periph/ARESETN",
          "DDC/ctrl_s_axi_aresetn",
          "axis_capture_RF/ctrl_s_axi_aresetn",
          "ps2_mouse_0/reset_n"
        ]
      },
      "PS_FCLK_CLK0": {
        "ports": [
          "PS/FCLK_CLK0_100M",
          "ADC_TestGen/s00_axis_aclk",
          "FILTER/aclk",
          "I2S/s00_axis_aclk",
          "DivideBy2_50MHz/clk",
          "HDMI/s_axi_aclk",
          "DDC/s_axi_aclk",
          "ps7_axi_periph/S00_ACLK",
          "ps7_axi_periph/M00_ACLK",
          "ps7_axi_periph/M02_ACLK",
          "ps7_axi_periph/M03_ACLK",
          "ps7_axi_periph/M07_ACLK",
          "ps7_axi_periph/M09_ACLK",
          "ps7_axi_periph/M10_ACLK",
          "ps7_axi_periph/M11_ACLK",
          "ps7_axi_periph/ACLK",
          "ps7_axi_periph/M08_ACLK",
          "axis_capture_RF/ctrl_s_axi_aclk"
        ]
      },
      "PS_FCLK_CLK1": {
        "ports": [
          "PS/FCLK_CLK1_64M",
          "ADC_clk_64M",
          "ADC_TestGen/ADC_clk_64M",
          "DDC/CLK",
          "AM_demodulator/ADC_clk_64M",
          "FILTER/ADC_clk_64M",
          "HDMI/ADC_clk_64M",
          "ps7_axi_periph/M04_ACLK",
          "ps7_axi_periph/M05_ACLK",
          "ps7_axi_periph/M06_ACLK",
          "ps7_axi_periph/M01_ACLK",
          "axis_capture_RF/capture_clk"
        ]
      },
      "PS_FCLK_CLK3_0": {
        "ports": [
          "PS/CLK_25M",
          "CLK25M"
        ]
      },
      "processing_system7_0_ENET0_GMII_TX_EN": {
        "ports": [
          "PS/ENET0_GMII_TX_EN_0",
          "ENET0_GMII_TX_EN_0"
        ]
      },
      "ps2_mouse_0_mouse_data": {
        "ports": [
          "ps2_mouse_0/mouse_data",
          "HDMI/gpio_io_i"
        ]
      },
      "ps2_mouse_0_state_std": {
        "ports": [
          "ps2_mouse_0/state_std",
          "HDMI/gpio2_io_i"
        ]
      },
      "rgb2dvi_0_TMDS_Clk_n": {
        "ports": [
          "HDMI/TMDS_Clk_n_0",
          "TMDS_Clk_n_0"
        ]
      },
      "rgb2dvi_0_TMDS_Clk_p": {
        "ports": [
          "HDMI/TMDS_Clk_p_0",
          "TMDS_Clk_p_0"
        ]
      },
      "rgb2dvi_0_TMDS_Data_n": {
        "ports": [
          "HDMI/TMDS_Data_n_0",
          "TMDS_Data_n_0"
        ]
      },
      "rgb2dvi_0_TMDS_Data_p": {
        "ports": [
          "HDMI/TMDS_Data_p_0",
          "TMDS_Data_p_0"
        ]
      },
      "rst_ps7_0_64M_peripheral_aresetn": {
        "ports": [
          "PS/peripheral_aresetn",
          "FILTER/aresetn",
          "HDMI/s_axi_aresetn1",
          "ps7_axi_periph/M04_ARESETN",
          "ps7_axi_periph/M05_ARESETN",
          "ps7_axi_periph/M06_ARESETN",
          "ps7_axi_periph/M01_ARESETN",
          "ADC_TestGen/ctrl_s_axi_aresetn"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "ADC_TestGen/dout",
          "DDC/Din",
          "axis_capture_RF/capture_data"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "HDMI/HDMI_OEN",
          "HDMI_OEN"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "PS/enet0_gmii_txd",
          "enet0_gmii_txd"
        ]
      }
    },
    "comments": {
      "/": {
        "comment_0": "PS groups:\n- Programmable System(CPU)\n- Reset\n- AXI control\n- Ethernet"
      }
    },
    "addressing": {
      "/PS/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_DDS_LO_axi_interface_reg0": {
                "address_block": "/DDC/LO/DDS_LO_axi_interface/ctrl_s_axi/reg0",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_axi_dynclk_0_reg0": {
                "address_block": "/HDMI/axi_dynclk_0/s00_axi/reg0",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/HDMI/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_axi_gpio_FILTER_GAIN_Reg": {
                "address_block": "/FILTER/axi_gpio_FILTER_GAIN/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_gpio_dds_Reg": {
                "address_block": "/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_hdmi_Reg": {
                "address_block": "/HDMI/axi_gpio_hdmi/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_interface_DEC_RATE_I_reg0": {
                "address_block": "/FILTER/axi_interface_DEC_RATE_I/ctrl_s_axi/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axi_interface_DEC_RATE_reg0": {
                "address_block": "/FILTER/axi_interface_DEC_RATE_Q/ctrl_s_axi/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/HDMI/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_axis_capture_0_reg0": {
                "address_block": "/axis_capture_RF/ctrl_s_axi/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_dds_axi_interface_0_reg0": {
                "address_block": "/ADC_TestGen/TestGen/dds_axi_interface_0/ctrl_s_axi/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_v_tc_0_Reg": {
                "address_block": "/HDMI/v_tc_0/ctrl/Reg",
                "offset": "0x43C40000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/HDMI/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/PS/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "256M"
              }
            }
          }
        }
      }
    }
  }
}