** Name: SymmetricalOpAmp115

.MACRO SymmetricalOpAmp115 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=7e-6 W=7e-6
mDiodeTransistorNmos2 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=57e-6
mDiodeTransistorNmos3 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage nmos4 L=1e-6 W=186e-6
mDiodeTransistorPmos4 out2FirstStage out2FirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=20e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=587e-6
mNormalTransistorNmos6 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=1e-6 W=173e-6
mNormalTransistorNmos7 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=587e-6
mNormalTransistorNmos8 out2FirstStage ibias sourceNmos sourceNmos nmos4 L=7e-6 W=144e-6
mNormalTransistorNmos9 FirstStageYsourceTransconductance ibias sourceNmos sourceNmos nmos4 L=7e-6 W=564e-6
mNormalTransistorNmos10 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=1e-6 W=57e-6
mNormalTransistorPmos11 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos12 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos13 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos14 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos15 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=71e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=71e-6
mNormalTransistorPmos17 SecondStageYinnerTransconductance out1FirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=65e-6
mNormalTransistorPmos18 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=65e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp115

** Expected Performance Values: 
** Gain: 100 dB
** Power consumption: 8.68101 mW
** Area: 11692 (mu_m)^2
** Transit frequency: 73.2881 MHz
** Transit frequency with error factor: 73.2882 MHz
** Slew rate: 72.1037 V/mu_s
** Phase margin: 64.1713Â°
** CMRR: 144 dB
** negPSRR: 93 dB
** posPSRR: 63 dB
** VoutMax: 4.26001 V
** VoutMin: 0.840001 V
** VcmMax: 4.85001 V
** VcmMin: 0.900001 V


** Expected Currents: 
** NormalTransistorNmos: 203.068 muA
** NormalTransistorPmos: -394.92 muA
** NormalTransistorPmos: -394.921 muA
** NormalTransistorPmos: -394.92 muA
** NormalTransistorPmos: -394.921 muA
** NormalTransistorNmos: 789.841 muA
** NormalTransistorNmos: 394.921 muA
** NormalTransistorNmos: 394.921 muA
** NormalTransistorNmos: 366.629 muA
** NormalTransistorNmos: 366.628 muA
** NormalTransistorPmos: -366.628 muA
** NormalTransistorPmos: -366.627 muA
** DiodeTransistorNmos: 366.627 muA
** DiodeTransistorNmos: 366.626 muA
** NormalTransistorPmos: -366.626 muA
** NormalTransistorPmos: -366.627 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -203.067 muA


** Expected Voltages: 
** ibias: 0.747001  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 0.680001  V
** inSourceTransconductanceComplementarySecondStage: 3.87701  V
** innerComplementarySecondStage: 1.23701  V
** out: 2.5  V
** out1FirstStage: 3.87701  V
** out2FirstStage: 3.68601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 4.44101  V
** innerTransistorStack2Load1: 4.44101  V
** sourceTransconductance: 1.94001  V
** innerStageBias: 0.673001  V
** innerTransconductance: 4.43401  V
** inner: 4.43401  V


.END