// Seed: 3139494656
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input tri1 id_2,
    input wire id_3,
    output supply0 id_4,
    input wand id_5,
    input tri1 id_6
    , id_32,
    input supply0 id_7,
    input wire id_8,
    output wor id_9,
    output supply0 id_10,
    input tri id_11,
    output tri1 id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    input tri id_16,
    input tri id_17,
    input uwire id_18,
    input tri1 id_19,
    input tri id_20,
    output logic id_21,
    output tri id_22,
    input tri1 id_23,
    input tri1 id_24,
    input tri id_25,
    output tri0 id_26,
    output uwire id_27,
    output supply1 id_28,
    output wor id_29,
    input supply1 id_30
);
  always @(negedge id_6) begin : LABEL_0
    if (1) id_21 <= 1;
  end
  module_0 modCall_1 ();
  parameter id_33 = $realtime;
  id_34(
      .id_0($realtime), .id_1(-1), .id_2(-1'b0), .id_3(id_32), .id_4($realtime), .id_5(-1), .id_6()
  );
endmodule
