
ProjectBlinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e80  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002f8c  08002f8c  00003f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fb0  08002fb0  0000405c  2**0
                  CONTENTS
  4 .ARM          00000000  08002fb0  08002fb0  0000405c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002fb0  08002fb0  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08002fb0  08002fb0  00003fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   0000000c  08002fbc  08002fbc  00003fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002fc8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001208  2000005c  08003024  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001264  08003024  00004264  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011282  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bd5  00000000  00000000  00015307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d0  00000000  00000000  00017ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cb8  00000000  00000000  00018fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aca0  00000000  00000000  00019c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f2fc  00000000  00000000  00034908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009544c  00000000  00000000  00043c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9050  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004de4  00000000  00000000  000d9094  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000dde78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002f74 	.word	0x08002f74

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002f74 	.word	0x08002f74

0800014c <_Z8writePWMiiii>:
#define SPEED 75




void writePWM(int forLef,int bacLef,int forRig,int bacRig){
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
 8000158:	603b      	str	r3, [r7, #0]
	htim1.Instance-> CCR1 = ((forLef)*65535)/100;//Forward Left
 800015a:	68fa      	ldr	r2, [r7, #12]
 800015c:	4613      	mov	r3, r2
 800015e:	041b      	lsls	r3, r3, #16
 8000160:	1a9b      	subs	r3, r3, r2
 8000162:	4a1a      	ldr	r2, [pc, #104]	@ (80001cc <_Z8writePWMiiii+0x80>)
 8000164:	fb82 1203 	smull	r1, r2, r2, r3
 8000168:	1152      	asrs	r2, r2, #5
 800016a:	17db      	asrs	r3, r3, #31
 800016c:	1ad2      	subs	r2, r2, r3
 800016e:	4b18      	ldr	r3, [pc, #96]	@ (80001d0 <_Z8writePWMiiii+0x84>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	635a      	str	r2, [r3, #52]	@ 0x34
	htim1.Instance-> CCR2 = ((bacLef)*65535)/100;//Backward Left
 8000174:	68ba      	ldr	r2, [r7, #8]
 8000176:	4613      	mov	r3, r2
 8000178:	041b      	lsls	r3, r3, #16
 800017a:	1a9b      	subs	r3, r3, r2
 800017c:	4a13      	ldr	r2, [pc, #76]	@ (80001cc <_Z8writePWMiiii+0x80>)
 800017e:	fb82 1203 	smull	r1, r2, r2, r3
 8000182:	1152      	asrs	r2, r2, #5
 8000184:	17db      	asrs	r3, r3, #31
 8000186:	1ad2      	subs	r2, r2, r3
 8000188:	4b11      	ldr	r3, [pc, #68]	@ (80001d0 <_Z8writePWMiiii+0x84>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	639a      	str	r2, [r3, #56]	@ 0x38
	htim1.Instance-> CCR3 = ((forRig)*65535)/100;//Forward Right
 800018e:	687a      	ldr	r2, [r7, #4]
 8000190:	4613      	mov	r3, r2
 8000192:	041b      	lsls	r3, r3, #16
 8000194:	1a9b      	subs	r3, r3, r2
 8000196:	4a0d      	ldr	r2, [pc, #52]	@ (80001cc <_Z8writePWMiiii+0x80>)
 8000198:	fb82 1203 	smull	r1, r2, r2, r3
 800019c:	1152      	asrs	r2, r2, #5
 800019e:	17db      	asrs	r3, r3, #31
 80001a0:	1ad2      	subs	r2, r2, r3
 80001a2:	4b0b      	ldr	r3, [pc, #44]	@ (80001d0 <_Z8writePWMiiii+0x84>)
 80001a4:	681b      	ldr	r3, [r3, #0]
 80001a6:	63da      	str	r2, [r3, #60]	@ 0x3c
	htim1.Instance-> CCR4 = ((bacRig)*65535)/100;//Backward Right
 80001a8:	683a      	ldr	r2, [r7, #0]
 80001aa:	4613      	mov	r3, r2
 80001ac:	041b      	lsls	r3, r3, #16
 80001ae:	1a9b      	subs	r3, r3, r2
 80001b0:	4a06      	ldr	r2, [pc, #24]	@ (80001cc <_Z8writePWMiiii+0x80>)
 80001b2:	fb82 1203 	smull	r1, r2, r2, r3
 80001b6:	1152      	asrs	r2, r2, #5
 80001b8:	17db      	asrs	r3, r3, #31
 80001ba:	1ad2      	subs	r2, r2, r3
 80001bc:	4b04      	ldr	r3, [pc, #16]	@ (80001d0 <_Z8writePWMiiii+0x84>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80001c2:	bf00      	nop
 80001c4:	3714      	adds	r7, #20
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bc80      	pop	{r7}
 80001ca:	4770      	bx	lr
 80001cc:	51eb851f 	.word	0x51eb851f
 80001d0:	200010cc 	.word	0x200010cc

080001d4 <_Z9turnRightv>:

void turnLeft(){
	writePWM(SPEED,0,SPEED/2,0);
}

void turnRight(){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	writePWM(0,SPEED/2,0,SPEED);
 80001d8:	234b      	movs	r3, #75	@ 0x4b
 80001da:	2200      	movs	r2, #0
 80001dc:	2125      	movs	r1, #37	@ 0x25
 80001de:	2000      	movs	r0, #0
 80001e0:	f7ff ffb4 	bl	800014c <_Z8writePWMiiii>
}
 80001e4:	bf00      	nop
 80001e6:	bd80      	pop	{r7, pc}

080001e8 <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80001f6:	d205      	bcs.n	8000204 <_ZSt16__deque_buf_sizej+0x1c>
 80001f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000202:	e000      	b.n	8000206 <_ZSt16__deque_buf_sizej+0x1e>
 8000204:	2301      	movs	r3, #1
 8000206:	4618      	mov	r0, r3
 8000208:	370c      	adds	r7, #12
 800020a:	46bd      	mov	sp, r7
 800020c:	bc80      	pop	{r7}
 800020e:	4770      	bx	lr

08000210 <_ZN8mazeCellC1Ev>:
std::queue<std::array<int, 3>> floodfillQueue;

/*
    Stores information about the cell in the current maze
*/
struct mazeCell
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	2200      	movs	r2, #0
 800021c:	701a      	strb	r2, [r3, #0]
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	2200      	movs	r2, #0
 8000222:	605a      	str	r2, [r3, #4]
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	2200      	movs	r2, #0
 8000228:	731a      	strb	r2, [r3, #12]
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	2200      	movs	r2, #0
 800022e:	735a      	strb	r2, [r3, #13]
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	4618      	mov	r0, r3
 8000234:	370c      	adds	r7, #12
 8000236:	46bd      	mov	sp, r7
 8000238:	bc80      	pop	{r7}
 800023a:	4770      	bx	lr

0800023c <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %deque with no elements.
       */
#if __cplusplus >= 201103L
      deque() = default;
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	4618      	mov	r0, r3
 8000248:	f000 f825 	bl	8000296 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EEC1Ev>
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	4618      	mov	r0, r3
 8000250:	3708      	adds	r7, #8
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}

08000256 <_ZNSt5queueISt5arrayIiLj3EESt5dequeIS1_SaIS1_EEEC1IS4_vEEv>:
      queue(const _Sequence& __c = _Sequence())
      : c(__c) { }
#else
      template<typename _Seq = _Sequence, typename _Requires = typename
	       enable_if<is_default_constructible<_Seq>::value>::type>
	queue()
 8000256:	b580      	push	{r7, lr}
 8000258:	b082      	sub	sp, #8
 800025a:	af00      	add	r7, sp, #0
 800025c:	6078      	str	r0, [r7, #4]
	: c() { }
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4618      	mov	r0, r3
 8000262:	2328      	movs	r3, #40	@ 0x28
 8000264:	461a      	mov	r2, r3
 8000266:	2100      	movs	r1, #0
 8000268:	f002 fdb4 	bl	8002dd4 <memset>
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	4618      	mov	r0, r3
 8000270:	f7ff ffe4 	bl	800023c <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EEC1Ev>
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	4618      	mov	r0, r3
 8000278:	3708      	adds	r7, #8
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}

0800027e <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE11_Deque_implD1Ev>:
      struct _Deque_impl
 800027e:	b580      	push	{r7, lr}
 8000280:	b082      	sub	sp, #8
 8000282:	af00      	add	r7, sp, #0
 8000284:	6078      	str	r0, [r7, #4]
 8000286:	6878      	ldr	r0, [r7, #4]
 8000288:	f000 f86d 	bl	8000366 <_ZNSaISt5arrayIiLj3EEED1Ev>
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	4618      	mov	r0, r3
 8000290:	3708      	adds	r7, #8
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}

08000296 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EEC1Ev>:
      _Deque_base()
 8000296:	b580      	push	{r7, lr}
 8000298:	b082      	sub	sp, #8
 800029a:	af00      	add	r7, sp, #0
 800029c:	6078      	str	r0, [r7, #4]
      : _M_impl()
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	4618      	mov	r0, r3
 80002a2:	f000 f850 	bl	8000346 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 80002a6:	2100      	movs	r1, #0
 80002a8:	6878      	ldr	r0, [r7, #4]
 80002aa:	f000 f868 	bl	800037e <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE17_M_initialize_mapEj>
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	4618      	mov	r0, r3
 80002b2:	3708      	adds	r7, #8
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}

080002b8 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b082      	sub	sp, #8
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d010      	beq.n	80002ea <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 80002d0:	3304      	adds	r3, #4
 80002d2:	461a      	mov	r2, r3
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f000 f8b8 	bl	800044a <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE16_M_destroy_nodesEPPS1_S5_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	6819      	ldr	r1, [r3, #0]
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	685b      	ldr	r3, [r3, #4]
 80002e2:	461a      	mov	r2, r3
 80002e4:	6878      	ldr	r0, [r7, #4]
 80002e6:	f000 f8cb 	bl	8000480 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE17_M_deallocate_mapEPPS1_j>
    }
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	4618      	mov	r0, r3
 80002ee:	f7ff ffc6 	bl	800027e <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE11_Deque_implD1Ev>
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4618      	mov	r0, r3
 80002f6:	3708      	adds	r7, #8
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}

080002fc <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EED1Ev>:
      /**
       *  The dtor only erases the elements, and note that if the elements
       *  themselves are pointers, the pointed-to memory is not touched in any
       *  way.  Managing the pointer is the user's responsibility.
       */
      ~deque()
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b08a      	sub	sp, #40	@ 0x28
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 8000304:	f107 0308 	add.w	r3, r7, #8
 8000308:	6879      	ldr	r1, [r7, #4]
 800030a:	4618      	mov	r0, r3
 800030c:	f000 f8d3 	bl	80004b6 <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EE5beginEv>
 8000310:	f107 0318 	add.w	r3, r7, #24
 8000314:	6879      	ldr	r1, [r7, #4]
 8000316:	4618      	mov	r0, r3
 8000318:	f000 f8dc 	bl	80004d4 <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EE3endEv>
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	4618      	mov	r0, r3
 8000320:	f000 f8e7 	bl	80004f2 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE19_M_get_Tp_allocatorEv>
 8000324:	4603      	mov	r3, r0
 8000326:	f107 0218 	add.w	r2, r7, #24
 800032a:	f107 0108 	add.w	r1, r7, #8
 800032e:	6878      	ldr	r0, [r7, #4]
 8000330:	f000 f904 	bl	800053c <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EE15_M_destroy_dataESt15_Deque_iteratorIS1_RS1_PS1_ES7_RKS2_>
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4618      	mov	r0, r3
 8000338:	f7ff ffbe 	bl	80002b8 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EED1Ev>
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	4618      	mov	r0, r3
 8000340:	3728      	adds	r7, #40	@ 0x28
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}

08000346 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 8000346:	b580      	push	{r7, lr}
 8000348:	b082      	sub	sp, #8
 800034a:	af00      	add	r7, sp, #0
 800034c:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 800034e:	6878      	ldr	r0, [r7, #4]
 8000350:	f000 f900 	bl	8000554 <_ZNSaISt5arrayIiLj3EEEC1Ev>
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	4618      	mov	r0, r3
 8000358:	f000 f908 	bl	800056c <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE16_Deque_impl_dataC1Ev>
	{ }
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	4618      	mov	r0, r3
 8000360:	3708      	adds	r7, #8
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}

08000366 <_ZNSaISt5arrayIiLj3EEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8000366:	b580      	push	{r7, lr}
 8000368:	b082      	sub	sp, #8
 800036a:	af00      	add	r7, sp, #0
 800036c:	6078      	str	r0, [r7, #4]
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	f000 f915 	bl	800059e <_ZNSt15__new_allocatorISt5arrayIiLj3EEED1Ev>
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4618      	mov	r0, r3
 8000378:	3708      	adds	r7, #8
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}

0800037e <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 800037e:	b590      	push	{r4, r7, lr}
 8000380:	b089      	sub	sp, #36	@ 0x24
 8000382:	af00      	add	r7, sp, #0
 8000384:	6078      	str	r0, [r7, #4]
 8000386:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 8000388:	200c      	movs	r0, #12
 800038a:	f7ff ff2d 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 800038e:	4602      	mov	r2, r0
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	fbb3 f3f2 	udiv	r3, r3, r2
 8000396:	3301      	adds	r3, #1
 8000398:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800039a:	2308      	movs	r3, #8
 800039c:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 800039e:	69fb      	ldr	r3, [r7, #28]
 80003a0:	3302      	adds	r3, #2
 80003a2:	613b      	str	r3, [r7, #16]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 80003a4:	f107 0210 	add.w	r2, r7, #16
 80003a8:	f107 030c 	add.w	r3, r7, #12
 80003ac:	4611      	mov	r1, r2
 80003ae:	4618      	mov	r0, r3
 80003b0:	f000 f8ff 	bl	80005b2 <_ZSt3maxIjERKT_S2_S2_>
 80003b4:	4603      	mov	r3, r0
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	685b      	ldr	r3, [r3, #4]
 80003c0:	4619      	mov	r1, r3
 80003c2:	6878      	ldr	r0, [r7, #4]
 80003c4:	f000 f908 	bl	80005d8 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE15_M_allocate_mapEj>
 80003c8:	4602      	mov	r2, r0
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	6859      	ldr	r1, [r3, #4]
 80003d6:	69fb      	ldr	r3, [r7, #28]
 80003d8:	1acb      	subs	r3, r1, r3
 80003da:	085b      	lsrs	r3, r3, #1
 80003dc:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 80003de:	4413      	add	r3, r2
 80003e0:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 80003e2:	69fb      	ldr	r3, [r7, #28]
 80003e4:	009b      	lsls	r3, r3, #2
 80003e6:	69ba      	ldr	r2, [r7, #24]
 80003e8:	4413      	add	r3, r2
 80003ea:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 80003ec:	697a      	ldr	r2, [r7, #20]
 80003ee:	69b9      	ldr	r1, [r7, #24]
 80003f0:	6878      	ldr	r0, [r7, #4]
 80003f2:	f000 f90e 	bl	8000612 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE15_M_create_nodesEPPS1_S5_>
      this->_M_impl._M_start._M_set_node(__nstart);
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	3308      	adds	r3, #8
 80003fa:	69b9      	ldr	r1, [r7, #24]
 80003fc:	4618      	mov	r0, r3
 80003fe:	f000 f923 	bl	8000648 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	f103 0218 	add.w	r2, r3, #24
 8000408:	697b      	ldr	r3, [r7, #20]
 800040a:	3b04      	subs	r3, #4
 800040c:	4619      	mov	r1, r3
 800040e:	4610      	mov	r0, r2
 8000410:	f000 f91a 	bl	8000648 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	68da      	ldr	r2, [r3, #12]
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 8000420:	200c      	movs	r0, #12
 8000422:	f7ff fee1 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 8000426:	4602      	mov	r2, r0
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	fbb3 f1f2 	udiv	r1, r3, r2
 800042e:	fb01 f202 	mul.w	r2, r1, r2
 8000432:	1a9a      	subs	r2, r3, r2
					+ __num_elements
 8000434:	4613      	mov	r3, r2
 8000436:	005b      	lsls	r3, r3, #1
 8000438:	4413      	add	r3, r2
 800043a:	009b      	lsls	r3, r3, #2
 800043c:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	619a      	str	r2, [r3, #24]
    }
 8000442:	bf00      	nop
 8000444:	3724      	adds	r7, #36	@ 0x24
 8000446:	46bd      	mov	sp, r7
 8000448:	bd90      	pop	{r4, r7, pc}

0800044a <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE16_M_destroy_nodesEPPS1_S5_>:
    _Deque_base<_Tp, _Alloc>::
 800044a:	b580      	push	{r7, lr}
 800044c:	b086      	sub	sp, #24
 800044e:	af00      	add	r7, sp, #0
 8000450:	60f8      	str	r0, [r7, #12]
 8000452:	60b9      	str	r1, [r7, #8]
 8000454:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8000456:	68bb      	ldr	r3, [r7, #8]
 8000458:	617b      	str	r3, [r7, #20]
 800045a:	e008      	b.n	800046e <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE16_M_destroy_nodesEPPS1_S5_+0x24>
	_M_deallocate_node(*__n);
 800045c:	697b      	ldr	r3, [r7, #20]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4619      	mov	r1, r3
 8000462:	68f8      	ldr	r0, [r7, #12]
 8000464:	f000 f90c 	bl	8000680 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE18_M_deallocate_nodeEPS1_>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8000468:	697b      	ldr	r3, [r7, #20]
 800046a:	3304      	adds	r3, #4
 800046c:	617b      	str	r3, [r7, #20]
 800046e:	697a      	ldr	r2, [r7, #20]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	429a      	cmp	r2, r3
 8000474:	d3f2      	bcc.n	800045c <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE16_M_destroy_nodesEPPS1_S5_+0x12>
    }
 8000476:	bf00      	nop
 8000478:	bf00      	nop
 800047a:	3718      	adds	r7, #24
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}

08000480 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE17_M_deallocate_mapEPPS1_j>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 8000480:	b580      	push	{r7, lr}
 8000482:	b086      	sub	sp, #24
 8000484:	af00      	add	r7, sp, #0
 8000486:	60f8      	str	r0, [r7, #12]
 8000488:	60b9      	str	r1, [r7, #8]
 800048a:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 800048c:	f107 0314 	add.w	r3, r7, #20
 8000490:	68f9      	ldr	r1, [r7, #12]
 8000492:	4618      	mov	r0, r3
 8000494:	f000 f907 	bl	80006a6 <_ZNKSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE20_M_get_map_allocatorEv>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
 8000498:	f107 0314 	add.w	r3, r7, #20
 800049c:	687a      	ldr	r2, [r7, #4]
 800049e:	68b9      	ldr	r1, [r7, #8]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f000 f91d 	bl	80006e0 <_ZNSt16allocator_traitsISaIPSt5arrayIiLj3EEEE10deallocateERS3_PS2_j>
      }
 80004a6:	f107 0314 	add.w	r3, r7, #20
 80004aa:	4618      	mov	r0, r3
 80004ac:	f000 f90c 	bl	80006c8 <_ZNSaIPSt5arrayIiLj3EEED1Ev>
 80004b0:	3718      	adds	r7, #24
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}

080004b6 <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EE5beginEv>:
       *  Returns a read/write iterator that points to the first element in the
       *  %deque.  Iteration is done in ordinary element order.
       */
      _GLIBCXX_NODISCARD
      iterator
      begin() _GLIBCXX_NOEXCEPT
 80004b6:	b580      	push	{r7, lr}
 80004b8:	b082      	sub	sp, #8
 80004ba:	af00      	add	r7, sp, #0
 80004bc:	6078      	str	r0, [r7, #4]
 80004be:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	3308      	adds	r3, #8
 80004c4:	4619      	mov	r1, r3
 80004c6:	6878      	ldr	r0, [r7, #4]
 80004c8:	f000 f81d 	bl	8000506 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_EC1ERKS4_>
 80004cc:	6878      	ldr	r0, [r7, #4]
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}

080004d4 <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EE3endEv>:
       *  element in the %deque.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD
      iterator
      end() _GLIBCXX_NOEXCEPT
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
 80004dc:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 80004de:	683b      	ldr	r3, [r7, #0]
 80004e0:	3318      	adds	r3, #24
 80004e2:	4619      	mov	r1, r3
 80004e4:	6878      	ldr	r0, [r7, #4]
 80004e6:	f000 f80e 	bl	8000506 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_EC1ERKS4_>
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	3708      	adds	r7, #8
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}

080004f2 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 80004f2:	b480      	push	{r7}
 80004f4:	b083      	sub	sp, #12
 80004f6:	af00      	add	r7, sp, #0
 80004f8:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4618      	mov	r0, r3
 80004fe:	370c      	adds	r7, #12
 8000500:	46bd      	mov	sp, r7
 8000502:	bc80      	pop	{r7}
 8000504:	4770      	bx	lr

08000506 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_EC1ERKS4_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 8000506:	b480      	push	{r7}
 8000508:	b083      	sub	sp, #12
 800050a:	af00      	add	r7, sp, #0
 800050c:	6078      	str	r0, [r7, #4]
 800050e:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	681a      	ldr	r2, [r3, #0]
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	601a      	str	r2, [r3, #0]
 8000518:	683b      	ldr	r3, [r7, #0]
 800051a:	685a      	ldr	r2, [r3, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 8000520:	683b      	ldr	r3, [r7, #0]
 8000522:	689a      	ldr	r2, [r3, #8]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	609a      	str	r2, [r3, #8]
 8000528:	683b      	ldr	r3, [r7, #0]
 800052a:	68da      	ldr	r2, [r3, #12]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	60da      	str	r2, [r3, #12]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4618      	mov	r0, r3
 8000534:	370c      	adds	r7, #12
 8000536:	46bd      	mov	sp, r7
 8000538:	bc80      	pop	{r7}
 800053a:	4770      	bx	lr

0800053c <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EE15_M_destroy_dataESt15_Deque_iteratorIS1_RS1_PS1_ES7_RKS2_>:
	void
	_M_destroy_data(iterator __first, iterator __last, const _Alloc1&)
	{ _M_destroy_data_aux(__first, __last); }

      void
      _M_destroy_data(iterator __first, iterator __last,
 800053c:	b480      	push	{r7}
 800053e:	b08d      	sub	sp, #52	@ 0x34
 8000540:	af00      	add	r7, sp, #0
 8000542:	60f8      	str	r0, [r7, #12]
 8000544:	60b9      	str	r1, [r7, #8]
 8000546:	607a      	str	r2, [r7, #4]
 8000548:	603b      	str	r3, [r7, #0]
		      const std::allocator<_Tp>&)
      {
	if (!__has_trivial_destructor(value_type))
	  _M_destroy_data_aux(__first, __last);
      }
 800054a:	bf00      	nop
 800054c:	3734      	adds	r7, #52	@ 0x34
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr

08000554 <_ZNSaISt5arrayIiLj3EEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	6878      	ldr	r0, [r7, #4]
 800055e:	f000 f8ce 	bl	80006fe <_ZNSt15__new_allocatorISt5arrayIiLj3EEEC1Ev>
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	4618      	mov	r0, r3
 8000566:	3708      	adds	r7, #8
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	2200      	movs	r2, #0
 800057e:	605a      	str	r2, [r3, #4]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	3308      	adds	r3, #8
 8000584:	4618      	mov	r0, r3
 8000586:	f000 f8c4 	bl	8000712 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_EC1Ev>
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	3318      	adds	r3, #24
 800058e:	4618      	mov	r0, r3
 8000590:	f000 f8bf 	bl	8000712 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_EC1Ev>
	{ }
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4618      	mov	r0, r3
 8000598:	3708      	adds	r7, #8
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}

0800059e <_ZNSt15__new_allocatorISt5arrayIiLj3EEED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	__new_allocator(const __new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800059e:	b480      	push	{r7}
 80005a0:	b083      	sub	sp, #12
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	6078      	str	r0, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	4618      	mov	r0, r3
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr

080005b2 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80005b2:	b480      	push	{r7}
 80005b4:	b083      	sub	sp, #12
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
 80005ba:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	429a      	cmp	r2, r3
 80005c6:	d201      	bcs.n	80005cc <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	e000      	b.n	80005ce <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 80005cc:	687b      	ldr	r3, [r7, #4]
    }
 80005ce:	4618      	mov	r0, r3
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 80005d8:	b590      	push	{r4, r7, lr}
 80005da:	b085      	sub	sp, #20
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	6879      	ldr	r1, [r7, #4]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f85c 	bl	80006a6 <_ZNKSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE20_M_get_map_allocatorEv>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 80005ee:	f107 030c 	add.w	r3, r7, #12
 80005f2:	6839      	ldr	r1, [r7, #0]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 f8a2 	bl	800073e <_ZNSt16allocator_traitsISaIPSt5arrayIiLj3EEEE8allocateERS3_j>
 80005fa:	4604      	mov	r4, r0
 80005fc:	bf00      	nop
      }
 80005fe:	f107 030c 	add.w	r3, r7, #12
 8000602:	4618      	mov	r0, r3
 8000604:	f000 f860 	bl	80006c8 <_ZNSaIPSt5arrayIiLj3EEED1Ev>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8000608:	4623      	mov	r3, r4
      }
 800060a:	4618      	mov	r0, r3
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	bd90      	pop	{r4, r7, pc}

08000612 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE15_M_create_nodesEPPS1_S5_>:
    _Deque_base<_Tp, _Alloc>::
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e008      	b.n	8000636 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE15_M_create_nodesEPPS1_S5_+0x24>
	    *__cur = this->_M_allocate_node();
 8000624:	68f8      	ldr	r0, [r7, #12]
 8000626:	f000 f899 	bl	800075c <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE16_M_allocate_nodeEv>
 800062a:	4602      	mov	r2, r0
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	3304      	adds	r3, #4
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	697a      	ldr	r2, [r7, #20]
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	429a      	cmp	r2, r3
 800063c:	d3f2      	bcc.n	8000624 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE15_M_create_nodesEPPS1_S5_+0x12>
    }
 800063e:	bf00      	nop
 8000640:	bf00      	nop
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_E11_M_set_nodeEPS3_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8000648:	b590      	push	{r4, r7, lr}
 800064a:	b083      	sub	sp, #12
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	683a      	ldr	r2, [r7, #0]
 8000656:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	685c      	ldr	r4, [r3, #4]
 8000664:	f000 f88c 	bl	8000780 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_E14_S_buffer_sizeEv>
 8000668:	4602      	mov	r2, r0
 800066a:	4613      	mov	r3, r2
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	4413      	add	r3, r2
 8000670:	009b      	lsls	r3, r3, #2
 8000672:	18e2      	adds	r2, r4, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	609a      	str	r2, [r3, #8]
      }
 8000678:	bf00      	nop
 800067a:	370c      	adds	r7, #12
 800067c:	46bd      	mov	sp, r7
 800067e:	bd90      	pop	{r4, r7, pc}

08000680 <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE18_M_deallocate_nodeEPS1_>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 800068a:	687c      	ldr	r4, [r7, #4]
 800068c:	200c      	movs	r0, #12
 800068e:	f7ff fdab 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 8000692:	4603      	mov	r3, r0
 8000694:	461a      	mov	r2, r3
 8000696:	6839      	ldr	r1, [r7, #0]
 8000698:	4620      	mov	r0, r4
 800069a:	f000 f879 	bl	8000790 <_ZNSt16allocator_traitsISaISt5arrayIiLj3EEEE10deallocateERS2_PS1_j>
      }
 800069e:	bf00      	nop
 80006a0:	370c      	adds	r7, #12
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd90      	pop	{r4, r7, pc}

080006a6 <_ZNKSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b082      	sub	sp, #8
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	6078      	str	r0, [r7, #4]
 80006ae:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 80006b0:	6838      	ldr	r0, [r7, #0]
 80006b2:	f000 f87c 	bl	80007ae <_ZNKSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE19_M_get_Tp_allocatorEv>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4619      	mov	r1, r3
 80006ba:	6878      	ldr	r0, [r7, #4]
 80006bc:	f000 f881 	bl	80007c2 <_ZNSaIPSt5arrayIiLj3EEEC1IS0_EERKSaIT_E>
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <_ZNSaIPSt5arrayIiLj3EEED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
 80006d0:	6878      	ldr	r0, [r7, #4]
 80006d2:	f000 f883 	bl	80007dc <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEED1Ev>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4618      	mov	r0, r3
 80006da:	3708      	adds	r7, #8
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}

080006e0 <_ZNSt16allocator_traitsISaIPSt5arrayIiLj3EEEE10deallocateERS3_PS2_j>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	60f8      	str	r0, [r7, #12]
 80006e8:	60b9      	str	r1, [r7, #8]
 80006ea:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	68b9      	ldr	r1, [r7, #8]
 80006f0:	68f8      	ldr	r0, [r7, #12]
 80006f2:	f000 f87d 	bl	80007f0 <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEE10deallocateEPS2_j>
 80006f6:	bf00      	nop
 80006f8:	3710      	adds	r7, #16
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}

080006fe <_ZNSt15__new_allocatorISt5arrayIiLj3EEEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80006fe:	b480      	push	{r7}
 8000700:	b083      	sub	sp, #12
 8000702:	af00      	add	r7, sp, #0
 8000704:	6078      	str	r0, [r7, #4]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4618      	mov	r0, r3
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	bc80      	pop	{r7}
 8000710:	4770      	bx	lr

08000712 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_EC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 8000712:	b480      	push	{r7}
 8000714:	b083      	sub	sp, #12
 8000716:	af00      	add	r7, sp, #0
 8000718:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	2200      	movs	r2, #0
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	4618      	mov	r0, r3
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	bc80      	pop	{r7}
 800073c:	4770      	bx	lr

0800073e <_ZNSt16allocator_traitsISaIPSt5arrayIiLj3EEEE8allocateERS3_j>:
      allocate(allocator_type& __a, size_type __n)
 800073e:	b580      	push	{r7, lr}
 8000740:	b082      	sub	sp, #8
 8000742:	af00      	add	r7, sp, #0
 8000744:	6078      	str	r0, [r7, #4]
 8000746:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8000748:	2200      	movs	r2, #0
 800074a:	6839      	ldr	r1, [r7, #0]
 800074c:	6878      	ldr	r0, [r7, #4]
 800074e:	f000 f85f 	bl	8000810 <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEE8allocateEjPKv>
 8000752:	4603      	mov	r3, r0
 8000754:	4618      	mov	r0, r3
 8000756:	3708      	adds	r7, #8
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <_ZNSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE16_M_allocate_nodeEv>:
      _M_allocate_node()
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 8000764:	687c      	ldr	r4, [r7, #4]
 8000766:	200c      	movs	r0, #12
 8000768:	f7ff fd3e 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 800076c:	4603      	mov	r3, r0
 800076e:	4619      	mov	r1, r3
 8000770:	4620      	mov	r0, r4
 8000772:	f000 f876 	bl	8000862 <_ZNSt16allocator_traitsISaISt5arrayIiLj3EEEE8allocateERS2_j>
 8000776:	4603      	mov	r3, r0
      }
 8000778:	4618      	mov	r0, r3
 800077a:	370c      	adds	r7, #12
 800077c:	46bd      	mov	sp, r7
 800077e:	bd90      	pop	{r4, r7, pc}

08000780 <_ZNSt15_Deque_iteratorISt5arrayIiLj3EERS1_PS1_E14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8000784:	200c      	movs	r0, #12
 8000786:	f7ff fd2f 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 800078a:	4603      	mov	r3, r0
 800078c:	4618      	mov	r0, r3
 800078e:	bd80      	pop	{r7, pc}

08000790 <_ZNSt16allocator_traitsISaISt5arrayIiLj3EEEE10deallocateERS2_PS1_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	68b9      	ldr	r1, [r7, #8]
 80007a0:	68f8      	ldr	r0, [r7, #12]
 80007a2:	f000 f86d 	bl	8000880 <_ZNSt15__new_allocatorISt5arrayIiLj3EEE10deallocateEPS1_j>
 80007a6:	bf00      	nop
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <_ZNKSt11_Deque_baseISt5arrayIiLj3EESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80007ae:	b480      	push	{r7}
 80007b0:	b083      	sub	sp, #12
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4618      	mov	r0, r3
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	bc80      	pop	{r7}
 80007c0:	4770      	bx	lr

080007c2 <_ZNSaIPSt5arrayIiLj3EEEC1IS0_EERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 80007c2:	b580      	push	{r7, lr}
 80007c4:	b082      	sub	sp, #8
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
 80007ca:	6039      	str	r1, [r7, #0]
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f000 f86a 	bl	80008a6 <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEEC1Ev>
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	4618      	mov	r0, r3
 80007d6:	3708      	adds	r7, #8
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80007dc:	b480      	push	{r7}
 80007de:	b083      	sub	sp, #12
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4618      	mov	r0, r3
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr

080007f0 <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEE10deallocateEPS2_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	60f8      	str	r0, [r7, #12]
 80007f8:	60b9      	str	r1, [r7, #8]
 80007fa:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	009b      	lsls	r3, r3, #2
 8000800:	4619      	mov	r1, r3
 8000802:	68b8      	ldr	r0, [r7, #8]
 8000804:	f002 f9fb 	bl	8002bfe <_ZdlPvj>
      }
 8000808:	bf00      	nop
 800080a:	3710      	adds	r7, #16
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}

08000810 <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	60b9      	str	r1, [r7, #8]
 800081a:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800081c:	68f8      	ldr	r0, [r7, #12]
 800081e:	f000 f84c 	bl	80008ba <_ZNKSt15__new_allocatorIPSt5arrayIiLj3EEE11_M_max_sizeEv>
 8000822:	4602      	mov	r2, r0
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	4293      	cmp	r3, r2
 8000828:	bf8c      	ite	hi
 800082a:	2301      	movhi	r3, #1
 800082c:	2300      	movls	r3, #0
 800082e:	b2db      	uxtb	r3, r3
 8000830:	2b00      	cmp	r3, #0
 8000832:	bf14      	ite	ne
 8000834:	2301      	movne	r3, #1
 8000836:	2300      	moveq	r3, #0
 8000838:	b2db      	uxtb	r3, r3
 800083a:	2b00      	cmp	r3, #0
 800083c:	d007      	beq.n	800084e <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000844:	d301      	bcc.n	800084a <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8000846:	f002 f9f2 	bl	8002c2e <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800084a:	f002 f9ed 	bl	8002c28 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	4618      	mov	r0, r3
 8000854:	f002 f9d5 	bl	8002c02 <_Znwj>
 8000858:	4603      	mov	r3, r0
      }
 800085a:	4618      	mov	r0, r3
 800085c:	3710      	adds	r7, #16
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <_ZNSt16allocator_traitsISaISt5arrayIiLj3EEEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 8000862:	b580      	push	{r7, lr}
 8000864:	b082      	sub	sp, #8
 8000866:	af00      	add	r7, sp, #0
 8000868:	6078      	str	r0, [r7, #4]
 800086a:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800086c:	2200      	movs	r2, #0
 800086e:	6839      	ldr	r1, [r7, #0]
 8000870:	6878      	ldr	r0, [r7, #4]
 8000872:	f000 f82d 	bl	80008d0 <_ZNSt15__new_allocatorISt5arrayIiLj3EEE8allocateEjPKv>
 8000876:	4603      	mov	r3, r0
 8000878:	4618      	mov	r0, r3
 800087a:	3708      	adds	r7, #8
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}

08000880 <_ZNSt15__new_allocatorISt5arrayIiLj3EEE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8000880:	b580      	push	{r7, lr}
 8000882:	b084      	sub	sp, #16
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	4613      	mov	r3, r2
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	4413      	add	r3, r2
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	4619      	mov	r1, r3
 8000898:	68b8      	ldr	r0, [r7, #8]
 800089a:	f002 f9b0 	bl	8002bfe <_ZdlPvj>
      }
 800089e:	bf00      	nop
 80008a0:	3710      	adds	r7, #16
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <_ZNSt15__new_allocatorIPSt5arrayIiLj3EEEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80008a6:	b480      	push	{r7}
 80008a8:	b083      	sub	sp, #12
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	6078      	str	r0, [r7, #4]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4618      	mov	r0, r3
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr

080008ba <_ZNKSt15__new_allocatorIPSt5arrayIiLj3EEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 80008ba:	b480      	push	{r7}
 80008bc:	b083      	sub	sp, #12
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80008c2:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 80008c6:	4618      	mov	r0, r3
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr

080008d0 <_ZNSt15__new_allocatorISt5arrayIiLj3EEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 80008dc:	68f8      	ldr	r0, [r7, #12]
 80008de:	f000 f825 	bl	800092c <_ZNKSt15__new_allocatorISt5arrayIiLj3EEE11_M_max_sizeEv>
 80008e2:	4602      	mov	r2, r0
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	4293      	cmp	r3, r2
 80008e8:	bf8c      	ite	hi
 80008ea:	2301      	movhi	r3, #1
 80008ec:	2300      	movls	r3, #0
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	bf14      	ite	ne
 80008f4:	2301      	movne	r3, #1
 80008f6:	2300      	moveq	r3, #0
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d007      	beq.n	800090e <_ZNSt15__new_allocatorISt5arrayIiLj3EEE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	4a09      	ldr	r2, [pc, #36]	@ (8000928 <_ZNSt15__new_allocatorISt5arrayIiLj3EEE8allocateEjPKv+0x58>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d901      	bls.n	800090a <_ZNSt15__new_allocatorISt5arrayIiLj3EEE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8000906:	f002 f992 	bl	8002c2e <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800090a:	f002 f98d 	bl	8002c28 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800090e:	68ba      	ldr	r2, [r7, #8]
 8000910:	4613      	mov	r3, r2
 8000912:	005b      	lsls	r3, r3, #1
 8000914:	4413      	add	r3, r2
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	4618      	mov	r0, r3
 800091a:	f002 f972 	bl	8002c02 <_Znwj>
 800091e:	4603      	mov	r3, r0
      }
 8000920:	4618      	mov	r0, r3
 8000922:	3710      	adds	r7, #16
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	15555555 	.word	0x15555555

0800092c <_ZNKSt15__new_allocatorISt5arrayIiLj3EEE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8000934:	4b02      	ldr	r3, [pc, #8]	@ (8000940 <_ZNKSt15__new_allocatorISt5arrayIiLj3EEE11_M_max_sizeEv+0x14>)
      }
 8000936:	4618      	mov	r0, r3
 8000938:	370c      	adds	r7, #12
 800093a:	46bd      	mov	sp, r7
 800093c:	bc80      	pop	{r7}
 800093e:	4770      	bx	lr
 8000940:	0aaaaaaa 	.word	0x0aaaaaaa

08000944 <_ZNSt5queueISt5arrayIiLj3EESt5dequeIS1_SaIS1_EEED1Ev>:
    class queue
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4618      	mov	r0, r3
 8000950:	f7ff fcd4 	bl	80002fc <_ZNSt5dequeISt5arrayIiLj3EESaIS1_EED1Ev>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	4618      	mov	r0, r3
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <_Z41__static_initialization_and_destruction_0ii>:
    for (int i = 0; i < 16; ++i) {
        for (int j = 0; j < 16; ++j) {
            maze[i][j].isGoal = false;
        }
    }
}
 8000960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000964:	b082      	sub	sp, #8
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
 800096a:	6039      	str	r1, [r7, #0]
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d11a      	bne.n	80009a8 <_Z41__static_initialization_and_destruction_0ii+0x48>
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000978:	4293      	cmp	r3, r2
 800097a:	d115      	bne.n	80009a8 <_Z41__static_initialization_and_destruction_0ii+0x48>
std::queue<std::array<int, 3>> floodfillQueue;
 800097c:	4812      	ldr	r0, [pc, #72]	@ (80009c8 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 800097e:	f7ff fc6a 	bl	8000256 <_ZNSt5queueISt5arrayIiLj3EESt5dequeIS1_SaIS1_EEEC1IS4_vEEv>
mazeCell maze[16][16];
 8000982:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8000984:	240f      	movs	r4, #15
 8000986:	4698      	mov	r8, r3
 8000988:	e00c      	b.n	80009a4 <_Z41__static_initialization_and_destruction_0ii+0x44>
 800098a:	4646      	mov	r6, r8
 800098c:	250f      	movs	r5, #15
 800098e:	e004      	b.n	800099a <_Z41__static_initialization_and_destruction_0ii+0x3a>
 8000990:	4630      	mov	r0, r6
 8000992:	f7ff fc3d 	bl	8000210 <_ZN8mazeCellC1Ev>
 8000996:	3d01      	subs	r5, #1
 8000998:	3610      	adds	r6, #16
 800099a:	2d00      	cmp	r5, #0
 800099c:	daf8      	bge.n	8000990 <_Z41__static_initialization_and_destruction_0ii+0x30>
 800099e:	3c01      	subs	r4, #1
 80009a0:	f508 7880 	add.w	r8, r8, #256	@ 0x100
 80009a4:	2c00      	cmp	r4, #0
 80009a6:	daf0      	bge.n	800098a <_Z41__static_initialization_and_destruction_0ii+0x2a>
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d107      	bne.n	80009be <_Z41__static_initialization_and_destruction_0ii+0x5e>
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d102      	bne.n	80009be <_Z41__static_initialization_and_destruction_0ii+0x5e>
std::queue<std::array<int, 3>> floodfillQueue;
 80009b8:	4803      	ldr	r0, [pc, #12]	@ (80009c8 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80009ba:	f7ff ffc3 	bl	8000944 <_ZNSt5queueISt5arrayIiLj3EESt5dequeIS1_SaIS1_EEED1Ev>
}
 80009be:	bf00      	nop
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80009c8:	20000078 	.word	0x20000078
 80009cc:	200000a0 	.word	0x200000a0

080009d0 <_GLOBAL__sub_I_floodfillQueue>:
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80009d8:	2001      	movs	r0, #1
 80009da:	f7ff ffc1 	bl	8000960 <_Z41__static_initialization_and_destruction_0ii>
 80009de:	bd80      	pop	{r7, pc}

080009e0 <_GLOBAL__sub_D_floodfillQueue>:
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80009e8:	2000      	movs	r0, #0
 80009ea:	f7ff ffb9 	bl	8000960 <_Z41__static_initialization_and_destruction_0ii>
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 0308 	add.w	r3, r7, #8
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a04:	4b0d      	ldr	r3, [pc, #52]	@ (8000a3c <MX_GPIO_Init+0x4c>)
 8000a06:	699b      	ldr	r3, [r3, #24]
 8000a08:	4a0c      	ldr	r2, [pc, #48]	@ (8000a3c <MX_GPIO_Init+0x4c>)
 8000a0a:	f043 0304 	orr.w	r3, r3, #4
 8000a0e:	6193      	str	r3, [r2, #24]
 8000a10:	4b0a      	ldr	r3, [pc, #40]	@ (8000a3c <MX_GPIO_Init+0x4c>)
 8000a12:	699b      	ldr	r3, [r3, #24]
 8000a14:	f003 0304 	and.w	r3, r3, #4
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SensorL_Pin|SensorR_Pin|SensorF_Pin;
 8000a1c:	2307      	movs	r3, #7
 8000a1e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a20:	2300      	movs	r3, #0
 8000a22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a24:	2302      	movs	r3, #2
 8000a26:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a28:	f107 0308 	add.w	r3, r7, #8
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <MX_GPIO_Init+0x50>)
 8000a30:	f000 ff06 	bl	8001840 <HAL_GPIO_Init>

}
 8000a34:	bf00      	nop
 8000a36:	3718      	adds	r7, #24
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40021000 	.word	0x40021000
 8000a40:	40010800 	.word	0x40010800

08000a44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a4a:	f000 fdb3 	bl	80015b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a4e:	f000 f81b 	bl	8000a88 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a52:	f7ff ffcd 	bl	80009f0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000a56:	f000 fc8d 	bl	8001374 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4809      	ldr	r0, [pc, #36]	@ (8000a84 <main+0x40>)
 8000a5e:	f001 fca1 	bl	80023a4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8000a62:	2104      	movs	r1, #4
 8000a64:	4807      	ldr	r0, [pc, #28]	@ (8000a84 <main+0x40>)
 8000a66:	f001 fc9d 	bl	80023a4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8000a6a:	2108      	movs	r1, #8
 8000a6c:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <main+0x40>)
 8000a6e:	f001 fc99 	bl	80023a4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_4);
 8000a72:	210c      	movs	r1, #12
 8000a74:	4803      	ldr	r0, [pc, #12]	@ (8000a84 <main+0x40>)
 8000a76:	f001 fc95 	bl	80023a4 <HAL_TIM_PWM_Start>

  bool speedModeReady = false;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	71fb      	strb	r3, [r7, #7]

  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  turnRight();
 8000a7e:	f7ff fba9 	bl	80001d4 <_Z9turnRightv>
 8000a82:	e7fc      	b.n	8000a7e <main+0x3a>
 8000a84:	200010cc 	.word	0x200010cc

08000a88 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b090      	sub	sp, #64	@ 0x40
 8000a8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8e:	f107 0318 	add.w	r3, r7, #24
 8000a92:	2228      	movs	r2, #40	@ 0x28
 8000a94:	2100      	movs	r1, #0
 8000a96:	4618      	mov	r0, r3
 8000a98:	f002 f99c 	bl	8002dd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a9c:	1d3b      	adds	r3, r7, #4
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
 8000aa6:	60da      	str	r2, [r3, #12]
 8000aa8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ab2:	2310      	movs	r3, #16
 8000ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000aba:	2300      	movs	r3, #0
 8000abc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000abe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac4:	f107 0318 	add.w	r3, r7, #24
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f001 f83d 	bl	8001b48 <HAL_RCC_OscConfig>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	bf14      	ite	ne
 8000ad4:	2301      	movne	r3, #1
 8000ad6:	2300      	moveq	r3, #0
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <_Z18SystemClock_Configv+0x5a>
  {
    Error_Handler();
 8000ade:	f000 f81e 	bl	8000b1e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae2:	230f      	movs	r3, #15
 8000ae4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000af2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000af8:	1d3b      	adds	r3, r7, #4
 8000afa:	2101      	movs	r1, #1
 8000afc:	4618      	mov	r0, r3
 8000afe:	f001 faa5 	bl	800204c <HAL_RCC_ClockConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	bf14      	ite	ne
 8000b08:	2301      	movne	r3, #1
 8000b0a:	2300      	moveq	r3, #0
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <_Z18SystemClock_Configv+0x8e>
  {
    Error_Handler();
 8000b12:	f000 f804 	bl	8000b1e <Error_Handler>
  }
}
 8000b16:	bf00      	nop
 8000b18:	3740      	adds	r7, #64	@ 0x40
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b22:	b672      	cpsid	i
}
 8000b24:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b26:	bf00      	nop
 8000b28:	e7fd      	b.n	8000b26 <Error_Handler+0x8>

08000b2a <_ZNSt5dequeIcSaIcEEC1Ev>:
      deque() = default;
 8000b2a:	b580      	push	{r7, lr}
 8000b2c:	b082      	sub	sp, #8
 8000b2e:	af00      	add	r7, sp, #0
 8000b30:	6078      	str	r0, [r7, #4]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 f825 	bl	8000b84 <_ZNSt11_Deque_baseIcSaIcEEC1Ev>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	3708      	adds	r7, #8
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bd80      	pop	{r7, pc}

08000b44 <_ZNSt5queueIcSt5dequeIcSaIcEEEC1IS2_vEEv>:
	queue()
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
	: c() { }
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	2328      	movs	r3, #40	@ 0x28
 8000b52:	461a      	mov	r2, r3
 8000b54:	2100      	movs	r1, #0
 8000b56:	f002 f93d 	bl	8002dd4 <memset>
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff ffe4 	bl	8000b2a <_ZNSt5dequeIcSaIcEEC1Ev>
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4618      	mov	r0, r3
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}

08000b6c <_ZNSt11_Deque_baseIcSaIcEE11_Deque_implD1Ev>:
      struct _Deque_impl
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b082      	sub	sp, #8
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f002 f856 	bl	8002c26 <_ZNSaIcED1Ev>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <_ZNSt11_Deque_baseIcSaIcEEC1Ev>:
      _Deque_base()
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
      : _M_impl()
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 f850 	bl	8000c34 <_ZNSt11_Deque_baseIcSaIcEE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 8000b94:	2100      	movs	r1, #0
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f000 f85c 	bl	8000c54 <_ZNSt11_Deque_baseIcSaIcEE17_M_initialize_mapEj>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3708      	adds	r7, #8
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <_ZNSt11_Deque_baseIcSaIcEED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b082      	sub	sp, #8
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d010      	beq.n	8000bd8 <_ZNSt11_Deque_baseIcSaIcEED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 8000bbe:	3304      	adds	r3, #4
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	6878      	ldr	r0, [r7, #4]
 8000bc4:	f000 f8a8 	bl	8000d18 <_ZNSt11_Deque_baseIcSaIcEE16_M_destroy_nodesEPPcS3_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6819      	ldr	r1, [r3, #0]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	6878      	ldr	r0, [r7, #4]
 8000bd4:	f000 f8bb 	bl	8000d4e <_ZNSt11_Deque_baseIcSaIcEE17_M_deallocate_mapEPPcj>
    }
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f7ff ffc6 	bl	8000b6c <_ZNSt11_Deque_baseIcSaIcEE11_Deque_implD1Ev>
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	4618      	mov	r0, r3
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <_ZNSt5dequeIcSaIcEED1Ev>:
      ~deque()
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b08a      	sub	sp, #40	@ 0x28
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 8000bf2:	f107 0308 	add.w	r3, r7, #8
 8000bf6:	6879      	ldr	r1, [r7, #4]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 f8c3 	bl	8000d84 <_ZNSt5dequeIcSaIcEE5beginEv>
 8000bfe:	f107 0318 	add.w	r3, r7, #24
 8000c02:	6879      	ldr	r1, [r7, #4]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 f8cc 	bl	8000da2 <_ZNSt5dequeIcSaIcEE3endEv>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f000 f8d7 	bl	8000dc0 <_ZNSt11_Deque_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000c12:	4603      	mov	r3, r0
 8000c14:	f107 0218 	add.w	r2, r7, #24
 8000c18:	f107 0108 	add.w	r1, r7, #8
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f000 f8f4 	bl	8000e0a <_ZNSt5dequeIcSaIcEE15_M_destroy_dataESt15_Deque_iteratorIcRcPcES5_RKS0_>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff ffbe 	bl	8000ba6 <_ZNSt11_Deque_baseIcSaIcEED1Ev>
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	3728      	adds	r7, #40	@ 0x28
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <_ZNSt11_Deque_baseIcSaIcEE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f001 fff1 	bl	8002c24 <_ZNSaIcEC1Ev>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 f8ec 	bl	8000e22 <_ZNSt11_Deque_baseIcSaIcEE16_Deque_impl_dataC1Ev>
	{ }
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}

08000c54 <_ZNSt11_Deque_baseIcSaIcEE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 8000c54:	b590      	push	{r4, r7, lr}
 8000c56:	b089      	sub	sp, #36	@ 0x24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 8000c5e:	2001      	movs	r0, #1
 8000c60:	f7ff fac2 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 8000c64:	4602      	mov	r2, r0
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8000c70:	2308      	movs	r3, #8
 8000c72:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	3302      	adds	r3, #2
 8000c78:	613b      	str	r3, [r7, #16]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 8000c7a:	f107 0210 	add.w	r2, r7, #16
 8000c7e:	f107 030c 	add.w	r3, r7, #12
 8000c82:	4611      	mov	r1, r2
 8000c84:	4618      	mov	r0, r3
 8000c86:	f7ff fc94 	bl	80005b2 <_ZSt3maxIjERKT_S2_S2_>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	4619      	mov	r1, r3
 8000c98:	6878      	ldr	r0, [r7, #4]
 8000c9a:	f000 f8db 	bl	8000e54 <_ZNSt11_Deque_baseIcSaIcEE15_M_allocate_mapEj>
 8000c9e:	4602      	mov	r2, r0
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	6859      	ldr	r1, [r3, #4]
 8000cac:	69fb      	ldr	r3, [r7, #28]
 8000cae:	1acb      	subs	r3, r1, r3
 8000cb0:	085b      	lsrs	r3, r3, #1
 8000cb2:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 8000cb4:	4413      	add	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	69ba      	ldr	r2, [r7, #24]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 8000cc2:	697a      	ldr	r2, [r7, #20]
 8000cc4:	69b9      	ldr	r1, [r7, #24]
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	f000 f8e1 	bl	8000e8e <_ZNSt11_Deque_baseIcSaIcEE15_M_create_nodesEPPcS3_>
      this->_M_impl._M_start._M_set_node(__nstart);
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3308      	adds	r3, #8
 8000cd0:	69b9      	ldr	r1, [r7, #24]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f000 f8f6 	bl	8000ec4 <_ZNSt15_Deque_iteratorIcRcPcE11_M_set_nodeEPS1_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f103 0218 	add.w	r2, r3, #24
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	3b04      	subs	r3, #4
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4610      	mov	r0, r2
 8000ce6:	f000 f8ed 	bl	8000ec4 <_ZNSt15_Deque_iteratorIcRcPcE11_M_set_nodeEPS1_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	68da      	ldr	r2, [r3, #12]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	f7ff fa76 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	fbb3 f1f2 	udiv	r1, r3, r2
 8000d04:	fb01 f202 	mul.w	r2, r1, r2
 8000d08:	1a9b      	subs	r3, r3, r2
					+ __num_elements
 8000d0a:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	619a      	str	r2, [r3, #24]
    }
 8000d10:	bf00      	nop
 8000d12:	3724      	adds	r7, #36	@ 0x24
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd90      	pop	{r4, r7, pc}

08000d18 <_ZNSt11_Deque_baseIcSaIcEE16_M_destroy_nodesEPPcS3_>:
    _Deque_base<_Tp, _Alloc>::
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	60f8      	str	r0, [r7, #12]
 8000d20:	60b9      	str	r1, [r7, #8]
 8000d22:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	617b      	str	r3, [r7, #20]
 8000d28:	e008      	b.n	8000d3c <_ZNSt11_Deque_baseIcSaIcEE16_M_destroy_nodesEPPcS3_+0x24>
	_M_deallocate_node(*__n);
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	68f8      	ldr	r0, [r7, #12]
 8000d32:	f000 f8df 	bl	8000ef4 <_ZNSt11_Deque_baseIcSaIcEE18_M_deallocate_nodeEPc>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	617b      	str	r3, [r7, #20]
 8000d3c:	697a      	ldr	r2, [r7, #20]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d3f2      	bcc.n	8000d2a <_ZNSt11_Deque_baseIcSaIcEE16_M_destroy_nodesEPPcS3_+0x12>
    }
 8000d44:	bf00      	nop
 8000d46:	bf00      	nop
 8000d48:	3718      	adds	r7, #24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <_ZNSt11_Deque_baseIcSaIcEE17_M_deallocate_mapEPPcj>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b086      	sub	sp, #24
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	60f8      	str	r0, [r7, #12]
 8000d56:	60b9      	str	r1, [r7, #8]
 8000d58:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8000d5a:	f107 0314 	add.w	r3, r7, #20
 8000d5e:	68f9      	ldr	r1, [r7, #12]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f000 f8da 	bl	8000f1a <_ZNKSt11_Deque_baseIcSaIcEE20_M_get_map_allocatorEv>
	_Map_alloc_traits::deallocate(__map_alloc, __p, __n);
 8000d66:	f107 0314 	add.w	r3, r7, #20
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	68b9      	ldr	r1, [r7, #8]
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f000 f8f0 	bl	8000f54 <_ZNSt16allocator_traitsISaIPcEE10deallocateERS1_PS0_j>
      }
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f000 f8df 	bl	8000f3c <_ZNSaIPcED1Ev>
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <_ZNSt5dequeIcSaIcEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	3308      	adds	r3, #8
 8000d92:	4619      	mov	r1, r3
 8000d94:	6878      	ldr	r0, [r7, #4]
 8000d96:	f000 f81d 	bl	8000dd4 <_ZNSt15_Deque_iteratorIcRcPcEC1ERKS2_>
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <_ZNSt5dequeIcSaIcEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b082      	sub	sp, #8
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
 8000daa:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	3318      	adds	r3, #24
 8000db0:	4619      	mov	r1, r3
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f000 f80e 	bl	8000dd4 <_ZNSt15_Deque_iteratorIcRcPcEC1ERKS2_>
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	3708      	adds	r7, #8
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}

08000dc0 <_ZNSt11_Deque_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4618      	mov	r0, r3
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bc80      	pop	{r7}
 8000dd2:	4770      	bx	lr

08000dd4 <_ZNSt15_Deque_iteratorIcRcPcEC1ERKS2_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	601a      	str	r2, [r3, #0]
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	685a      	ldr	r2, [r3, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	689a      	ldr	r2, [r3, #8]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	609a      	str	r2, [r3, #8]
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	68da      	ldr	r2, [r3, #12]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	60da      	str	r2, [r3, #12]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4618      	mov	r0, r3
 8000e02:	370c      	adds	r7, #12
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bc80      	pop	{r7}
 8000e08:	4770      	bx	lr

08000e0a <_ZNSt5dequeIcSaIcEE15_M_destroy_dataESt15_Deque_iteratorIcRcPcES5_RKS0_>:
      _M_destroy_data(iterator __first, iterator __last,
 8000e0a:	b480      	push	{r7}
 8000e0c:	b08d      	sub	sp, #52	@ 0x34
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	60f8      	str	r0, [r7, #12]
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	607a      	str	r2, [r7, #4]
 8000e16:	603b      	str	r3, [r7, #0]
      }
 8000e18:	bf00      	nop
 8000e1a:	3734      	adds	r7, #52	@ 0x34
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr

08000e22 <_ZNSt11_Deque_baseIcSaIcEE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	3308      	adds	r3, #8
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 f899 	bl	8000f72 <_ZNSt15_Deque_iteratorIcRcPcEC1Ev>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	3318      	adds	r3, #24
 8000e44:	4618      	mov	r0, r3
 8000e46:	f000 f894 	bl	8000f72 <_ZNSt15_Deque_iteratorIcRcPcEC1Ev>
	{ }
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <_ZNSt11_Deque_baseIcSaIcEE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 8000e54:	b590      	push	{r4, r7, lr}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 8000e5e:	f107 030c 	add.w	r3, r7, #12
 8000e62:	6879      	ldr	r1, [r7, #4]
 8000e64:	4618      	mov	r0, r3
 8000e66:	f000 f858 	bl	8000f1a <_ZNKSt11_Deque_baseIcSaIcEE20_M_get_map_allocatorEv>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8000e6a:	f107 030c 	add.w	r3, r7, #12
 8000e6e:	6839      	ldr	r1, [r7, #0]
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 f894 	bl	8000f9e <_ZNSt16allocator_traitsISaIPcEE8allocateERS1_j>
 8000e76:	4604      	mov	r4, r0
 8000e78:	bf00      	nop
      }
 8000e7a:	f107 030c 	add.w	r3, r7, #12
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 f85c 	bl	8000f3c <_ZNSaIPcED1Ev>
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 8000e84:	4623      	mov	r3, r4
      }
 8000e86:	4618      	mov	r0, r3
 8000e88:	3714      	adds	r7, #20
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd90      	pop	{r4, r7, pc}

08000e8e <_ZNSt11_Deque_baseIcSaIcEE15_M_create_nodesEPPcS3_>:
    _Deque_base<_Tp, _Alloc>::
 8000e8e:	b580      	push	{r7, lr}
 8000e90:	b086      	sub	sp, #24
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	60f8      	str	r0, [r7, #12]
 8000e96:	60b9      	str	r1, [r7, #8]
 8000e98:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	617b      	str	r3, [r7, #20]
 8000e9e:	e008      	b.n	8000eb2 <_ZNSt11_Deque_baseIcSaIcEE15_M_create_nodesEPPcS3_+0x24>
	    *__cur = this->_M_allocate_node();
 8000ea0:	68f8      	ldr	r0, [r7, #12]
 8000ea2:	f000 f88b 	bl	8000fbc <_ZNSt11_Deque_baseIcSaIcEE16_M_allocate_nodeEv>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	3304      	adds	r3, #4
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	697a      	ldr	r2, [r7, #20]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d3f2      	bcc.n	8000ea0 <_ZNSt11_Deque_baseIcSaIcEE15_M_create_nodesEPPcS3_+0x12>
    }
 8000eba:	bf00      	nop
 8000ebc:	bf00      	nop
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <_ZNSt15_Deque_iteratorIcRcPcE11_M_set_nodeEPS1_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 8000ec4:	b590      	push	{r4, r7, lr}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	683a      	ldr	r2, [r7, #0]
 8000ed2:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	685c      	ldr	r4, [r3, #4]
 8000ee0:	f000 f87e 	bl	8000fe0 <_ZNSt15_Deque_iteratorIcRcPcE14_S_buffer_sizeEv>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	18e2      	adds	r2, r4, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	609a      	str	r2, [r3, #8]
      }
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd90      	pop	{r4, r7, pc}

08000ef4 <_ZNSt11_Deque_baseIcSaIcEE18_M_deallocate_nodeEPc>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 8000ef4:	b590      	push	{r4, r7, lr}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 8000efe:	687c      	ldr	r4, [r7, #4]
 8000f00:	2001      	movs	r0, #1
 8000f02:	f7ff f971 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 8000f06:	4603      	mov	r3, r0
 8000f08:	461a      	mov	r2, r3
 8000f0a:	6839      	ldr	r1, [r7, #0]
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	f000 f86f 	bl	8000ff0 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>
      }
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd90      	pop	{r4, r7, pc}

08000f1a <_ZNKSt11_Deque_baseIcSaIcEE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 8000f24:	6838      	ldr	r0, [r7, #0]
 8000f26:	f000 f872 	bl	800100e <_ZNKSt11_Deque_baseIcSaIcEE19_M_get_Tp_allocatorEv>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f000 f877 	bl	8001022 <_ZNSaIPcEC1IcEERKSaIT_E>
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <_ZNSaIPcED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6878      	ldr	r0, [r7, #4]
 8000f46:	f000 f879 	bl	800103c <_ZNSt15__new_allocatorIPcED1Ev>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <_ZNSt16allocator_traitsISaIPcEE10deallocateERS1_PS0_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	60f8      	str	r0, [r7, #12]
 8000f5c:	60b9      	str	r1, [r7, #8]
 8000f5e:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	68b9      	ldr	r1, [r7, #8]
 8000f64:	68f8      	ldr	r0, [r7, #12]
 8000f66:	f000 f873 	bl	8001050 <_ZNSt15__new_allocatorIPcE10deallocateEPS0_j>
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <_ZNSt15_Deque_iteratorIcRcPcEC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	609a      	str	r2, [r3, #8]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bc80      	pop	{r7}
 8000f9c:	4770      	bx	lr

08000f9e <_ZNSt16allocator_traitsISaIPcEE8allocateERS1_j>:
      allocate(allocator_type& __a, size_type __n)
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
 8000fa6:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8000fa8:	2200      	movs	r2, #0
 8000faa:	6839      	ldr	r1, [r7, #0]
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f000 f85f 	bl	8001070 <_ZNSt15__new_allocatorIPcE8allocateEjPKv>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <_ZNSt11_Deque_baseIcSaIcEE16_M_allocate_nodeEv>:
      _M_allocate_node()
 8000fbc:	b590      	push	{r4, r7, lr}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 8000fc4:	687c      	ldr	r4, [r7, #4]
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	f7ff f90e 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f000 f876 	bl	80010c2 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>
 8000fd6:	4603      	mov	r3, r0
      }
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd90      	pop	{r4, r7, pc}

08000fe0 <_ZNSt15_Deque_iteratorIcRcPcE14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	f7ff f8ff 	bl	80001e8 <_ZSt16__deque_buf_sizej>
 8000fea:	4603      	mov	r3, r0
 8000fec:	4618      	mov	r0, r3
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <_ZNSt16allocator_traitsISaIcEE10deallocateERS0_Pcj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000ffc:	687a      	ldr	r2, [r7, #4]
 8000ffe:	68b9      	ldr	r1, [r7, #8]
 8001000:	68f8      	ldr	r0, [r7, #12]
 8001002:	f000 f86d 	bl	80010e0 <_ZNSt15__new_allocatorIcE10deallocateEPcj>
 8001006:	bf00      	nop
 8001008:	3710      	adds	r7, #16
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <_ZNKSt11_Deque_baseIcSaIcEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4618      	mov	r0, r3
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	bc80      	pop	{r7}
 8001020:	4770      	bx	lr

08001022 <_ZNSaIPcEC1IcEERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
 800102a:	6039      	str	r1, [r7, #0]
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 f865 	bl	80010fc <_ZNSt15__new_allocatorIPcEC1Ev>
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4618      	mov	r0, r3
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <_ZNSt15__new_allocatorIPcED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	4618      	mov	r0, r3
 8001048:	370c      	adds	r7, #12
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr

08001050 <_ZNSt15__new_allocatorIPcE10deallocateEPS0_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	4619      	mov	r1, r3
 8001062:	68b8      	ldr	r0, [r7, #8]
 8001064:	f001 fdcb 	bl	8002bfe <_ZdlPvj>
      }
 8001068:	bf00      	nop
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <_ZNSt15__new_allocatorIPcE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f000 f847 	bl	8001110 <_ZNKSt15__new_allocatorIPcE11_M_max_sizeEv>
 8001082:	4602      	mov	r2, r0
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	4293      	cmp	r3, r2
 8001088:	bf8c      	ite	hi
 800108a:	2301      	movhi	r3, #1
 800108c:	2300      	movls	r3, #0
 800108e:	b2db      	uxtb	r3, r3
 8001090:	2b00      	cmp	r3, #0
 8001092:	bf14      	ite	ne
 8001094:	2301      	movne	r3, #1
 8001096:	2300      	moveq	r3, #0
 8001098:	b2db      	uxtb	r3, r3
 800109a:	2b00      	cmp	r3, #0
 800109c:	d007      	beq.n	80010ae <_ZNSt15__new_allocatorIPcE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010a4:	d301      	bcc.n	80010aa <_ZNSt15__new_allocatorIPcE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 80010a6:	f001 fdc2 	bl	8002c2e <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 80010aa:	f001 fdbd 	bl	8002c28 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	4618      	mov	r0, r3
 80010b4:	f001 fda5 	bl	8002c02 <_Znwj>
 80010b8:	4603      	mov	r3, r0
      }
 80010ba:	4618      	mov	r0, r3
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <_ZNSt16allocator_traitsISaIcEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
 80010ca:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 80010cc:	2200      	movs	r2, #0
 80010ce:	6839      	ldr	r1, [r7, #0]
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f000 f828 	bl	8001126 <_ZNSt15__new_allocatorIcE8allocateEjPKv>
 80010d6:	4603      	mov	r3, r0
 80010d8:	4618      	mov	r0, r3
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <_ZNSt15__new_allocatorIcE10deallocateEPcj>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 80010ec:	6879      	ldr	r1, [r7, #4]
 80010ee:	68b8      	ldr	r0, [r7, #8]
 80010f0:	f001 fd85 	bl	8002bfe <_ZdlPvj>
      }
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <_ZNSt15__new_allocatorIPcEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	4618      	mov	r0, r3
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	bc80      	pop	{r7}
 800110e:	4770      	bx	lr

08001110 <_ZNKSt15__new_allocatorIPcE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001118:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      }
 800111c:	4618      	mov	r0, r3
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr

08001126 <_ZNSt15__new_allocatorIcE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001126:	b580      	push	{r7, lr}
 8001128:	b084      	sub	sp, #16
 800112a:	af00      	add	r7, sp, #0
 800112c:	60f8      	str	r0, [r7, #12]
 800112e:	60b9      	str	r1, [r7, #8]
 8001130:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001132:	68f8      	ldr	r0, [r7, #12]
 8001134:	f000 f818 	bl	8001168 <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>
 8001138:	4602      	mov	r2, r0
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	4293      	cmp	r3, r2
 800113e:	bf8c      	ite	hi
 8001140:	2301      	movhi	r3, #1
 8001142:	2300      	movls	r3, #0
 8001144:	b2db      	uxtb	r3, r3
 8001146:	2b00      	cmp	r3, #0
 8001148:	bf14      	ite	ne
 800114a:	2301      	movne	r3, #1
 800114c:	2300      	moveq	r3, #0
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <_ZNSt15__new_allocatorIcE8allocateEjPKv+0x32>
	    std::__throw_bad_alloc();
 8001154:	f001 fd68 	bl	8002c28 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8001158:	68b8      	ldr	r0, [r7, #8]
 800115a:	f001 fd52 	bl	8002c02 <_Znwj>
 800115e:	4603      	mov	r3, r0
      }
 8001160:	4618      	mov	r0, r3
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <_ZNKSt15__new_allocatorIcE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001170:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
      }
 8001174:	4618      	mov	r0, r3
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr

0800117e <_ZNSt5queueIcSt5dequeIcSaIcEEED1Ev>:
    class queue
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fd2e 	bl	8000bea <_ZNSt5dequeIcSaIcEED1Ev>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4618      	mov	r0, r3
 8001192:	3708      	adds	r7, #8
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <_Z41__static_initialization_and_destruction_0ii>:
void beginSpeedMode(){
    while (!speedModeQueue.empty()) {
        mouseMove(speedModeQueue.front());
        speedModeQueue.pop();
    }
}
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	6039      	str	r1, [r7, #0]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d107      	bne.n	80011b8 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d102      	bne.n	80011b8 <_Z41__static_initialization_and_destruction_0ii+0x20>
std::queue<char> speedModeQueue;
 80011b2:	4809      	ldr	r0, [pc, #36]	@ (80011d8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80011b4:	f7ff fcc6 	bl	8000b44 <_ZNSt5queueIcSt5dequeIcSaIcEEEC1IS2_vEEv>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d107      	bne.n	80011ce <_Z41__static_initialization_and_destruction_0ii+0x36>
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d102      	bne.n	80011ce <_Z41__static_initialization_and_destruction_0ii+0x36>
 80011c8:	4803      	ldr	r0, [pc, #12]	@ (80011d8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80011ca:	f7ff ffd8 	bl	800117e <_ZNSt5queueIcSt5dequeIcSaIcEEED1Ev>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	200010a0 	.word	0x200010a0

080011dc <_GLOBAL__sub_I_speedModeQueue>:
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
 80011e0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80011e4:	2001      	movs	r0, #1
 80011e6:	f7ff ffd7 	bl	8001198 <_Z41__static_initialization_and_destruction_0ii>
 80011ea:	bd80      	pop	{r7, pc}

080011ec <_GLOBAL__sub_D_speedModeQueue>:
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80011f4:	2000      	movs	r0, #0
 80011f6:	f7ff ffcf 	bl	8001198 <_Z41__static_initialization_and_destruction_0ii>
 80011fa:	bd80      	pop	{r7, pc}

080011fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001202:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <HAL_MspInit+0x5c>)
 8001204:	699b      	ldr	r3, [r3, #24]
 8001206:	4a14      	ldr	r2, [pc, #80]	@ (8001258 <HAL_MspInit+0x5c>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	6193      	str	r3, [r2, #24]
 800120e:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <HAL_MspInit+0x5c>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800121a:	4b0f      	ldr	r3, [pc, #60]	@ (8001258 <HAL_MspInit+0x5c>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	4a0e      	ldr	r2, [pc, #56]	@ (8001258 <HAL_MspInit+0x5c>)
 8001220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001224:	61d3      	str	r3, [r2, #28]
 8001226:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <HAL_MspInit+0x5c>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001232:	4b0a      	ldr	r3, [pc, #40]	@ (800125c <HAL_MspInit+0x60>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	4a04      	ldr	r2, [pc, #16]	@ (800125c <HAL_MspInit+0x60>)
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr
 8001258:	40021000 	.word	0x40021000
 800125c:	40010000 	.word	0x40010000

08001260 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001264:	bf00      	nop
 8001266:	e7fd      	b.n	8001264 <NMI_Handler+0x4>

08001268 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800126c:	bf00      	nop
 800126e:	e7fd      	b.n	800126c <HardFault_Handler+0x4>

08001270 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <MemManage_Handler+0x4>

08001278 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <BusFault_Handler+0x4>

08001280 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <UsageFault_Handler+0x4>

08001288 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr

08001294 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	bc80      	pop	{r7}
 800129e:	4770      	bx	lr

080012a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr

080012ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012b0:	f000 f9c6 	bl	8001640 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  return 1;
 80012bc:	2301      	movs	r3, #1
}
 80012be:	4618      	mov	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr

080012c6 <_kill>:

int _kill(int pid, int sig)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b082      	sub	sp, #8
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	6078      	str	r0, [r7, #4]
 80012ce:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012d0:	f001 fddc 	bl	8002e8c <__errno>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2216      	movs	r2, #22
 80012d8:	601a      	str	r2, [r3, #0]
  return -1;
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <_exit>:

void _exit (int status)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80012ee:	f04f 31ff 	mov.w	r1, #4294967295
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff ffe7 	bl	80012c6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <_exit+0x12>

080012fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001304:	4a14      	ldr	r2, [pc, #80]	@ (8001358 <_sbrk+0x5c>)
 8001306:	4b15      	ldr	r3, [pc, #84]	@ (800135c <_sbrk+0x60>)
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001310:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d102      	bne.n	800131e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001318:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <_sbrk+0x64>)
 800131a:	4a12      	ldr	r2, [pc, #72]	@ (8001364 <_sbrk+0x68>)
 800131c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800131e:	4b10      	ldr	r3, [pc, #64]	@ (8001360 <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	429a      	cmp	r2, r3
 800132a:	d207      	bcs.n	800133c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800132c:	f001 fdae 	bl	8002e8c <__errno>
 8001330:	4603      	mov	r3, r0
 8001332:	220c      	movs	r2, #12
 8001334:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
 800133a:	e009      	b.n	8001350 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800133c:	4b08      	ldr	r3, [pc, #32]	@ (8001360 <_sbrk+0x64>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001342:	4b07      	ldr	r3, [pc, #28]	@ (8001360 <_sbrk+0x64>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4413      	add	r3, r2
 800134a:	4a05      	ldr	r2, [pc, #20]	@ (8001360 <_sbrk+0x64>)
 800134c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800134e:	68fb      	ldr	r3, [r7, #12]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20005000 	.word	0x20005000
 800135c:	00000400 	.word	0x00000400
 8001360:	200010c8 	.word	0x200010c8
 8001364:	20001268 	.word	0x20001268

08001368 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr

08001374 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b092      	sub	sp, #72	@ 0x48
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800137a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001384:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
 8001394:	615a      	str	r2, [r3, #20]
 8001396:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001398:	1d3b      	adds	r3, r7, #4
 800139a:	2220      	movs	r2, #32
 800139c:	2100      	movs	r1, #0
 800139e:	4618      	mov	r0, r3
 80013a0:	f001 fd18 	bl	8002dd4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80013a4:	4b45      	ldr	r3, [pc, #276]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013a6:	4a46      	ldr	r2, [pc, #280]	@ (80014c0 <MX_TIM1_Init+0x14c>)
 80013a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80013aa:	4b44      	ldr	r3, [pc, #272]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b0:	4b42      	ldr	r3, [pc, #264]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80013b6:	4b41      	ldr	r3, [pc, #260]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013be:	4b3f      	ldr	r3, [pc, #252]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013c4:	4b3d      	ldr	r3, [pc, #244]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ca:	4b3c      	ldr	r3, [pc, #240]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013d0:	483a      	ldr	r0, [pc, #232]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013d2:	f000 ff97 	bl	8002304 <HAL_TIM_PWM_Init>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80013dc:	f7ff fb9f 	bl	8000b1e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013e0:	2300      	movs	r3, #0
 80013e2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e4:	2300      	movs	r3, #0
 80013e6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013e8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013ec:	4619      	mov	r1, r3
 80013ee:	4833      	ldr	r0, [pc, #204]	@ (80014bc <MX_TIM1_Init+0x148>)
 80013f0:	f001 fb56 	bl	8002aa0 <HAL_TIMEx_MasterConfigSynchronization>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80013fa:	f7ff fb90 	bl	8000b1e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013fe:	2360      	movs	r3, #96	@ 0x60
 8001400:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001406:	2300      	movs	r3, #0
 8001408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800140a:	2300      	movs	r3, #0
 800140c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800140e:	2300      	movs	r3, #0
 8001410:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001412:	2300      	movs	r3, #0
 8001414:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001416:	2300      	movs	r3, #0
 8001418:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800141a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800141e:	2200      	movs	r2, #0
 8001420:	4619      	mov	r1, r3
 8001422:	4826      	ldr	r0, [pc, #152]	@ (80014bc <MX_TIM1_Init+0x148>)
 8001424:	f001 f860 	bl	80024e8 <HAL_TIM_PWM_ConfigChannel>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 800142e:	f7ff fb76 	bl	8000b1e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001432:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001436:	2204      	movs	r2, #4
 8001438:	4619      	mov	r1, r3
 800143a:	4820      	ldr	r0, [pc, #128]	@ (80014bc <MX_TIM1_Init+0x148>)
 800143c:	f001 f854 	bl	80024e8 <HAL_TIM_PWM_ConfigChannel>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001446:	f7ff fb6a 	bl	8000b1e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800144a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800144e:	2208      	movs	r2, #8
 8001450:	4619      	mov	r1, r3
 8001452:	481a      	ldr	r0, [pc, #104]	@ (80014bc <MX_TIM1_Init+0x148>)
 8001454:	f001 f848 	bl	80024e8 <HAL_TIM_PWM_ConfigChannel>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800145e:	f7ff fb5e 	bl	8000b1e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001462:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001466:	220c      	movs	r2, #12
 8001468:	4619      	mov	r1, r3
 800146a:	4814      	ldr	r0, [pc, #80]	@ (80014bc <MX_TIM1_Init+0x148>)
 800146c:	f001 f83c 	bl	80024e8 <HAL_TIM_PWM_ConfigChannel>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001476:	f7ff fb52 	bl	8000b1e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001482:	2300      	movs	r3, #0
 8001484:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800148e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001492:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001494:	2300      	movs	r3, #0
 8001496:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	4619      	mov	r1, r3
 800149c:	4807      	ldr	r0, [pc, #28]	@ (80014bc <MX_TIM1_Init+0x148>)
 800149e:	f001 fb5d 	bl	8002b5c <HAL_TIMEx_ConfigBreakDeadTime>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 80014a8:	f7ff fb39 	bl	8000b1e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80014ac:	4803      	ldr	r0, [pc, #12]	@ (80014bc <MX_TIM1_Init+0x148>)
 80014ae:	f000 f827 	bl	8001500 <HAL_TIM_MspPostInit>

}
 80014b2:	bf00      	nop
 80014b4:	3748      	adds	r7, #72	@ 0x48
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	200010cc 	.word	0x200010cc
 80014c0:	40012c00 	.word	0x40012c00

080014c4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a09      	ldr	r2, [pc, #36]	@ (80014f8 <HAL_TIM_PWM_MspInit+0x34>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d10b      	bne.n	80014ee <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014d6:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <HAL_TIM_PWM_MspInit+0x38>)
 80014d8:	699b      	ldr	r3, [r3, #24]
 80014da:	4a08      	ldr	r2, [pc, #32]	@ (80014fc <HAL_TIM_PWM_MspInit+0x38>)
 80014dc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80014e0:	6193      	str	r3, [r2, #24]
 80014e2:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <HAL_TIM_PWM_MspInit+0x38>)
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80014ee:	bf00      	nop
 80014f0:	3714      	adds	r7, #20
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	40012c00 	.word	0x40012c00
 80014fc:	40021000 	.word	0x40021000

08001500 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001508:	f107 0310 	add.w	r3, r7, #16
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a10      	ldr	r2, [pc, #64]	@ (800155c <HAL_TIM_MspPostInit+0x5c>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d118      	bne.n	8001552 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001520:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <HAL_TIM_MspPostInit+0x60>)
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	4a0e      	ldr	r2, [pc, #56]	@ (8001560 <HAL_TIM_MspPostInit+0x60>)
 8001526:	f043 0304 	orr.w	r3, r3, #4
 800152a:	6193      	str	r3, [r2, #24]
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <HAL_TIM_MspPostInit+0x60>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = LForward_Pin|LBack_Pin|RForward_Pin|GPIO_PIN_11;
 8001538:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800153c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153e:	2302      	movs	r3, #2
 8001540:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001542:	2302      	movs	r3, #2
 8001544:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	4619      	mov	r1, r3
 800154c:	4805      	ldr	r0, [pc, #20]	@ (8001564 <HAL_TIM_MspPostInit+0x64>)
 800154e:	f000 f977 	bl	8001840 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001552:	bf00      	nop
 8001554:	3720      	adds	r7, #32
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40012c00 	.word	0x40012c00
 8001560:	40021000 	.word	0x40021000
 8001564:	40010800 	.word	0x40010800

08001568 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001568:	f7ff fefe 	bl	8001368 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800156c:	480b      	ldr	r0, [pc, #44]	@ (800159c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800156e:	490c      	ldr	r1, [pc, #48]	@ (80015a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001570:	4a0c      	ldr	r2, [pc, #48]	@ (80015a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001572:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001574:	e002      	b.n	800157c <LoopCopyDataInit>

08001576 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001576:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001578:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800157a:	3304      	adds	r3, #4

0800157c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800157c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800157e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001580:	d3f9      	bcc.n	8001576 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001582:	4a09      	ldr	r2, [pc, #36]	@ (80015a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001584:	4c09      	ldr	r4, [pc, #36]	@ (80015ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001586:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001588:	e001      	b.n	800158e <LoopFillZerobss>

0800158a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800158a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800158c:	3204      	adds	r2, #4

0800158e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800158e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001590:	d3fb      	bcc.n	800158a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001592:	f001 fc81 	bl	8002e98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001596:	f7ff fa55 	bl	8000a44 <main>
  bx lr
 800159a:	4770      	bx	lr
  ldr r0, =_sdata
 800159c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015a0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80015a4:	08002fc8 	.word	0x08002fc8
  ldr r2, =_sbss
 80015a8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80015ac:	20001264 	.word	0x20001264

080015b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015b0:	e7fe      	b.n	80015b0 <ADC1_2_IRQHandler>
	...

080015b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b8:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <HAL_Init+0x28>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a07      	ldr	r2, [pc, #28]	@ (80015dc <HAL_Init+0x28>)
 80015be:	f043 0310 	orr.w	r3, r3, #16
 80015c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80015c4:	2003      	movs	r0, #3
 80015c6:	f000 f907 	bl	80017d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015ca:	200f      	movs	r0, #15
 80015cc:	f000 f808 	bl	80015e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015d0:	f7ff fe14 	bl	80011fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40022000 	.word	0x40022000

080015e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015e8:	4b12      	ldr	r3, [pc, #72]	@ (8001634 <HAL_InitTick+0x54>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b12      	ldr	r3, [pc, #72]	@ (8001638 <HAL_InitTick+0x58>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4619      	mov	r1, r3
 80015f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fe:	4618      	mov	r0, r3
 8001600:	f000 f911 	bl	8001826 <HAL_SYSTICK_Config>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e00e      	b.n	800162c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b0f      	cmp	r3, #15
 8001612:	d80a      	bhi.n	800162a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001614:	2200      	movs	r2, #0
 8001616:	6879      	ldr	r1, [r7, #4]
 8001618:	f04f 30ff 	mov.w	r0, #4294967295
 800161c:	f000 f8e7 	bl	80017ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001620:	4a06      	ldr	r2, [pc, #24]	@ (800163c <HAL_InitTick+0x5c>)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001626:	2300      	movs	r3, #0
 8001628:	e000      	b.n	800162c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
}
 800162c:	4618      	mov	r0, r3
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000000 	.word	0x20000000
 8001638:	20000008 	.word	0x20000008
 800163c:	20000004 	.word	0x20000004

08001640 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001644:	4b05      	ldr	r3, [pc, #20]	@ (800165c <HAL_IncTick+0x1c>)
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	461a      	mov	r2, r3
 800164a:	4b05      	ldr	r3, [pc, #20]	@ (8001660 <HAL_IncTick+0x20>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4413      	add	r3, r2
 8001650:	4a03      	ldr	r2, [pc, #12]	@ (8001660 <HAL_IncTick+0x20>)
 8001652:	6013      	str	r3, [r2, #0]
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr
 800165c:	20000008 	.word	0x20000008
 8001660:	20001114 	.word	0x20001114

08001664 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  return uwTick;
 8001668:	4b02      	ldr	r3, [pc, #8]	@ (8001674 <HAL_GetTick+0x10>)
 800166a:	681b      	ldr	r3, [r3, #0]
}
 800166c:	4618      	mov	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr
 8001674:	20001114 	.word	0x20001114

08001678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001678:	b480      	push	{r7}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f003 0307 	and.w	r3, r3, #7
 8001686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001688:	4b0c      	ldr	r3, [pc, #48]	@ (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001694:	4013      	ands	r3, r2
 8001696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016aa:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <__NVIC_SetPriorityGrouping+0x44>)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	60d3      	str	r3, [r2, #12]
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bc80      	pop	{r7}
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c4:	4b04      	ldr	r3, [pc, #16]	@ (80016d8 <__NVIC_GetPriorityGrouping+0x18>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	0a1b      	lsrs	r3, r3, #8
 80016ca:	f003 0307 	and.w	r3, r3, #7
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	6039      	str	r1, [r7, #0]
 80016e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	db0a      	blt.n	8001706 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	490c      	ldr	r1, [pc, #48]	@ (8001728 <__NVIC_SetPriority+0x4c>)
 80016f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fa:	0112      	lsls	r2, r2, #4
 80016fc:	b2d2      	uxtb	r2, r2
 80016fe:	440b      	add	r3, r1
 8001700:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001704:	e00a      	b.n	800171c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	b2da      	uxtb	r2, r3
 800170a:	4908      	ldr	r1, [pc, #32]	@ (800172c <__NVIC_SetPriority+0x50>)
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	f003 030f 	and.w	r3, r3, #15
 8001712:	3b04      	subs	r3, #4
 8001714:	0112      	lsls	r2, r2, #4
 8001716:	b2d2      	uxtb	r2, r2
 8001718:	440b      	add	r3, r1
 800171a:	761a      	strb	r2, [r3, #24]
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	bc80      	pop	{r7}
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000e100 	.word	0xe000e100
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001730:	b480      	push	{r7}
 8001732:	b089      	sub	sp, #36	@ 0x24
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	f1c3 0307 	rsb	r3, r3, #7
 800174a:	2b04      	cmp	r3, #4
 800174c:	bf28      	it	cs
 800174e:	2304      	movcs	r3, #4
 8001750:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	3304      	adds	r3, #4
 8001756:	2b06      	cmp	r3, #6
 8001758:	d902      	bls.n	8001760 <NVIC_EncodePriority+0x30>
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	3b03      	subs	r3, #3
 800175e:	e000      	b.n	8001762 <NVIC_EncodePriority+0x32>
 8001760:	2300      	movs	r3, #0
 8001762:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001764:	f04f 32ff 	mov.w	r2, #4294967295
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	43da      	mvns	r2, r3
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	401a      	ands	r2, r3
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001778:	f04f 31ff 	mov.w	r1, #4294967295
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	fa01 f303 	lsl.w	r3, r1, r3
 8001782:	43d9      	mvns	r1, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001788:	4313      	orrs	r3, r2
         );
}
 800178a:	4618      	mov	r0, r3
 800178c:	3724      	adds	r7, #36	@ 0x24
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr

08001794 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	3b01      	subs	r3, #1
 80017a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017a4:	d301      	bcc.n	80017aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017a6:	2301      	movs	r3, #1
 80017a8:	e00f      	b.n	80017ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017aa:	4a0a      	ldr	r2, [pc, #40]	@ (80017d4 <SysTick_Config+0x40>)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017b2:	210f      	movs	r1, #15
 80017b4:	f04f 30ff 	mov.w	r0, #4294967295
 80017b8:	f7ff ff90 	bl	80016dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <SysTick_Config+0x40>)
 80017be:	2200      	movs	r2, #0
 80017c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017c2:	4b04      	ldr	r3, [pc, #16]	@ (80017d4 <SysTick_Config+0x40>)
 80017c4:	2207      	movs	r2, #7
 80017c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	e000e010 	.word	0xe000e010

080017d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f7ff ff49 	bl	8001678 <__NVIC_SetPriorityGrouping>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}

080017ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017ee:	b580      	push	{r7, lr}
 80017f0:	b086      	sub	sp, #24
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	4603      	mov	r3, r0
 80017f6:	60b9      	str	r1, [r7, #8]
 80017f8:	607a      	str	r2, [r7, #4]
 80017fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001800:	f7ff ff5e 	bl	80016c0 <__NVIC_GetPriorityGrouping>
 8001804:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	68b9      	ldr	r1, [r7, #8]
 800180a:	6978      	ldr	r0, [r7, #20]
 800180c:	f7ff ff90 	bl	8001730 <NVIC_EncodePriority>
 8001810:	4602      	mov	r2, r0
 8001812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001816:	4611      	mov	r1, r2
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff ff5f 	bl	80016dc <__NVIC_SetPriority>
}
 800181e:	bf00      	nop
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001826:	b580      	push	{r7, lr}
 8001828:	b082      	sub	sp, #8
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff ffb0 	bl	8001794 <SysTick_Config>
 8001834:	4603      	mov	r3, r0
}
 8001836:	4618      	mov	r0, r3
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001840:	b480      	push	{r7}
 8001842:	b08b      	sub	sp, #44	@ 0x2c
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800184a:	2300      	movs	r3, #0
 800184c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800184e:	2300      	movs	r3, #0
 8001850:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001852:	e169      	b.n	8001b28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001854:	2201      	movs	r2, #1
 8001856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001858:	fa02 f303 	lsl.w	r3, r2, r3
 800185c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	69fa      	ldr	r2, [r7, #28]
 8001864:	4013      	ands	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001868:	69ba      	ldr	r2, [r7, #24]
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	429a      	cmp	r2, r3
 800186e:	f040 8158 	bne.w	8001b22 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	4a9a      	ldr	r2, [pc, #616]	@ (8001ae0 <HAL_GPIO_Init+0x2a0>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d05e      	beq.n	800193a <HAL_GPIO_Init+0xfa>
 800187c:	4a98      	ldr	r2, [pc, #608]	@ (8001ae0 <HAL_GPIO_Init+0x2a0>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d875      	bhi.n	800196e <HAL_GPIO_Init+0x12e>
 8001882:	4a98      	ldr	r2, [pc, #608]	@ (8001ae4 <HAL_GPIO_Init+0x2a4>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d058      	beq.n	800193a <HAL_GPIO_Init+0xfa>
 8001888:	4a96      	ldr	r2, [pc, #600]	@ (8001ae4 <HAL_GPIO_Init+0x2a4>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d86f      	bhi.n	800196e <HAL_GPIO_Init+0x12e>
 800188e:	4a96      	ldr	r2, [pc, #600]	@ (8001ae8 <HAL_GPIO_Init+0x2a8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d052      	beq.n	800193a <HAL_GPIO_Init+0xfa>
 8001894:	4a94      	ldr	r2, [pc, #592]	@ (8001ae8 <HAL_GPIO_Init+0x2a8>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d869      	bhi.n	800196e <HAL_GPIO_Init+0x12e>
 800189a:	4a94      	ldr	r2, [pc, #592]	@ (8001aec <HAL_GPIO_Init+0x2ac>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d04c      	beq.n	800193a <HAL_GPIO_Init+0xfa>
 80018a0:	4a92      	ldr	r2, [pc, #584]	@ (8001aec <HAL_GPIO_Init+0x2ac>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d863      	bhi.n	800196e <HAL_GPIO_Init+0x12e>
 80018a6:	4a92      	ldr	r2, [pc, #584]	@ (8001af0 <HAL_GPIO_Init+0x2b0>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d046      	beq.n	800193a <HAL_GPIO_Init+0xfa>
 80018ac:	4a90      	ldr	r2, [pc, #576]	@ (8001af0 <HAL_GPIO_Init+0x2b0>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d85d      	bhi.n	800196e <HAL_GPIO_Init+0x12e>
 80018b2:	2b12      	cmp	r3, #18
 80018b4:	d82a      	bhi.n	800190c <HAL_GPIO_Init+0xcc>
 80018b6:	2b12      	cmp	r3, #18
 80018b8:	d859      	bhi.n	800196e <HAL_GPIO_Init+0x12e>
 80018ba:	a201      	add	r2, pc, #4	@ (adr r2, 80018c0 <HAL_GPIO_Init+0x80>)
 80018bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c0:	0800193b 	.word	0x0800193b
 80018c4:	08001915 	.word	0x08001915
 80018c8:	08001927 	.word	0x08001927
 80018cc:	08001969 	.word	0x08001969
 80018d0:	0800196f 	.word	0x0800196f
 80018d4:	0800196f 	.word	0x0800196f
 80018d8:	0800196f 	.word	0x0800196f
 80018dc:	0800196f 	.word	0x0800196f
 80018e0:	0800196f 	.word	0x0800196f
 80018e4:	0800196f 	.word	0x0800196f
 80018e8:	0800196f 	.word	0x0800196f
 80018ec:	0800196f 	.word	0x0800196f
 80018f0:	0800196f 	.word	0x0800196f
 80018f4:	0800196f 	.word	0x0800196f
 80018f8:	0800196f 	.word	0x0800196f
 80018fc:	0800196f 	.word	0x0800196f
 8001900:	0800196f 	.word	0x0800196f
 8001904:	0800191d 	.word	0x0800191d
 8001908:	08001931 	.word	0x08001931
 800190c:	4a79      	ldr	r2, [pc, #484]	@ (8001af4 <HAL_GPIO_Init+0x2b4>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d013      	beq.n	800193a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001912:	e02c      	b.n	800196e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	623b      	str	r3, [r7, #32]
          break;
 800191a:	e029      	b.n	8001970 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	3304      	adds	r3, #4
 8001922:	623b      	str	r3, [r7, #32]
          break;
 8001924:	e024      	b.n	8001970 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	3308      	adds	r3, #8
 800192c:	623b      	str	r3, [r7, #32]
          break;
 800192e:	e01f      	b.n	8001970 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	330c      	adds	r3, #12
 8001936:	623b      	str	r3, [r7, #32]
          break;
 8001938:	e01a      	b.n	8001970 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	689b      	ldr	r3, [r3, #8]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d102      	bne.n	8001948 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001942:	2304      	movs	r3, #4
 8001944:	623b      	str	r3, [r7, #32]
          break;
 8001946:	e013      	b.n	8001970 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	2b01      	cmp	r3, #1
 800194e:	d105      	bne.n	800195c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001950:	2308      	movs	r3, #8
 8001952:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69fa      	ldr	r2, [r7, #28]
 8001958:	611a      	str	r2, [r3, #16]
          break;
 800195a:	e009      	b.n	8001970 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800195c:	2308      	movs	r3, #8
 800195e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	69fa      	ldr	r2, [r7, #28]
 8001964:	615a      	str	r2, [r3, #20]
          break;
 8001966:	e003      	b.n	8001970 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001968:	2300      	movs	r3, #0
 800196a:	623b      	str	r3, [r7, #32]
          break;
 800196c:	e000      	b.n	8001970 <HAL_GPIO_Init+0x130>
          break;
 800196e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001970:	69bb      	ldr	r3, [r7, #24]
 8001972:	2bff      	cmp	r3, #255	@ 0xff
 8001974:	d801      	bhi.n	800197a <HAL_GPIO_Init+0x13a>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	e001      	b.n	800197e <HAL_GPIO_Init+0x13e>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	3304      	adds	r3, #4
 800197e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	2bff      	cmp	r3, #255	@ 0xff
 8001984:	d802      	bhi.n	800198c <HAL_GPIO_Init+0x14c>
 8001986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	e002      	b.n	8001992 <HAL_GPIO_Init+0x152>
 800198c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198e:	3b08      	subs	r3, #8
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	210f      	movs	r1, #15
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	fa01 f303 	lsl.w	r3, r1, r3
 80019a0:	43db      	mvns	r3, r3
 80019a2:	401a      	ands	r2, r3
 80019a4:	6a39      	ldr	r1, [r7, #32]
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	fa01 f303 	lsl.w	r3, r1, r3
 80019ac:	431a      	orrs	r2, r3
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f000 80b1 	beq.w	8001b22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019c0:	4b4d      	ldr	r3, [pc, #308]	@ (8001af8 <HAL_GPIO_Init+0x2b8>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a4c      	ldr	r2, [pc, #304]	@ (8001af8 <HAL_GPIO_Init+0x2b8>)
 80019c6:	f043 0301 	orr.w	r3, r3, #1
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b4a      	ldr	r3, [pc, #296]	@ (8001af8 <HAL_GPIO_Init+0x2b8>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0301 	and.w	r3, r3, #1
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019d8:	4a48      	ldr	r2, [pc, #288]	@ (8001afc <HAL_GPIO_Init+0x2bc>)
 80019da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019dc:	089b      	lsrs	r3, r3, #2
 80019de:	3302      	adds	r3, #2
 80019e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019e4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e8:	f003 0303 	and.w	r3, r3, #3
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	220f      	movs	r2, #15
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	43db      	mvns	r3, r3
 80019f6:	68fa      	ldr	r2, [r7, #12]
 80019f8:	4013      	ands	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a40      	ldr	r2, [pc, #256]	@ (8001b00 <HAL_GPIO_Init+0x2c0>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d013      	beq.n	8001a2c <HAL_GPIO_Init+0x1ec>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a3f      	ldr	r2, [pc, #252]	@ (8001b04 <HAL_GPIO_Init+0x2c4>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d00d      	beq.n	8001a28 <HAL_GPIO_Init+0x1e8>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8001b08 <HAL_GPIO_Init+0x2c8>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d007      	beq.n	8001a24 <HAL_GPIO_Init+0x1e4>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a3d      	ldr	r2, [pc, #244]	@ (8001b0c <HAL_GPIO_Init+0x2cc>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d101      	bne.n	8001a20 <HAL_GPIO_Init+0x1e0>
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e006      	b.n	8001a2e <HAL_GPIO_Init+0x1ee>
 8001a20:	2304      	movs	r3, #4
 8001a22:	e004      	b.n	8001a2e <HAL_GPIO_Init+0x1ee>
 8001a24:	2302      	movs	r3, #2
 8001a26:	e002      	b.n	8001a2e <HAL_GPIO_Init+0x1ee>
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e000      	b.n	8001a2e <HAL_GPIO_Init+0x1ee>
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a30:	f002 0203 	and.w	r2, r2, #3
 8001a34:	0092      	lsls	r2, r2, #2
 8001a36:	4093      	lsls	r3, r2
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a3e:	492f      	ldr	r1, [pc, #188]	@ (8001afc <HAL_GPIO_Init+0x2bc>)
 8001a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a42:	089b      	lsrs	r3, r3, #2
 8001a44:	3302      	adds	r3, #2
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d006      	beq.n	8001a66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a58:	4b2d      	ldr	r3, [pc, #180]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	492c      	ldr	r1, [pc, #176]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	608b      	str	r3, [r1, #8]
 8001a64:	e006      	b.n	8001a74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a66:	4b2a      	ldr	r3, [pc, #168]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	4928      	ldr	r1, [pc, #160]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d006      	beq.n	8001a8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a80:	4b23      	ldr	r3, [pc, #140]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	4922      	ldr	r1, [pc, #136]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	60cb      	str	r3, [r1, #12]
 8001a8c:	e006      	b.n	8001a9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001a8e:	4b20      	ldr	r3, [pc, #128]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001a90:	68da      	ldr	r2, [r3, #12]
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	43db      	mvns	r3, r3
 8001a96:	491e      	ldr	r1, [pc, #120]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001a98:	4013      	ands	r3, r2
 8001a9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d006      	beq.n	8001ab6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001aa8:	4b19      	ldr	r3, [pc, #100]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001aaa:	685a      	ldr	r2, [r3, #4]
 8001aac:	4918      	ldr	r1, [pc, #96]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001aae:	69bb      	ldr	r3, [r7, #24]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	604b      	str	r3, [r1, #4]
 8001ab4:	e006      	b.n	8001ac4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001ab6:	4b16      	ldr	r3, [pc, #88]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	43db      	mvns	r3, r3
 8001abe:	4914      	ldr	r1, [pc, #80]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d021      	beq.n	8001b14 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	490e      	ldr	r1, [pc, #56]	@ (8001b10 <HAL_GPIO_Init+0x2d0>)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	600b      	str	r3, [r1, #0]
 8001adc:	e021      	b.n	8001b22 <HAL_GPIO_Init+0x2e2>
 8001ade:	bf00      	nop
 8001ae0:	10320000 	.word	0x10320000
 8001ae4:	10310000 	.word	0x10310000
 8001ae8:	10220000 	.word	0x10220000
 8001aec:	10210000 	.word	0x10210000
 8001af0:	10120000 	.word	0x10120000
 8001af4:	10110000 	.word	0x10110000
 8001af8:	40021000 	.word	0x40021000
 8001afc:	40010000 	.word	0x40010000
 8001b00:	40010800 	.word	0x40010800
 8001b04:	40010c00 	.word	0x40010c00
 8001b08:	40011000 	.word	0x40011000
 8001b0c:	40011400 	.word	0x40011400
 8001b10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b14:	4b0b      	ldr	r3, [pc, #44]	@ (8001b44 <HAL_GPIO_Init+0x304>)
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	4909      	ldr	r1, [pc, #36]	@ (8001b44 <HAL_GPIO_Init+0x304>)
 8001b1e:	4013      	ands	r3, r2
 8001b20:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b24:	3301      	adds	r3, #1
 8001b26:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f47f ae8e 	bne.w	8001854 <HAL_GPIO_Init+0x14>
  }
}
 8001b38:	bf00      	nop
 8001b3a:	bf00      	nop
 8001b3c:	372c      	adds	r7, #44	@ 0x2c
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr
 8001b44:	40010400 	.word	0x40010400

08001b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e272      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 8087 	beq.w	8001c76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b68:	4b92      	ldr	r3, [pc, #584]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 030c 	and.w	r3, r3, #12
 8001b70:	2b04      	cmp	r3, #4
 8001b72:	d00c      	beq.n	8001b8e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b74:	4b8f      	ldr	r3, [pc, #572]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f003 030c 	and.w	r3, r3, #12
 8001b7c:	2b08      	cmp	r3, #8
 8001b7e:	d112      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5e>
 8001b80:	4b8c      	ldr	r3, [pc, #560]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b8c:	d10b      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8e:	4b89      	ldr	r3, [pc, #548]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d06c      	beq.n	8001c74 <HAL_RCC_OscConfig+0x12c>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d168      	bne.n	8001c74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e24c      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	685b      	ldr	r3, [r3, #4]
 8001baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bae:	d106      	bne.n	8001bbe <HAL_RCC_OscConfig+0x76>
 8001bb0:	4b80      	ldr	r3, [pc, #512]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a7f      	ldr	r2, [pc, #508]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bba:	6013      	str	r3, [r2, #0]
 8001bbc:	e02e      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10c      	bne.n	8001be0 <HAL_RCC_OscConfig+0x98>
 8001bc6:	4b7b      	ldr	r3, [pc, #492]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a7a      	ldr	r2, [pc, #488]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	4b78      	ldr	r3, [pc, #480]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a77      	ldr	r2, [pc, #476]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	e01d      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001be8:	d10c      	bne.n	8001c04 <HAL_RCC_OscConfig+0xbc>
 8001bea:	4b72      	ldr	r3, [pc, #456]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a71      	ldr	r2, [pc, #452]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bf4:	6013      	str	r3, [r2, #0]
 8001bf6:	4b6f      	ldr	r3, [pc, #444]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a6e      	ldr	r2, [pc, #440]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001bfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c00:	6013      	str	r3, [r2, #0]
 8001c02:	e00b      	b.n	8001c1c <HAL_RCC_OscConfig+0xd4>
 8001c04:	4b6b      	ldr	r3, [pc, #428]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a6a      	ldr	r2, [pc, #424]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c0e:	6013      	str	r3, [r2, #0]
 8001c10:	4b68      	ldr	r3, [pc, #416]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a67      	ldr	r2, [pc, #412]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d013      	beq.n	8001c4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c24:	f7ff fd1e 	bl	8001664 <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c2c:	f7ff fd1a 	bl	8001664 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b64      	cmp	r3, #100	@ 0x64
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e200      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3e:	4b5d      	ldr	r3, [pc, #372]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0f0      	beq.n	8001c2c <HAL_RCC_OscConfig+0xe4>
 8001c4a:	e014      	b.n	8001c76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7ff fd0a 	bl	8001664 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c54:	f7ff fd06 	bl	8001664 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b64      	cmp	r3, #100	@ 0x64
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e1ec      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c66:	4b53      	ldr	r3, [pc, #332]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_OscConfig+0x10c>
 8001c72:	e000      	b.n	8001c76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d063      	beq.n	8001d4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c82:	4b4c      	ldr	r3, [pc, #304]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f003 030c 	and.w	r3, r3, #12
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d00b      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c8e:	4b49      	ldr	r3, [pc, #292]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	2b08      	cmp	r3, #8
 8001c98:	d11c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x18c>
 8001c9a:	4b46      	ldr	r3, [pc, #280]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d116      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ca6:	4b43      	ldr	r3, [pc, #268]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d005      	beq.n	8001cbe <HAL_RCC_OscConfig+0x176>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d001      	beq.n	8001cbe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e1c0      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cbe:	4b3d      	ldr	r3, [pc, #244]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	4939      	ldr	r1, [pc, #228]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cd2:	e03a      	b.n	8001d4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d020      	beq.n	8001d1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cdc:	4b36      	ldr	r3, [pc, #216]	@ (8001db8 <HAL_RCC_OscConfig+0x270>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce2:	f7ff fcbf 	bl	8001664 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce8:	e008      	b.n	8001cfc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cea:	f7ff fcbb 	bl	8001664 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d901      	bls.n	8001cfc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	e1a1      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f003 0302 	and.w	r3, r3, #2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d0f0      	beq.n	8001cea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d08:	4b2a      	ldr	r3, [pc, #168]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	695b      	ldr	r3, [r3, #20]
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	4927      	ldr	r1, [pc, #156]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	600b      	str	r3, [r1, #0]
 8001d1c:	e015      	b.n	8001d4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d1e:	4b26      	ldr	r3, [pc, #152]	@ (8001db8 <HAL_RCC_OscConfig+0x270>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d24:	f7ff fc9e 	bl	8001664 <HAL_GetTick>
 8001d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d2a:	e008      	b.n	8001d3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d2c:	f7ff fc9a 	bl	8001664 <HAL_GetTick>
 8001d30:	4602      	mov	r2, r0
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	2b02      	cmp	r3, #2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e180      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1f0      	bne.n	8001d2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 0308 	and.w	r3, r3, #8
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d03a      	beq.n	8001dcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	699b      	ldr	r3, [r3, #24]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d019      	beq.n	8001d92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d5e:	4b17      	ldr	r3, [pc, #92]	@ (8001dbc <HAL_RCC_OscConfig+0x274>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d64:	f7ff fc7e 	bl	8001664 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6c:	f7ff fc7a 	bl	8001664 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e160      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d0f0      	beq.n	8001d6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d8a:	2001      	movs	r0, #1
 8001d8c:	f000 fa9c 	bl	80022c8 <RCC_Delay>
 8001d90:	e01c      	b.n	8001dcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d92:	4b0a      	ldr	r3, [pc, #40]	@ (8001dbc <HAL_RCC_OscConfig+0x274>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d98:	f7ff fc64 	bl	8001664 <HAL_GetTick>
 8001d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d9e:	e00f      	b.n	8001dc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da0:	f7ff fc60 	bl	8001664 <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d908      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e146      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
 8001db2:	bf00      	nop
 8001db4:	40021000 	.word	0x40021000
 8001db8:	42420000 	.word	0x42420000
 8001dbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc0:	4b92      	ldr	r3, [pc, #584]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1e9      	bne.n	8001da0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 80a6 	beq.w	8001f26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dde:	4b8b      	ldr	r3, [pc, #556]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10d      	bne.n	8001e06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	4b88      	ldr	r3, [pc, #544]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001dec:	69db      	ldr	r3, [r3, #28]
 8001dee:	4a87      	ldr	r2, [pc, #540]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001df0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df4:	61d3      	str	r3, [r2, #28]
 8001df6:	4b85      	ldr	r3, [pc, #532]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001df8:	69db      	ldr	r3, [r3, #28]
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e02:	2301      	movs	r3, #1
 8001e04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e06:	4b82      	ldr	r3, [pc, #520]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d118      	bne.n	8001e44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e12:	4b7f      	ldr	r3, [pc, #508]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a7e      	ldr	r2, [pc, #504]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e1e:	f7ff fc21 	bl	8001664 <HAL_GetTick>
 8001e22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e26:	f7ff fc1d 	bl	8001664 <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b64      	cmp	r3, #100	@ 0x64
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e103      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e38:	4b75      	ldr	r3, [pc, #468]	@ (8002010 <HAL_RCC_OscConfig+0x4c8>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d0f0      	beq.n	8001e26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d106      	bne.n	8001e5a <HAL_RCC_OscConfig+0x312>
 8001e4c:	4b6f      	ldr	r3, [pc, #444]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	4a6e      	ldr	r2, [pc, #440]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	6213      	str	r3, [r2, #32]
 8001e58:	e02d      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d10c      	bne.n	8001e7c <HAL_RCC_OscConfig+0x334>
 8001e62:	4b6a      	ldr	r3, [pc, #424]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	4a69      	ldr	r2, [pc, #420]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e68:	f023 0301 	bic.w	r3, r3, #1
 8001e6c:	6213      	str	r3, [r2, #32]
 8001e6e:	4b67      	ldr	r3, [pc, #412]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	4a66      	ldr	r2, [pc, #408]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e74:	f023 0304 	bic.w	r3, r3, #4
 8001e78:	6213      	str	r3, [r2, #32]
 8001e7a:	e01c      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b05      	cmp	r3, #5
 8001e82:	d10c      	bne.n	8001e9e <HAL_RCC_OscConfig+0x356>
 8001e84:	4b61      	ldr	r3, [pc, #388]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e86:	6a1b      	ldr	r3, [r3, #32]
 8001e88:	4a60      	ldr	r2, [pc, #384]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e8a:	f043 0304 	orr.w	r3, r3, #4
 8001e8e:	6213      	str	r3, [r2, #32]
 8001e90:	4b5e      	ldr	r3, [pc, #376]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	4a5d      	ldr	r2, [pc, #372]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	6213      	str	r3, [r2, #32]
 8001e9c:	e00b      	b.n	8001eb6 <HAL_RCC_OscConfig+0x36e>
 8001e9e:	4b5b      	ldr	r3, [pc, #364]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ea0:	6a1b      	ldr	r3, [r3, #32]
 8001ea2:	4a5a      	ldr	r2, [pc, #360]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ea4:	f023 0301 	bic.w	r3, r3, #1
 8001ea8:	6213      	str	r3, [r2, #32]
 8001eaa:	4b58      	ldr	r3, [pc, #352]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	4a57      	ldr	r2, [pc, #348]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001eb0:	f023 0304 	bic.w	r3, r3, #4
 8001eb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	68db      	ldr	r3, [r3, #12]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d015      	beq.n	8001eea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ebe:	f7ff fbd1 	bl	8001664 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ec4:	e00a      	b.n	8001edc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ec6:	f7ff fbcd 	bl	8001664 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d901      	bls.n	8001edc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	e0b1      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001edc:	4b4b      	ldr	r3, [pc, #300]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d0ee      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x37e>
 8001ee8:	e014      	b.n	8001f14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eea:	f7ff fbbb 	bl	8001664 <HAL_GetTick>
 8001eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ef0:	e00a      	b.n	8001f08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ef2:	f7ff fbb7 	bl	8001664 <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d901      	bls.n	8001f08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e09b      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f08:	4b40      	ldr	r3, [pc, #256]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f0a:	6a1b      	ldr	r3, [r3, #32]
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1ee      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f14:	7dfb      	ldrb	r3, [r7, #23]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d105      	bne.n	8001f26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f1a:	4b3c      	ldr	r3, [pc, #240]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	4a3b      	ldr	r2, [pc, #236]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	69db      	ldr	r3, [r3, #28]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 8087 	beq.w	800203e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f30:	4b36      	ldr	r3, [pc, #216]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	f003 030c 	and.w	r3, r3, #12
 8001f38:	2b08      	cmp	r3, #8
 8001f3a:	d061      	beq.n	8002000 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	69db      	ldr	r3, [r3, #28]
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d146      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f44:	4b33      	ldr	r3, [pc, #204]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f4a:	f7ff fb8b 	bl	8001664 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f52:	f7ff fb87 	bl	8001664 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e06d      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f64:	4b29      	ldr	r3, [pc, #164]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1f0      	bne.n	8001f52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a1b      	ldr	r3, [r3, #32]
 8001f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f78:	d108      	bne.n	8001f8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f7a:	4b24      	ldr	r3, [pc, #144]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	689b      	ldr	r3, [r3, #8]
 8001f86:	4921      	ldr	r1, [pc, #132]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a19      	ldr	r1, [r3, #32]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9c:	430b      	orrs	r3, r1
 8001f9e:	491b      	ldr	r1, [pc, #108]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7ff fb5b 	bl	8001664 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb2:	f7ff fb57 	bl	8001664 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e03d      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc4:	4b11      	ldr	r3, [pc, #68]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x46a>
 8001fd0:	e035      	b.n	800203e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd2:	4b10      	ldr	r3, [pc, #64]	@ (8002014 <HAL_RCC_OscConfig+0x4cc>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd8:	f7ff fb44 	bl	8001664 <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe0:	f7ff fb40 	bl	8001664 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e026      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff2:	4b06      	ldr	r3, [pc, #24]	@ (800200c <HAL_RCC_OscConfig+0x4c4>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x498>
 8001ffe:	e01e      	b.n	800203e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d107      	bne.n	8002018 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e019      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
 800200c:	40021000 	.word	0x40021000
 8002010:	40007000 	.word	0x40007000
 8002014:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002018:	4b0b      	ldr	r3, [pc, #44]	@ (8002048 <HAL_RCC_OscConfig+0x500>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	429a      	cmp	r2, r3
 800202a:	d106      	bne.n	800203a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002036:	429a      	cmp	r2, r3
 8002038:	d001      	beq.n	800203e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e000      	b.n	8002040 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3718      	adds	r7, #24
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	40021000 	.word	0x40021000

0800204c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b084      	sub	sp, #16
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d101      	bne.n	8002060 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e0d0      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002060:	4b6a      	ldr	r3, [pc, #424]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	429a      	cmp	r2, r3
 800206c:	d910      	bls.n	8002090 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206e:	4b67      	ldr	r3, [pc, #412]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f023 0207 	bic.w	r2, r3, #7
 8002076:	4965      	ldr	r1, [pc, #404]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b63      	ldr	r3, [pc, #396]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0b8      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d020      	beq.n	80020de <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020a8:	4b59      	ldr	r3, [pc, #356]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	4a58      	ldr	r2, [pc, #352]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80020b2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0308 	and.w	r3, r3, #8
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d005      	beq.n	80020cc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020c0:	4b53      	ldr	r3, [pc, #332]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	4a52      	ldr	r2, [pc, #328]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80020ca:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020cc:	4b50      	ldr	r3, [pc, #320]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	494d      	ldr	r1, [pc, #308]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020da:	4313      	orrs	r3, r2
 80020dc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d040      	beq.n	800216c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d107      	bne.n	8002102 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020f2:	4b47      	ldr	r3, [pc, #284]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d115      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e07f      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b02      	cmp	r3, #2
 8002108:	d107      	bne.n	800211a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800210a:	4b41      	ldr	r3, [pc, #260]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d109      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e073      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800211a:	4b3d      	ldr	r3, [pc, #244]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e06b      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800212a:	4b39      	ldr	r3, [pc, #228]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	f023 0203 	bic.w	r2, r3, #3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	4936      	ldr	r1, [pc, #216]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	4313      	orrs	r3, r2
 800213a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800213c:	f7ff fa92 	bl	8001664 <HAL_GetTick>
 8002140:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002142:	e00a      	b.n	800215a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002144:	f7ff fa8e 	bl	8001664 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002152:	4293      	cmp	r3, r2
 8002154:	d901      	bls.n	800215a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e053      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215a:	4b2d      	ldr	r3, [pc, #180]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f003 020c 	and.w	r2, r3, #12
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	429a      	cmp	r2, r3
 800216a:	d1eb      	bne.n	8002144 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800216c:	4b27      	ldr	r3, [pc, #156]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0307 	and.w	r3, r3, #7
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	429a      	cmp	r2, r3
 8002178:	d210      	bcs.n	800219c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800217a:	4b24      	ldr	r3, [pc, #144]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f023 0207 	bic.w	r2, r3, #7
 8002182:	4922      	ldr	r1, [pc, #136]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	4313      	orrs	r3, r2
 8002188:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800218a:	4b20      	ldr	r3, [pc, #128]	@ (800220c <HAL_RCC_ClockConfig+0x1c0>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	429a      	cmp	r2, r3
 8002196:	d001      	beq.n	800219c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e032      	b.n	8002202 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d008      	beq.n	80021ba <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021a8:	4b19      	ldr	r3, [pc, #100]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	4916      	ldr	r1, [pc, #88]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f003 0308 	and.w	r3, r3, #8
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d009      	beq.n	80021da <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021c6:	4b12      	ldr	r3, [pc, #72]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	490e      	ldr	r1, [pc, #56]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021d6:	4313      	orrs	r3, r2
 80021d8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021da:	f000 f821 	bl	8002220 <HAL_RCC_GetSysClockFreq>
 80021de:	4602      	mov	r2, r0
 80021e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002210 <HAL_RCC_ClockConfig+0x1c4>)
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	091b      	lsrs	r3, r3, #4
 80021e6:	f003 030f 	and.w	r3, r3, #15
 80021ea:	490a      	ldr	r1, [pc, #40]	@ (8002214 <HAL_RCC_ClockConfig+0x1c8>)
 80021ec:	5ccb      	ldrb	r3, [r1, r3]
 80021ee:	fa22 f303 	lsr.w	r3, r2, r3
 80021f2:	4a09      	ldr	r2, [pc, #36]	@ (8002218 <HAL_RCC_ClockConfig+0x1cc>)
 80021f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021f6:	4b09      	ldr	r3, [pc, #36]	@ (800221c <HAL_RCC_ClockConfig+0x1d0>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7ff f9f0 	bl	80015e0 <HAL_InitTick>

  return HAL_OK;
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40022000 	.word	0x40022000
 8002210:	40021000 	.word	0x40021000
 8002214:	08002f8c 	.word	0x08002f8c
 8002218:	20000000 	.word	0x20000000
 800221c:	20000004 	.word	0x20000004

08002220 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002220:	b480      	push	{r7}
 8002222:	b087      	sub	sp, #28
 8002224:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	2300      	movs	r3, #0
 800222c:	60bb      	str	r3, [r7, #8]
 800222e:	2300      	movs	r3, #0
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	2300      	movs	r3, #0
 8002234:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800223a:	4b1e      	ldr	r3, [pc, #120]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x94>)
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f003 030c 	and.w	r3, r3, #12
 8002246:	2b04      	cmp	r3, #4
 8002248:	d002      	beq.n	8002250 <HAL_RCC_GetSysClockFreq+0x30>
 800224a:	2b08      	cmp	r3, #8
 800224c:	d003      	beq.n	8002256 <HAL_RCC_GetSysClockFreq+0x36>
 800224e:	e027      	b.n	80022a0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002250:	4b19      	ldr	r3, [pc, #100]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002252:	613b      	str	r3, [r7, #16]
      break;
 8002254:	e027      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	0c9b      	lsrs	r3, r3, #18
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	4a17      	ldr	r2, [pc, #92]	@ (80022bc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002260:	5cd3      	ldrb	r3, [r2, r3]
 8002262:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d010      	beq.n	8002290 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800226e:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	0c5b      	lsrs	r3, r3, #17
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	4a11      	ldr	r2, [pc, #68]	@ (80022c0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800227a:	5cd3      	ldrb	r3, [r2, r3]
 800227c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a0d      	ldr	r2, [pc, #52]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002282:	fb03 f202 	mul.w	r2, r3, r2
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	fbb2 f3f3 	udiv	r3, r2, r3
 800228c:	617b      	str	r3, [r7, #20]
 800228e:	e004      	b.n	800229a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	4a0c      	ldr	r2, [pc, #48]	@ (80022c4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002294:	fb02 f303 	mul.w	r3, r2, r3
 8002298:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	613b      	str	r3, [r7, #16]
      break;
 800229e:	e002      	b.n	80022a6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022a0:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0x98>)
 80022a2:	613b      	str	r3, [r7, #16]
      break;
 80022a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022a6:	693b      	ldr	r3, [r7, #16]
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	371c      	adds	r7, #28
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bc80      	pop	{r7}
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	40021000 	.word	0x40021000
 80022b8:	007a1200 	.word	0x007a1200
 80022bc:	08002f9c 	.word	0x08002f9c
 80022c0:	08002fac 	.word	0x08002fac
 80022c4:	003d0900 	.word	0x003d0900

080022c8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022d0:	4b0a      	ldr	r3, [pc, #40]	@ (80022fc <RCC_Delay+0x34>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002300 <RCC_Delay+0x38>)
 80022d6:	fba2 2303 	umull	r2, r3, r2, r3
 80022da:	0a5b      	lsrs	r3, r3, #9
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022e4:	bf00      	nop
  }
  while (Delay --);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	1e5a      	subs	r2, r3, #1
 80022ea:	60fa      	str	r2, [r7, #12]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1f9      	bne.n	80022e4 <RCC_Delay+0x1c>
}
 80022f0:	bf00      	nop
 80022f2:	bf00      	nop
 80022f4:	3714      	adds	r7, #20
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr
 80022fc:	20000000 	.word	0x20000000
 8002300:	10624dd3 	.word	0x10624dd3

08002304 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e041      	b.n	800239a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d106      	bne.n	8002330 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800232a:	6878      	ldr	r0, [r7, #4]
 800232c:	f7ff f8ca 	bl	80014c4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3304      	adds	r3, #4
 8002340:	4619      	mov	r1, r3
 8002342:	4610      	mov	r0, r2
 8002344:	f000 f992 	bl	800266c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2201      	movs	r2, #1
 800237c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
	...

080023a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d109      	bne.n	80023c8 <HAL_TIM_PWM_Start+0x24>
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	2b01      	cmp	r3, #1
 80023be:	bf14      	ite	ne
 80023c0:	2301      	movne	r3, #1
 80023c2:	2300      	moveq	r3, #0
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	e022      	b.n	800240e <HAL_TIM_PWM_Start+0x6a>
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	2b04      	cmp	r3, #4
 80023cc:	d109      	bne.n	80023e2 <HAL_TIM_PWM_Start+0x3e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	bf14      	ite	ne
 80023da:	2301      	movne	r3, #1
 80023dc:	2300      	moveq	r3, #0
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	e015      	b.n	800240e <HAL_TIM_PWM_Start+0x6a>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	2b08      	cmp	r3, #8
 80023e6:	d109      	bne.n	80023fc <HAL_TIM_PWM_Start+0x58>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023ee:	b2db      	uxtb	r3, r3
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	bf14      	ite	ne
 80023f4:	2301      	movne	r3, #1
 80023f6:	2300      	moveq	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	e008      	b.n	800240e <HAL_TIM_PWM_Start+0x6a>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002402:	b2db      	uxtb	r3, r3
 8002404:	2b01      	cmp	r3, #1
 8002406:	bf14      	ite	ne
 8002408:	2301      	movne	r3, #1
 800240a:	2300      	moveq	r3, #0
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e05e      	b.n	80024d4 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d104      	bne.n	8002426 <HAL_TIM_PWM_Start+0x82>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2202      	movs	r2, #2
 8002420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002424:	e013      	b.n	800244e <HAL_TIM_PWM_Start+0xaa>
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	2b04      	cmp	r3, #4
 800242a:	d104      	bne.n	8002436 <HAL_TIM_PWM_Start+0x92>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2202      	movs	r2, #2
 8002430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002434:	e00b      	b.n	800244e <HAL_TIM_PWM_Start+0xaa>
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	2b08      	cmp	r3, #8
 800243a:	d104      	bne.n	8002446 <HAL_TIM_PWM_Start+0xa2>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2202      	movs	r2, #2
 8002440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002444:	e003      	b.n	800244e <HAL_TIM_PWM_Start+0xaa>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2202      	movs	r2, #2
 800244a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	2201      	movs	r2, #1
 8002454:	6839      	ldr	r1, [r7, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f000 fafe 	bl	8002a58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a1e      	ldr	r2, [pc, #120]	@ (80024dc <HAL_TIM_PWM_Start+0x138>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d107      	bne.n	8002476 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002474:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a18      	ldr	r2, [pc, #96]	@ (80024dc <HAL_TIM_PWM_Start+0x138>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d00e      	beq.n	800249e <HAL_TIM_PWM_Start+0xfa>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002488:	d009      	beq.n	800249e <HAL_TIM_PWM_Start+0xfa>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a14      	ldr	r2, [pc, #80]	@ (80024e0 <HAL_TIM_PWM_Start+0x13c>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d004      	beq.n	800249e <HAL_TIM_PWM_Start+0xfa>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a12      	ldr	r2, [pc, #72]	@ (80024e4 <HAL_TIM_PWM_Start+0x140>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d111      	bne.n	80024c2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f003 0307 	and.w	r3, r3, #7
 80024a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2b06      	cmp	r3, #6
 80024ae:	d010      	beq.n	80024d2 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f042 0201 	orr.w	r2, r2, #1
 80024be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024c0:	e007      	b.n	80024d2 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f042 0201 	orr.w	r2, r2, #1
 80024d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3710      	adds	r7, #16
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	40012c00 	.word	0x40012c00
 80024e0:	40000400 	.word	0x40000400
 80024e4:	40000800 	.word	0x40000800

080024e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b086      	sub	sp, #24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	60f8      	str	r0, [r7, #12]
 80024f0:	60b9      	str	r1, [r7, #8]
 80024f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024f4:	2300      	movs	r3, #0
 80024f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d101      	bne.n	8002506 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002502:	2302      	movs	r3, #2
 8002504:	e0ae      	b.n	8002664 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2201      	movs	r2, #1
 800250a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b0c      	cmp	r3, #12
 8002512:	f200 809f 	bhi.w	8002654 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002516:	a201      	add	r2, pc, #4	@ (adr r2, 800251c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251c:	08002551 	.word	0x08002551
 8002520:	08002655 	.word	0x08002655
 8002524:	08002655 	.word	0x08002655
 8002528:	08002655 	.word	0x08002655
 800252c:	08002591 	.word	0x08002591
 8002530:	08002655 	.word	0x08002655
 8002534:	08002655 	.word	0x08002655
 8002538:	08002655 	.word	0x08002655
 800253c:	080025d3 	.word	0x080025d3
 8002540:	08002655 	.word	0x08002655
 8002544:	08002655 	.word	0x08002655
 8002548:	08002655 	.word	0x08002655
 800254c:	08002613 	.word	0x08002613
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68b9      	ldr	r1, [r7, #8]
 8002556:	4618      	mov	r0, r3
 8002558:	f000 f8f6 	bl	8002748 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	699a      	ldr	r2, [r3, #24]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 0208 	orr.w	r2, r2, #8
 800256a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	699a      	ldr	r2, [r3, #24]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f022 0204 	bic.w	r2, r2, #4
 800257a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	6999      	ldr	r1, [r3, #24]
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	691a      	ldr	r2, [r3, #16]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	430a      	orrs	r2, r1
 800258c:	619a      	str	r2, [r3, #24]
      break;
 800258e:	e064      	b.n	800265a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68b9      	ldr	r1, [r7, #8]
 8002596:	4618      	mov	r0, r3
 8002598:	f000 f93c 	bl	8002814 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	699a      	ldr	r2, [r3, #24]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	699a      	ldr	r2, [r3, #24]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6999      	ldr	r1, [r3, #24]
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	691b      	ldr	r3, [r3, #16]
 80025c6:	021a      	lsls	r2, r3, #8
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	430a      	orrs	r2, r1
 80025ce:	619a      	str	r2, [r3, #24]
      break;
 80025d0:	e043      	b.n	800265a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68b9      	ldr	r1, [r7, #8]
 80025d8:	4618      	mov	r0, r3
 80025da:	f000 f985 	bl	80028e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	69da      	ldr	r2, [r3, #28]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f042 0208 	orr.w	r2, r2, #8
 80025ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	69da      	ldr	r2, [r3, #28]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0204 	bic.w	r2, r2, #4
 80025fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	69d9      	ldr	r1, [r3, #28]
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	691a      	ldr	r2, [r3, #16]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	61da      	str	r2, [r3, #28]
      break;
 8002610:	e023      	b.n	800265a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68b9      	ldr	r1, [r7, #8]
 8002618:	4618      	mov	r0, r3
 800261a:	f000 f9cf 	bl	80029bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	69da      	ldr	r2, [r3, #28]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800262c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	69da      	ldr	r2, [r3, #28]
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800263c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	69d9      	ldr	r1, [r3, #28]
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	021a      	lsls	r2, r3, #8
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	61da      	str	r2, [r3, #28]
      break;
 8002652:	e002      	b.n	800265a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	75fb      	strb	r3, [r7, #23]
      break;
 8002658:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002662:	7dfb      	ldrb	r3, [r7, #23]
}
 8002664:	4618      	mov	r0, r3
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800266c:	b480      	push	{r7}
 800266e:	b085      	sub	sp, #20
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4a2f      	ldr	r2, [pc, #188]	@ (800273c <TIM_Base_SetConfig+0xd0>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d00b      	beq.n	800269c <TIM_Base_SetConfig+0x30>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800268a:	d007      	beq.n	800269c <TIM_Base_SetConfig+0x30>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a2c      	ldr	r2, [pc, #176]	@ (8002740 <TIM_Base_SetConfig+0xd4>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d003      	beq.n	800269c <TIM_Base_SetConfig+0x30>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a2b      	ldr	r2, [pc, #172]	@ (8002744 <TIM_Base_SetConfig+0xd8>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d108      	bne.n	80026ae <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	68fa      	ldr	r2, [r7, #12]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a22      	ldr	r2, [pc, #136]	@ (800273c <TIM_Base_SetConfig+0xd0>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d00b      	beq.n	80026ce <TIM_Base_SetConfig+0x62>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026bc:	d007      	beq.n	80026ce <TIM_Base_SetConfig+0x62>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002740 <TIM_Base_SetConfig+0xd4>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d003      	beq.n	80026ce <TIM_Base_SetConfig+0x62>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002744 <TIM_Base_SetConfig+0xd8>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d108      	bne.n	80026e0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	68fa      	ldr	r2, [r7, #12]
 80026dc:	4313      	orrs	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	689a      	ldr	r2, [r3, #8]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	4a0d      	ldr	r2, [pc, #52]	@ (800273c <TIM_Base_SetConfig+0xd0>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d103      	bne.n	8002714 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	691a      	ldr	r2, [r3, #16]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	f023 0201 	bic.w	r2, r3, #1
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	611a      	str	r2, [r3, #16]
  }
}
 8002732:	bf00      	nop
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr
 800273c:	40012c00 	.word	0x40012c00
 8002740:	40000400 	.word	0x40000400
 8002744:	40000800 	.word	0x40000800

08002748 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a1b      	ldr	r3, [r3, #32]
 8002756:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	f023 0201 	bic.w	r2, r3, #1
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002776:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f023 0303 	bic.w	r3, r3, #3
 800277e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68fa      	ldr	r2, [r7, #12]
 8002786:	4313      	orrs	r3, r2
 8002788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	f023 0302 	bic.w	r3, r3, #2
 8002790:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	4313      	orrs	r3, r2
 800279a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a1c      	ldr	r2, [pc, #112]	@ (8002810 <TIM_OC1_SetConfig+0xc8>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d10c      	bne.n	80027be <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	f023 0308 	bic.w	r3, r3, #8
 80027aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f023 0304 	bic.w	r3, r3, #4
 80027bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a13      	ldr	r2, [pc, #76]	@ (8002810 <TIM_OC1_SetConfig+0xc8>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d111      	bne.n	80027ea <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80027c6:	693b      	ldr	r3, [r7, #16]
 80027c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80027d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	4313      	orrs	r3, r2
 80027de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	621a      	str	r2, [r3, #32]
}
 8002804:	bf00      	nop
 8002806:	371c      	adds	r7, #28
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	40012c00 	.word	0x40012c00

08002814 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002814:	b480      	push	{r7}
 8002816:	b087      	sub	sp, #28
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	f023 0210 	bic.w	r2, r3, #16
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800284a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	021b      	lsls	r3, r3, #8
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	4313      	orrs	r3, r2
 8002856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	f023 0320 	bic.w	r3, r3, #32
 800285e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	011b      	lsls	r3, r3, #4
 8002866:	697a      	ldr	r2, [r7, #20]
 8002868:	4313      	orrs	r3, r2
 800286a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a1d      	ldr	r2, [pc, #116]	@ (80028e4 <TIM_OC2_SetConfig+0xd0>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d10d      	bne.n	8002890 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800287a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	4313      	orrs	r3, r2
 8002886:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800288e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a14      	ldr	r2, [pc, #80]	@ (80028e4 <TIM_OC2_SetConfig+0xd0>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d113      	bne.n	80028c0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800289e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80028a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	4313      	orrs	r3, r2
 80028be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	693a      	ldr	r2, [r7, #16]
 80028c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	621a      	str	r2, [r3, #32]
}
 80028da:	bf00      	nop
 80028dc:	371c      	adds	r7, #28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr
 80028e4:	40012c00 	.word	0x40012c00

080028e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b087      	sub	sp, #28
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6a1b      	ldr	r3, [r3, #32]
 80028f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f023 0303 	bic.w	r3, r3, #3
 800291e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68fa      	ldr	r2, [r7, #12]
 8002926:	4313      	orrs	r3, r2
 8002928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002930:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	021b      	lsls	r3, r3, #8
 8002938:	697a      	ldr	r2, [r7, #20]
 800293a:	4313      	orrs	r3, r2
 800293c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a1d      	ldr	r2, [pc, #116]	@ (80029b8 <TIM_OC3_SetConfig+0xd0>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d10d      	bne.n	8002962 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800294c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	021b      	lsls	r3, r3, #8
 8002954:	697a      	ldr	r2, [r7, #20]
 8002956:	4313      	orrs	r3, r2
 8002958:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002960:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a14      	ldr	r2, [pc, #80]	@ (80029b8 <TIM_OC3_SetConfig+0xd0>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d113      	bne.n	8002992 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002970:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002978:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	011b      	lsls	r3, r3, #4
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	4313      	orrs	r3, r2
 8002984:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4313      	orrs	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	697a      	ldr	r2, [r7, #20]
 80029aa:	621a      	str	r2, [r3, #32]
}
 80029ac:	bf00      	nop
 80029ae:	371c      	adds	r7, #28
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bc80      	pop	{r7}
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	40012c00 	.word	0x40012c00

080029bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80029ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	021b      	lsls	r3, r3, #8
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002a06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	031b      	lsls	r3, r3, #12
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	4a0f      	ldr	r2, [pc, #60]	@ (8002a54 <TIM_OC4_SetConfig+0x98>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d109      	bne.n	8002a30 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	019b      	lsls	r3, r3, #6
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	693a      	ldr	r2, [r7, #16]
 8002a48:	621a      	str	r2, [r3, #32]
}
 8002a4a:	bf00      	nop
 8002a4c:	371c      	adds	r7, #28
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr
 8002a54:	40012c00 	.word	0x40012c00

08002a58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b087      	sub	sp, #28
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	f003 031f 	and.w	r3, r3, #31
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6a1a      	ldr	r2, [r3, #32]
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6a1a      	ldr	r2, [r3, #32]
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f003 031f 	and.w	r3, r3, #31
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a90:	431a      	orrs	r2, r3
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	621a      	str	r2, [r3, #32]
}
 8002a96:	bf00      	nop
 8002a98:	371c      	adds	r7, #28
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d101      	bne.n	8002ab8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	e046      	b.n	8002b46 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ade:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a16      	ldr	r2, [pc, #88]	@ (8002b50 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d00e      	beq.n	8002b1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b04:	d009      	beq.n	8002b1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a12      	ldr	r2, [pc, #72]	@ (8002b54 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d004      	beq.n	8002b1a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a10      	ldr	r2, [pc, #64]	@ (8002b58 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d10c      	bne.n	8002b34 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68ba      	ldr	r2, [r7, #8]
 8002b32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr
 8002b50:	40012c00 	.word	0x40012c00
 8002b54:	40000400 	.word	0x40000400
 8002b58:	40000800 	.word	0x40000800

08002b5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b085      	sub	sp, #20
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d101      	bne.n	8002b78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002b74:	2302      	movs	r3, #2
 8002b76:	e03d      	b.n	8002bf4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	695b      	ldr	r3, [r3, #20]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <_ZdlPvj>:
 8002bfe:	f000 b819 	b.w	8002c34 <_ZdlPv>

08002c02 <_Znwj>:
 8002c02:	2801      	cmp	r0, #1
 8002c04:	bf38      	it	cc
 8002c06:	2001      	movcc	r0, #1
 8002c08:	b510      	push	{r4, lr}
 8002c0a:	4604      	mov	r4, r0
 8002c0c:	4620      	mov	r0, r4
 8002c0e:	f000 f823 	bl	8002c58 <malloc>
 8002c12:	b100      	cbz	r0, 8002c16 <_Znwj+0x14>
 8002c14:	bd10      	pop	{r4, pc}
 8002c16:	f000 f80f 	bl	8002c38 <_ZSt15get_new_handlerv>
 8002c1a:	b908      	cbnz	r0, 8002c20 <_Znwj+0x1e>
 8002c1c:	f000 f814 	bl	8002c48 <abort>
 8002c20:	4780      	blx	r0
 8002c22:	e7f3      	b.n	8002c0c <_Znwj+0xa>

08002c24 <_ZNSaIcEC1Ev>:
 8002c24:	4770      	bx	lr

08002c26 <_ZNSaIcED1Ev>:
 8002c26:	4770      	bx	lr

08002c28 <_ZSt17__throw_bad_allocv>:
 8002c28:	b508      	push	{r3, lr}
 8002c2a:	f000 f80d 	bl	8002c48 <abort>

08002c2e <_ZSt28__throw_bad_array_new_lengthv>:
 8002c2e:	b508      	push	{r3, lr}
 8002c30:	f000 f80a 	bl	8002c48 <abort>

08002c34 <_ZdlPv>:
 8002c34:	f000 b818 	b.w	8002c68 <free>

08002c38 <_ZSt15get_new_handlerv>:
 8002c38:	4b02      	ldr	r3, [pc, #8]	@ (8002c44 <_ZSt15get_new_handlerv+0xc>)
 8002c3a:	6818      	ldr	r0, [r3, #0]
 8002c3c:	f3bf 8f5b 	dmb	ish
 8002c40:	4770      	bx	lr
 8002c42:	bf00      	nop
 8002c44:	20001118 	.word	0x20001118

08002c48 <abort>:
 8002c48:	2006      	movs	r0, #6
 8002c4a:	b508      	push	{r3, lr}
 8002c4c:	f000 f8f2 	bl	8002e34 <raise>
 8002c50:	2001      	movs	r0, #1
 8002c52:	f7fe fb48 	bl	80012e6 <_exit>
	...

08002c58 <malloc>:
 8002c58:	4b02      	ldr	r3, [pc, #8]	@ (8002c64 <malloc+0xc>)
 8002c5a:	4601      	mov	r1, r0
 8002c5c:	6818      	ldr	r0, [r3, #0]
 8002c5e:	f000 b82d 	b.w	8002cbc <_malloc_r>
 8002c62:	bf00      	nop
 8002c64:	2000000c 	.word	0x2000000c

08002c68 <free>:
 8002c68:	4b02      	ldr	r3, [pc, #8]	@ (8002c74 <free+0xc>)
 8002c6a:	4601      	mov	r1, r0
 8002c6c:	6818      	ldr	r0, [r3, #0]
 8002c6e:	f000 b939 	b.w	8002ee4 <_free_r>
 8002c72:	bf00      	nop
 8002c74:	2000000c 	.word	0x2000000c

08002c78 <sbrk_aligned>:
 8002c78:	b570      	push	{r4, r5, r6, lr}
 8002c7a:	4e0f      	ldr	r6, [pc, #60]	@ (8002cb8 <sbrk_aligned+0x40>)
 8002c7c:	460c      	mov	r4, r1
 8002c7e:	6831      	ldr	r1, [r6, #0]
 8002c80:	4605      	mov	r5, r0
 8002c82:	b911      	cbnz	r1, 8002c8a <sbrk_aligned+0x12>
 8002c84:	f000 f8f2 	bl	8002e6c <_sbrk_r>
 8002c88:	6030      	str	r0, [r6, #0]
 8002c8a:	4621      	mov	r1, r4
 8002c8c:	4628      	mov	r0, r5
 8002c8e:	f000 f8ed 	bl	8002e6c <_sbrk_r>
 8002c92:	1c43      	adds	r3, r0, #1
 8002c94:	d103      	bne.n	8002c9e <sbrk_aligned+0x26>
 8002c96:	f04f 34ff 	mov.w	r4, #4294967295
 8002c9a:	4620      	mov	r0, r4
 8002c9c:	bd70      	pop	{r4, r5, r6, pc}
 8002c9e:	1cc4      	adds	r4, r0, #3
 8002ca0:	f024 0403 	bic.w	r4, r4, #3
 8002ca4:	42a0      	cmp	r0, r4
 8002ca6:	d0f8      	beq.n	8002c9a <sbrk_aligned+0x22>
 8002ca8:	1a21      	subs	r1, r4, r0
 8002caa:	4628      	mov	r0, r5
 8002cac:	f000 f8de 	bl	8002e6c <_sbrk_r>
 8002cb0:	3001      	adds	r0, #1
 8002cb2:	d1f2      	bne.n	8002c9a <sbrk_aligned+0x22>
 8002cb4:	e7ef      	b.n	8002c96 <sbrk_aligned+0x1e>
 8002cb6:	bf00      	nop
 8002cb8:	2000111c 	.word	0x2000111c

08002cbc <_malloc_r>:
 8002cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002cc0:	1ccd      	adds	r5, r1, #3
 8002cc2:	f025 0503 	bic.w	r5, r5, #3
 8002cc6:	3508      	adds	r5, #8
 8002cc8:	2d0c      	cmp	r5, #12
 8002cca:	bf38      	it	cc
 8002ccc:	250c      	movcc	r5, #12
 8002cce:	2d00      	cmp	r5, #0
 8002cd0:	4606      	mov	r6, r0
 8002cd2:	db01      	blt.n	8002cd8 <_malloc_r+0x1c>
 8002cd4:	42a9      	cmp	r1, r5
 8002cd6:	d904      	bls.n	8002ce2 <_malloc_r+0x26>
 8002cd8:	230c      	movs	r3, #12
 8002cda:	6033      	str	r3, [r6, #0]
 8002cdc:	2000      	movs	r0, #0
 8002cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ce2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002db8 <_malloc_r+0xfc>
 8002ce6:	f000 f869 	bl	8002dbc <__malloc_lock>
 8002cea:	f8d8 3000 	ldr.w	r3, [r8]
 8002cee:	461c      	mov	r4, r3
 8002cf0:	bb44      	cbnz	r4, 8002d44 <_malloc_r+0x88>
 8002cf2:	4629      	mov	r1, r5
 8002cf4:	4630      	mov	r0, r6
 8002cf6:	f7ff ffbf 	bl	8002c78 <sbrk_aligned>
 8002cfa:	1c43      	adds	r3, r0, #1
 8002cfc:	4604      	mov	r4, r0
 8002cfe:	d158      	bne.n	8002db2 <_malloc_r+0xf6>
 8002d00:	f8d8 4000 	ldr.w	r4, [r8]
 8002d04:	4627      	mov	r7, r4
 8002d06:	2f00      	cmp	r7, #0
 8002d08:	d143      	bne.n	8002d92 <_malloc_r+0xd6>
 8002d0a:	2c00      	cmp	r4, #0
 8002d0c:	d04b      	beq.n	8002da6 <_malloc_r+0xea>
 8002d0e:	6823      	ldr	r3, [r4, #0]
 8002d10:	4639      	mov	r1, r7
 8002d12:	4630      	mov	r0, r6
 8002d14:	eb04 0903 	add.w	r9, r4, r3
 8002d18:	f000 f8a8 	bl	8002e6c <_sbrk_r>
 8002d1c:	4581      	cmp	r9, r0
 8002d1e:	d142      	bne.n	8002da6 <_malloc_r+0xea>
 8002d20:	6821      	ldr	r1, [r4, #0]
 8002d22:	4630      	mov	r0, r6
 8002d24:	1a6d      	subs	r5, r5, r1
 8002d26:	4629      	mov	r1, r5
 8002d28:	f7ff ffa6 	bl	8002c78 <sbrk_aligned>
 8002d2c:	3001      	adds	r0, #1
 8002d2e:	d03a      	beq.n	8002da6 <_malloc_r+0xea>
 8002d30:	6823      	ldr	r3, [r4, #0]
 8002d32:	442b      	add	r3, r5
 8002d34:	6023      	str	r3, [r4, #0]
 8002d36:	f8d8 3000 	ldr.w	r3, [r8]
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	bb62      	cbnz	r2, 8002d98 <_malloc_r+0xdc>
 8002d3e:	f8c8 7000 	str.w	r7, [r8]
 8002d42:	e00f      	b.n	8002d64 <_malloc_r+0xa8>
 8002d44:	6822      	ldr	r2, [r4, #0]
 8002d46:	1b52      	subs	r2, r2, r5
 8002d48:	d420      	bmi.n	8002d8c <_malloc_r+0xd0>
 8002d4a:	2a0b      	cmp	r2, #11
 8002d4c:	d917      	bls.n	8002d7e <_malloc_r+0xc2>
 8002d4e:	1961      	adds	r1, r4, r5
 8002d50:	42a3      	cmp	r3, r4
 8002d52:	6025      	str	r5, [r4, #0]
 8002d54:	bf18      	it	ne
 8002d56:	6059      	strne	r1, [r3, #4]
 8002d58:	6863      	ldr	r3, [r4, #4]
 8002d5a:	bf08      	it	eq
 8002d5c:	f8c8 1000 	streq.w	r1, [r8]
 8002d60:	5162      	str	r2, [r4, r5]
 8002d62:	604b      	str	r3, [r1, #4]
 8002d64:	4630      	mov	r0, r6
 8002d66:	f000 f82f 	bl	8002dc8 <__malloc_unlock>
 8002d6a:	f104 000b 	add.w	r0, r4, #11
 8002d6e:	1d23      	adds	r3, r4, #4
 8002d70:	f020 0007 	bic.w	r0, r0, #7
 8002d74:	1ac2      	subs	r2, r0, r3
 8002d76:	bf1c      	itt	ne
 8002d78:	1a1b      	subne	r3, r3, r0
 8002d7a:	50a3      	strne	r3, [r4, r2]
 8002d7c:	e7af      	b.n	8002cde <_malloc_r+0x22>
 8002d7e:	6862      	ldr	r2, [r4, #4]
 8002d80:	42a3      	cmp	r3, r4
 8002d82:	bf0c      	ite	eq
 8002d84:	f8c8 2000 	streq.w	r2, [r8]
 8002d88:	605a      	strne	r2, [r3, #4]
 8002d8a:	e7eb      	b.n	8002d64 <_malloc_r+0xa8>
 8002d8c:	4623      	mov	r3, r4
 8002d8e:	6864      	ldr	r4, [r4, #4]
 8002d90:	e7ae      	b.n	8002cf0 <_malloc_r+0x34>
 8002d92:	463c      	mov	r4, r7
 8002d94:	687f      	ldr	r7, [r7, #4]
 8002d96:	e7b6      	b.n	8002d06 <_malloc_r+0x4a>
 8002d98:	461a      	mov	r2, r3
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	42a3      	cmp	r3, r4
 8002d9e:	d1fb      	bne.n	8002d98 <_malloc_r+0xdc>
 8002da0:	2300      	movs	r3, #0
 8002da2:	6053      	str	r3, [r2, #4]
 8002da4:	e7de      	b.n	8002d64 <_malloc_r+0xa8>
 8002da6:	230c      	movs	r3, #12
 8002da8:	4630      	mov	r0, r6
 8002daa:	6033      	str	r3, [r6, #0]
 8002dac:	f000 f80c 	bl	8002dc8 <__malloc_unlock>
 8002db0:	e794      	b.n	8002cdc <_malloc_r+0x20>
 8002db2:	6005      	str	r5, [r0, #0]
 8002db4:	e7d6      	b.n	8002d64 <_malloc_r+0xa8>
 8002db6:	bf00      	nop
 8002db8:	20001120 	.word	0x20001120

08002dbc <__malloc_lock>:
 8002dbc:	4801      	ldr	r0, [pc, #4]	@ (8002dc4 <__malloc_lock+0x8>)
 8002dbe:	f000 b88f 	b.w	8002ee0 <__retarget_lock_acquire_recursive>
 8002dc2:	bf00      	nop
 8002dc4:	20001260 	.word	0x20001260

08002dc8 <__malloc_unlock>:
 8002dc8:	4801      	ldr	r0, [pc, #4]	@ (8002dd0 <__malloc_unlock+0x8>)
 8002dca:	f000 b88a 	b.w	8002ee2 <__retarget_lock_release_recursive>
 8002dce:	bf00      	nop
 8002dd0:	20001260 	.word	0x20001260

08002dd4 <memset>:
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	4402      	add	r2, r0
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d100      	bne.n	8002dde <memset+0xa>
 8002ddc:	4770      	bx	lr
 8002dde:	f803 1b01 	strb.w	r1, [r3], #1
 8002de2:	e7f9      	b.n	8002dd8 <memset+0x4>

08002de4 <_raise_r>:
 8002de4:	291f      	cmp	r1, #31
 8002de6:	b538      	push	{r3, r4, r5, lr}
 8002de8:	4605      	mov	r5, r0
 8002dea:	460c      	mov	r4, r1
 8002dec:	d904      	bls.n	8002df8 <_raise_r+0x14>
 8002dee:	2316      	movs	r3, #22
 8002df0:	6003      	str	r3, [r0, #0]
 8002df2:	f04f 30ff 	mov.w	r0, #4294967295
 8002df6:	bd38      	pop	{r3, r4, r5, pc}
 8002df8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8002dfa:	b112      	cbz	r2, 8002e02 <_raise_r+0x1e>
 8002dfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8002e00:	b94b      	cbnz	r3, 8002e16 <_raise_r+0x32>
 8002e02:	4628      	mov	r0, r5
 8002e04:	f000 f830 	bl	8002e68 <_getpid_r>
 8002e08:	4622      	mov	r2, r4
 8002e0a:	4601      	mov	r1, r0
 8002e0c:	4628      	mov	r0, r5
 8002e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e12:	f000 b817 	b.w	8002e44 <_kill_r>
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d00a      	beq.n	8002e30 <_raise_r+0x4c>
 8002e1a:	1c59      	adds	r1, r3, #1
 8002e1c:	d103      	bne.n	8002e26 <_raise_r+0x42>
 8002e1e:	2316      	movs	r3, #22
 8002e20:	6003      	str	r3, [r0, #0]
 8002e22:	2001      	movs	r0, #1
 8002e24:	e7e7      	b.n	8002df6 <_raise_r+0x12>
 8002e26:	2100      	movs	r1, #0
 8002e28:	4620      	mov	r0, r4
 8002e2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8002e2e:	4798      	blx	r3
 8002e30:	2000      	movs	r0, #0
 8002e32:	e7e0      	b.n	8002df6 <_raise_r+0x12>

08002e34 <raise>:
 8002e34:	4b02      	ldr	r3, [pc, #8]	@ (8002e40 <raise+0xc>)
 8002e36:	4601      	mov	r1, r0
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	f7ff bfd3 	b.w	8002de4 <_raise_r>
 8002e3e:	bf00      	nop
 8002e40:	2000000c 	.word	0x2000000c

08002e44 <_kill_r>:
 8002e44:	b538      	push	{r3, r4, r5, lr}
 8002e46:	2300      	movs	r3, #0
 8002e48:	4d06      	ldr	r5, [pc, #24]	@ (8002e64 <_kill_r+0x20>)
 8002e4a:	4604      	mov	r4, r0
 8002e4c:	4608      	mov	r0, r1
 8002e4e:	4611      	mov	r1, r2
 8002e50:	602b      	str	r3, [r5, #0]
 8002e52:	f7fe fa38 	bl	80012c6 <_kill>
 8002e56:	1c43      	adds	r3, r0, #1
 8002e58:	d102      	bne.n	8002e60 <_kill_r+0x1c>
 8002e5a:	682b      	ldr	r3, [r5, #0]
 8002e5c:	b103      	cbz	r3, 8002e60 <_kill_r+0x1c>
 8002e5e:	6023      	str	r3, [r4, #0]
 8002e60:	bd38      	pop	{r3, r4, r5, pc}
 8002e62:	bf00      	nop
 8002e64:	2000125c 	.word	0x2000125c

08002e68 <_getpid_r>:
 8002e68:	f7fe ba26 	b.w	80012b8 <_getpid>

08002e6c <_sbrk_r>:
 8002e6c:	b538      	push	{r3, r4, r5, lr}
 8002e6e:	2300      	movs	r3, #0
 8002e70:	4d05      	ldr	r5, [pc, #20]	@ (8002e88 <_sbrk_r+0x1c>)
 8002e72:	4604      	mov	r4, r0
 8002e74:	4608      	mov	r0, r1
 8002e76:	602b      	str	r3, [r5, #0]
 8002e78:	f7fe fa40 	bl	80012fc <_sbrk>
 8002e7c:	1c43      	adds	r3, r0, #1
 8002e7e:	d102      	bne.n	8002e86 <_sbrk_r+0x1a>
 8002e80:	682b      	ldr	r3, [r5, #0]
 8002e82:	b103      	cbz	r3, 8002e86 <_sbrk_r+0x1a>
 8002e84:	6023      	str	r3, [r4, #0]
 8002e86:	bd38      	pop	{r3, r4, r5, pc}
 8002e88:	2000125c 	.word	0x2000125c

08002e8c <__errno>:
 8002e8c:	4b01      	ldr	r3, [pc, #4]	@ (8002e94 <__errno+0x8>)
 8002e8e:	6818      	ldr	r0, [r3, #0]
 8002e90:	4770      	bx	lr
 8002e92:	bf00      	nop
 8002e94:	2000000c 	.word	0x2000000c

08002e98 <__libc_init_array>:
 8002e98:	b570      	push	{r4, r5, r6, lr}
 8002e9a:	2600      	movs	r6, #0
 8002e9c:	4d0c      	ldr	r5, [pc, #48]	@ (8002ed0 <__libc_init_array+0x38>)
 8002e9e:	4c0d      	ldr	r4, [pc, #52]	@ (8002ed4 <__libc_init_array+0x3c>)
 8002ea0:	1b64      	subs	r4, r4, r5
 8002ea2:	10a4      	asrs	r4, r4, #2
 8002ea4:	42a6      	cmp	r6, r4
 8002ea6:	d109      	bne.n	8002ebc <__libc_init_array+0x24>
 8002ea8:	f000 f864 	bl	8002f74 <_init>
 8002eac:	2600      	movs	r6, #0
 8002eae:	4d0a      	ldr	r5, [pc, #40]	@ (8002ed8 <__libc_init_array+0x40>)
 8002eb0:	4c0a      	ldr	r4, [pc, #40]	@ (8002edc <__libc_init_array+0x44>)
 8002eb2:	1b64      	subs	r4, r4, r5
 8002eb4:	10a4      	asrs	r4, r4, #2
 8002eb6:	42a6      	cmp	r6, r4
 8002eb8:	d105      	bne.n	8002ec6 <__libc_init_array+0x2e>
 8002eba:	bd70      	pop	{r4, r5, r6, pc}
 8002ebc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ec0:	4798      	blx	r3
 8002ec2:	3601      	adds	r6, #1
 8002ec4:	e7ee      	b.n	8002ea4 <__libc_init_array+0xc>
 8002ec6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002eca:	4798      	blx	r3
 8002ecc:	3601      	adds	r6, #1
 8002ece:	e7f2      	b.n	8002eb6 <__libc_init_array+0x1e>
 8002ed0:	08002fb0 	.word	0x08002fb0
 8002ed4:	08002fb0 	.word	0x08002fb0
 8002ed8:	08002fb0 	.word	0x08002fb0
 8002edc:	08002fbc 	.word	0x08002fbc

08002ee0 <__retarget_lock_acquire_recursive>:
 8002ee0:	4770      	bx	lr

08002ee2 <__retarget_lock_release_recursive>:
 8002ee2:	4770      	bx	lr

08002ee4 <_free_r>:
 8002ee4:	b538      	push	{r3, r4, r5, lr}
 8002ee6:	4605      	mov	r5, r0
 8002ee8:	2900      	cmp	r1, #0
 8002eea:	d040      	beq.n	8002f6e <_free_r+0x8a>
 8002eec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ef0:	1f0c      	subs	r4, r1, #4
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	bfb8      	it	lt
 8002ef6:	18e4      	addlt	r4, r4, r3
 8002ef8:	f7ff ff60 	bl	8002dbc <__malloc_lock>
 8002efc:	4a1c      	ldr	r2, [pc, #112]	@ (8002f70 <_free_r+0x8c>)
 8002efe:	6813      	ldr	r3, [r2, #0]
 8002f00:	b933      	cbnz	r3, 8002f10 <_free_r+0x2c>
 8002f02:	6063      	str	r3, [r4, #4]
 8002f04:	6014      	str	r4, [r2, #0]
 8002f06:	4628      	mov	r0, r5
 8002f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f0c:	f7ff bf5c 	b.w	8002dc8 <__malloc_unlock>
 8002f10:	42a3      	cmp	r3, r4
 8002f12:	d908      	bls.n	8002f26 <_free_r+0x42>
 8002f14:	6820      	ldr	r0, [r4, #0]
 8002f16:	1821      	adds	r1, r4, r0
 8002f18:	428b      	cmp	r3, r1
 8002f1a:	bf01      	itttt	eq
 8002f1c:	6819      	ldreq	r1, [r3, #0]
 8002f1e:	685b      	ldreq	r3, [r3, #4]
 8002f20:	1809      	addeq	r1, r1, r0
 8002f22:	6021      	streq	r1, [r4, #0]
 8002f24:	e7ed      	b.n	8002f02 <_free_r+0x1e>
 8002f26:	461a      	mov	r2, r3
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	b10b      	cbz	r3, 8002f30 <_free_r+0x4c>
 8002f2c:	42a3      	cmp	r3, r4
 8002f2e:	d9fa      	bls.n	8002f26 <_free_r+0x42>
 8002f30:	6811      	ldr	r1, [r2, #0]
 8002f32:	1850      	adds	r0, r2, r1
 8002f34:	42a0      	cmp	r0, r4
 8002f36:	d10b      	bne.n	8002f50 <_free_r+0x6c>
 8002f38:	6820      	ldr	r0, [r4, #0]
 8002f3a:	4401      	add	r1, r0
 8002f3c:	1850      	adds	r0, r2, r1
 8002f3e:	4283      	cmp	r3, r0
 8002f40:	6011      	str	r1, [r2, #0]
 8002f42:	d1e0      	bne.n	8002f06 <_free_r+0x22>
 8002f44:	6818      	ldr	r0, [r3, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	4408      	add	r0, r1
 8002f4a:	6010      	str	r0, [r2, #0]
 8002f4c:	6053      	str	r3, [r2, #4]
 8002f4e:	e7da      	b.n	8002f06 <_free_r+0x22>
 8002f50:	d902      	bls.n	8002f58 <_free_r+0x74>
 8002f52:	230c      	movs	r3, #12
 8002f54:	602b      	str	r3, [r5, #0]
 8002f56:	e7d6      	b.n	8002f06 <_free_r+0x22>
 8002f58:	6820      	ldr	r0, [r4, #0]
 8002f5a:	1821      	adds	r1, r4, r0
 8002f5c:	428b      	cmp	r3, r1
 8002f5e:	bf01      	itttt	eq
 8002f60:	6819      	ldreq	r1, [r3, #0]
 8002f62:	685b      	ldreq	r3, [r3, #4]
 8002f64:	1809      	addeq	r1, r1, r0
 8002f66:	6021      	streq	r1, [r4, #0]
 8002f68:	6063      	str	r3, [r4, #4]
 8002f6a:	6054      	str	r4, [r2, #4]
 8002f6c:	e7cb      	b.n	8002f06 <_free_r+0x22>
 8002f6e:	bd38      	pop	{r3, r4, r5, pc}
 8002f70:	20001120 	.word	0x20001120

08002f74 <_init>:
 8002f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f76:	bf00      	nop
 8002f78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f7a:	bc08      	pop	{r3}
 8002f7c:	469e      	mov	lr, r3
 8002f7e:	4770      	bx	lr

08002f80 <_fini>:
 8002f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f82:	bf00      	nop
 8002f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f86:	bc08      	pop	{r3}
 8002f88:	469e      	mov	lr, r3
 8002f8a:	4770      	bx	lr
