// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
// Date        : Sun Aug  1 19:46:10 2021
// Host        : test-ubuntu running 64-bit Ubuntu 20.04.2 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/test/Workplace/adi/hdl/projects/m2k/standalone/m2k.gen/sources_1/bd/system/ip/system_axi_dac_interpolate_0/system_axi_dac_interpolate_0_sim_netlist.v
// Design      : system_axi_dac_interpolate_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg225-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_axi_dac_interpolate_0,axi_dac_interpolate,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "axi_dac_interpolate,Vivado 2021.1" *) 
(* NotValidForBitStream *)
module system_axi_dac_interpolate_0
   (dac_clk,
    dac_rst,
    dac_data_a,
    dac_data_b,
    dac_valid_a,
    dac_valid_b,
    dma_valid_a,
    dma_valid_b,
    dma_ready_a,
    dma_ready_b,
    dac_enable_a,
    dac_enable_b,
    dac_int_data_a,
    dac_int_data_b,
    dac_valid_out_a,
    dac_valid_out_b,
    hold_last_sample,
    underflow,
    trigger_i,
    trigger_adc,
    trigger_la,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 dac_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dac_clk, ASSOCIATED_RESET dac_rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axi_ad9963_0_dac_clk, INSERT_VIP 0" *) input dac_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dac_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dac_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input dac_rst;
  input [15:0]dac_data_a;
  input [15:0]dac_data_b;
  input dac_valid_a;
  input dac_valid_b;
  input dma_valid_a;
  input dma_valid_b;
  output dma_ready_a;
  output dma_ready_b;
  input dac_enable_a;
  input dac_enable_b;
  output [15:0]dac_int_data_a;
  output [15:0]dac_int_data_b;
  output dac_valid_out_a;
  output dac_valid_out_b;
  output hold_last_sample;
  output underflow;
  input [1:0]trigger_i;
  input trigger_adc;
  input trigger_la;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 27777778, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) input [6:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [6:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 27777778, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_rready;

  wire \<const0> ;
  wire dac_clk;
  wire [15:0]dac_data_a;
  wire [15:0]dac_data_b;
  wire dac_enable_a;
  wire dac_enable_b;
  wire [15:0]dac_int_data_a;
  wire [15:0]dac_int_data_b;
  wire dac_rst;
  wire dac_valid_a;
  wire dac_valid_b;
  wire dac_valid_out_a;
  wire dac_valid_out_b;
  wire dma_ready_a;
  wire dma_ready_b;
  wire dma_valid_a;
  wire dma_valid_b;
  wire hold_last_sample;
  wire s_axi_aclk;
  wire [6:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [6:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire trigger_adc;
  wire [1:0]trigger_i;
  wire trigger_la;
  wire underflow;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CORRECTION_DISABLE = "0" *) 
  system_axi_dac_interpolate_0_axi_dac_interpolate inst
       (.dac_clk(dac_clk),
        .dac_data_a(dac_data_a),
        .dac_data_b(dac_data_b),
        .dac_enable_a(dac_enable_a),
        .dac_enable_b(dac_enable_b),
        .dac_int_data_a(dac_int_data_a),
        .dac_int_data_b(dac_int_data_b),
        .dac_rst(dac_rst),
        .dac_valid_a(dac_valid_a),
        .dac_valid_b(dac_valid_b),
        .dac_valid_out_a(dac_valid_out_a),
        .dac_valid_out_b(dac_valid_out_b),
        .dma_ready_a(dma_ready_a),
        .dma_ready_b(dma_ready_b),
        .dma_valid_a(dma_valid_a),
        .dma_valid_b(dma_valid_b),
        .hold_last_sample(hold_last_sample),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr({s_axi_araddr[6:2],1'b0,1'b0}),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({s_axi_awaddr[6:2],1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wvalid(s_axi_wvalid),
        .trigger_adc(trigger_adc),
        .trigger_i(trigger_i),
        .trigger_la(trigger_la),
        .underflow(underflow));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module system_axi_dac_interpolate_0_ad_iqcor
   (dac_valid_corrected,
    \g_loop[0].data_int_reg[15]_0 ,
    dac_data_b,
    dac_clk,
    dac_valid_b,
    Q);
  output dac_valid_corrected;
  output [15:0]\g_loop[0].data_int_reg[15]_0 ;
  input [15:0]dac_data_b;
  input dac_clk;
  input dac_valid_b;
  input [16:0]Q;

  wire [16:0]Q;
  wire dac_clk;
  wire [15:0]dac_data_b;
  wire dac_valid_b;
  wire dac_valid_corrected;
  wire [15:0]\g_loop[0].data_int_reg[15]_0 ;
  wire \g_loop[0].i_mul_i_n_16 ;
  wire \g_loop[0].i_mul_i_n_17 ;
  wire \g_loop[0].i_mul_i_n_18 ;
  wire \g_loop[0].i_mul_i_n_19 ;
  wire \g_loop[0].i_mul_i_n_20 ;
  wire \g_loop[0].i_mul_i_n_21 ;
  wire \g_loop[0].i_mul_i_n_22 ;
  wire \g_loop[0].i_mul_i_n_23 ;
  wire \g_loop[0].i_mul_i_n_24 ;
  wire \g_loop[0].i_mul_i_n_25 ;
  wire \g_loop[0].i_mul_i_n_26 ;
  wire \g_loop[0].i_mul_i_n_27 ;
  wire \g_loop[0].i_mul_i_n_28 ;
  wire \g_loop[0].i_mul_i_n_29 ;
  wire \g_loop[0].i_mul_i_n_30 ;
  wire \g_loop[0].i_mul_i_n_31 ;
  wire \g_loop[0].i_mul_i_n_32 ;
  wire [15:0]\g_loop[0].p1_data_i ;
  wire [29:14]\g_loop[0].p1_data_p ;
  wire [29:14]\g_loop[0].p1_data_p_i_s ;
  wire \g_loop[0].p1_valid_reg_srl3_n_0 ;
  wire [15:0]iqcor_coeff_1_r;
  wire [15:0]p_0_in;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[0]_i_1 
       (.I0(\g_loop[0].p1_data_p [14]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[10]_i_1 
       (.I0(\g_loop[0].p1_data_p [24]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[11]_i_1 
       (.I0(\g_loop[0].p1_data_p [25]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[12]_i_1 
       (.I0(\g_loop[0].p1_data_p [26]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[13]_i_1 
       (.I0(\g_loop[0].p1_data_p [27]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[14]_i_1 
       (.I0(\g_loop[0].p1_data_p [28]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[15]_i_1 
       (.I0(\g_loop[0].p1_data_p [29]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[1]_i_1 
       (.I0(\g_loop[0].p1_data_p [15]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[2]_i_1 
       (.I0(\g_loop[0].p1_data_p [16]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[3]_i_1 
       (.I0(\g_loop[0].p1_data_p [17]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[4]_i_1 
       (.I0(\g_loop[0].p1_data_p [18]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[5]_i_1 
       (.I0(\g_loop[0].p1_data_p [19]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[6]_i_1 
       (.I0(\g_loop[0].p1_data_p [20]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[7]_i_1 
       (.I0(\g_loop[0].p1_data_p [21]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[8]_i_1 
       (.I0(\g_loop[0].p1_data_p [22]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[9]_i_1 
       (.I0(\g_loop[0].p1_data_p [23]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [9]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\g_loop[0].data_int_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[10] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\g_loop[0].data_int_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[11] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\g_loop[0].data_int_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[12] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\g_loop[0].data_int_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[13] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\g_loop[0].data_int_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\g_loop[0].data_int_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(\g_loop[0].data_int_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\g_loop[0].data_int_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\g_loop[0].data_int_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[3] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\g_loop[0].data_int_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[4] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\g_loop[0].data_int_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\g_loop[0].data_int_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[6] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\g_loop[0].data_int_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[7] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\g_loop[0].data_int_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[8] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\g_loop[0].data_int_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[9] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\g_loop[0].data_int_reg[15]_0 [9]),
        .R(1'b0));
  system_axi_dac_interpolate_0_ad_mul \g_loop[0].i_mul_i 
       (.D(\g_loop[0].p1_data_p_i_s ),
        .Q(iqcor_coeff_1_r),
        .dac_clk(dac_clk),
        .dac_data_b(dac_data_b),
        .dac_data_b_0_sp_1(\g_loop[0].i_mul_i_n_32 ),
        .dac_data_b_10_sp_1(\g_loop[0].i_mul_i_n_22 ),
        .dac_data_b_11_sp_1(\g_loop[0].i_mul_i_n_21 ),
        .dac_data_b_12_sp_1(\g_loop[0].i_mul_i_n_20 ),
        .dac_data_b_13_sp_1(\g_loop[0].i_mul_i_n_19 ),
        .dac_data_b_14_sp_1(\g_loop[0].i_mul_i_n_18 ),
        .dac_data_b_15_sp_1(\g_loop[0].i_mul_i_n_17 ),
        .dac_data_b_1_sp_1(\g_loop[0].i_mul_i_n_31 ),
        .dac_data_b_2_sp_1(\g_loop[0].i_mul_i_n_30 ),
        .dac_data_b_3_sp_1(\g_loop[0].i_mul_i_n_29 ),
        .dac_data_b_4_sp_1(\g_loop[0].i_mul_i_n_28 ),
        .dac_data_b_5_sp_1(\g_loop[0].i_mul_i_n_27 ),
        .dac_data_b_6_sp_1(\g_loop[0].i_mul_i_n_26 ),
        .dac_data_b_7_sp_1(\g_loop[0].i_mul_i_n_25 ),
        .dac_data_b_8_sp_1(\g_loop[0].i_mul_i_n_24 ),
        .dac_data_b_9_sp_1(\g_loop[0].i_mul_i_n_23 ),
        .dac_valid_b(dac_valid_b),
        .\p1_ddata_reg[16]_0 (\g_loop[0].i_mul_i_n_16 ));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_32 ),
        .Q(\g_loop[0].p1_data_i [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[10] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_22 ),
        .Q(\g_loop[0].p1_data_i [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[11] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_21 ),
        .Q(\g_loop[0].p1_data_i [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[12] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_20 ),
        .Q(\g_loop[0].p1_data_i [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[13] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_19 ),
        .Q(\g_loop[0].p1_data_i [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_18 ),
        .Q(\g_loop[0].p1_data_i [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_17 ),
        .Q(\g_loop[0].p1_data_i [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_31 ),
        .Q(\g_loop[0].p1_data_i [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_30 ),
        .Q(\g_loop[0].p1_data_i [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[3] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_29 ),
        .Q(\g_loop[0].p1_data_i [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[4] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_28 ),
        .Q(\g_loop[0].p1_data_i [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_27 ),
        .Q(\g_loop[0].p1_data_i [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[6] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_26 ),
        .Q(\g_loop[0].p1_data_i [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[7] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_25 ),
        .Q(\g_loop[0].p1_data_i [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[8] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_24 ),
        .Q(\g_loop[0].p1_data_i [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[9] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_23 ),
        .Q(\g_loop[0].p1_data_i [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [14]),
        .Q(\g_loop[0].p1_data_p [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [15]),
        .Q(\g_loop[0].p1_data_p [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[16] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [16]),
        .Q(\g_loop[0].p1_data_p [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[17] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [17]),
        .Q(\g_loop[0].p1_data_p [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[18] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [18]),
        .Q(\g_loop[0].p1_data_p [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[19] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [19]),
        .Q(\g_loop[0].p1_data_p [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[20] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [20]),
        .Q(\g_loop[0].p1_data_p [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[21] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [21]),
        .Q(\g_loop[0].p1_data_p [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[22] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [22]),
        .Q(\g_loop[0].p1_data_p [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[23] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [23]),
        .Q(\g_loop[0].p1_data_p [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[24] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [24]),
        .Q(\g_loop[0].p1_data_p [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[25] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [25]),
        .Q(\g_loop[0].p1_data_p [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[26] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [26]),
        .Q(\g_loop[0].p1_data_p [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[27] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [27]),
        .Q(\g_loop[0].p1_data_p [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[28] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [28]),
        .Q(\g_loop[0].p1_data_p [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[29] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [29]),
        .Q(\g_loop[0].p1_data_p [29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].p1_valid_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \g_loop[0].p1_valid_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(\g_loop[0].i_mul_i_n_16 ),
        .Q(\g_loop[0].p1_valid_reg_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].valid_int_reg 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_valid_reg_srl3_n_0 ),
        .Q(dac_valid_corrected),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(iqcor_coeff_1_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[10] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(iqcor_coeff_1_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[11] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(iqcor_coeff_1_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[12] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(iqcor_coeff_1_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[13] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(iqcor_coeff_1_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(iqcor_coeff_1_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(iqcor_coeff_1_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(iqcor_coeff_1_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(iqcor_coeff_1_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[3] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(iqcor_coeff_1_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[4] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(iqcor_coeff_1_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(iqcor_coeff_1_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[6] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(iqcor_coeff_1_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[7] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(iqcor_coeff_1_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[8] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(iqcor_coeff_1_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[9] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(iqcor_coeff_1_r[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_iqcor" *) 
module system_axi_dac_interpolate_0_ad_iqcor_3
   (dac_valid_corrected,
    \g_loop[0].data_int_reg[15]_0 ,
    dac_data_a,
    dac_clk,
    dac_valid_a,
    Q);
  output dac_valid_corrected;
  output [15:0]\g_loop[0].data_int_reg[15]_0 ;
  input [15:0]dac_data_a;
  input dac_clk;
  input dac_valid_a;
  input [16:0]Q;

  wire [16:0]Q;
  wire dac_clk;
  wire [15:0]dac_data_a;
  wire dac_valid_a;
  wire dac_valid_corrected;
  wire [15:0]\g_loop[0].data_int_reg[15]_0 ;
  wire \g_loop[0].i_mul_i_n_16 ;
  wire \g_loop[0].i_mul_i_n_17 ;
  wire \g_loop[0].i_mul_i_n_18 ;
  wire \g_loop[0].i_mul_i_n_19 ;
  wire \g_loop[0].i_mul_i_n_20 ;
  wire \g_loop[0].i_mul_i_n_21 ;
  wire \g_loop[0].i_mul_i_n_22 ;
  wire \g_loop[0].i_mul_i_n_23 ;
  wire \g_loop[0].i_mul_i_n_24 ;
  wire \g_loop[0].i_mul_i_n_25 ;
  wire \g_loop[0].i_mul_i_n_26 ;
  wire \g_loop[0].i_mul_i_n_27 ;
  wire \g_loop[0].i_mul_i_n_28 ;
  wire \g_loop[0].i_mul_i_n_29 ;
  wire \g_loop[0].i_mul_i_n_30 ;
  wire \g_loop[0].i_mul_i_n_31 ;
  wire \g_loop[0].i_mul_i_n_32 ;
  wire [15:0]\g_loop[0].p1_data_i ;
  wire [29:14]\g_loop[0].p1_data_p ;
  wire [29:14]\g_loop[0].p1_data_p_i_s ;
  wire \g_loop[0].p1_valid_reg_srl3_n_0 ;
  wire [15:0]iqcor_coeff_1_r;
  wire [15:0]p_0_in;

  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[0]_i_1 
       (.I0(\g_loop[0].p1_data_p [14]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[10]_i_1 
       (.I0(\g_loop[0].p1_data_p [24]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[11]_i_1 
       (.I0(\g_loop[0].p1_data_p [25]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[12]_i_1 
       (.I0(\g_loop[0].p1_data_p [26]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [12]),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[13]_i_1 
       (.I0(\g_loop[0].p1_data_p [27]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[14]_i_1 
       (.I0(\g_loop[0].p1_data_p [28]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [14]),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[15]_i_1 
       (.I0(\g_loop[0].p1_data_p [29]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [15]),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[1]_i_1 
       (.I0(\g_loop[0].p1_data_p [15]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[2]_i_1 
       (.I0(\g_loop[0].p1_data_p [16]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[3]_i_1 
       (.I0(\g_loop[0].p1_data_p [17]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[4]_i_1 
       (.I0(\g_loop[0].p1_data_p [18]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[5]_i_1 
       (.I0(\g_loop[0].p1_data_p [19]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[6]_i_1 
       (.I0(\g_loop[0].p1_data_p [20]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[7]_i_1 
       (.I0(\g_loop[0].p1_data_p [21]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[8]_i_1 
       (.I0(\g_loop[0].p1_data_p [22]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \g_loop[0].data_int[9]_i_1 
       (.I0(\g_loop[0].p1_data_p [23]),
        .I1(Q[16]),
        .I2(\g_loop[0].p1_data_i [9]),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\g_loop[0].data_int_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[10] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(\g_loop[0].data_int_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[11] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(\g_loop[0].data_int_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[12] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(\g_loop[0].data_int_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[13] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(\g_loop[0].data_int_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(\g_loop[0].data_int_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(\g_loop[0].data_int_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\g_loop[0].data_int_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\g_loop[0].data_int_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[3] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\g_loop[0].data_int_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[4] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\g_loop[0].data_int_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(\g_loop[0].data_int_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[6] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(\g_loop[0].data_int_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[7] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(\g_loop[0].data_int_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[8] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(\g_loop[0].data_int_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].data_int_reg[9] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(\g_loop[0].data_int_reg[15]_0 [9]),
        .R(1'b0));
  system_axi_dac_interpolate_0_ad_mul_4 \g_loop[0].i_mul_i 
       (.D(\g_loop[0].p1_data_p_i_s ),
        .Q(iqcor_coeff_1_r),
        .dac_clk(dac_clk),
        .dac_data_a(dac_data_a),
        .dac_data_a_0_sp_1(\g_loop[0].i_mul_i_n_32 ),
        .dac_data_a_10_sp_1(\g_loop[0].i_mul_i_n_22 ),
        .dac_data_a_11_sp_1(\g_loop[0].i_mul_i_n_21 ),
        .dac_data_a_12_sp_1(\g_loop[0].i_mul_i_n_20 ),
        .dac_data_a_13_sp_1(\g_loop[0].i_mul_i_n_19 ),
        .dac_data_a_14_sp_1(\g_loop[0].i_mul_i_n_18 ),
        .dac_data_a_15_sp_1(\g_loop[0].i_mul_i_n_17 ),
        .dac_data_a_1_sp_1(\g_loop[0].i_mul_i_n_31 ),
        .dac_data_a_2_sp_1(\g_loop[0].i_mul_i_n_30 ),
        .dac_data_a_3_sp_1(\g_loop[0].i_mul_i_n_29 ),
        .dac_data_a_4_sp_1(\g_loop[0].i_mul_i_n_28 ),
        .dac_data_a_5_sp_1(\g_loop[0].i_mul_i_n_27 ),
        .dac_data_a_6_sp_1(\g_loop[0].i_mul_i_n_26 ),
        .dac_data_a_7_sp_1(\g_loop[0].i_mul_i_n_25 ),
        .dac_data_a_8_sp_1(\g_loop[0].i_mul_i_n_24 ),
        .dac_data_a_9_sp_1(\g_loop[0].i_mul_i_n_23 ),
        .dac_valid_a(dac_valid_a),
        .\p1_ddata_reg[16]_0 (\g_loop[0].i_mul_i_n_16 ));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_32 ),
        .Q(\g_loop[0].p1_data_i [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[10] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_22 ),
        .Q(\g_loop[0].p1_data_i [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[11] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_21 ),
        .Q(\g_loop[0].p1_data_i [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[12] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_20 ),
        .Q(\g_loop[0].p1_data_i [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[13] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_19 ),
        .Q(\g_loop[0].p1_data_i [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_18 ),
        .Q(\g_loop[0].p1_data_i [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_17 ),
        .Q(\g_loop[0].p1_data_i [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_31 ),
        .Q(\g_loop[0].p1_data_i [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_30 ),
        .Q(\g_loop[0].p1_data_i [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[3] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_29 ),
        .Q(\g_loop[0].p1_data_i [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[4] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_28 ),
        .Q(\g_loop[0].p1_data_i [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_27 ),
        .Q(\g_loop[0].p1_data_i [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[6] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_26 ),
        .Q(\g_loop[0].p1_data_i [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[7] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_25 ),
        .Q(\g_loop[0].p1_data_i [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[8] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_24 ),
        .Q(\g_loop[0].p1_data_i [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_i_reg[9] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].i_mul_i_n_23 ),
        .Q(\g_loop[0].p1_data_i [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [14]),
        .Q(\g_loop[0].p1_data_p [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [15]),
        .Q(\g_loop[0].p1_data_p [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[16] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [16]),
        .Q(\g_loop[0].p1_data_p [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[17] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [17]),
        .Q(\g_loop[0].p1_data_p [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[18] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [18]),
        .Q(\g_loop[0].p1_data_p [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[19] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [19]),
        .Q(\g_loop[0].p1_data_p [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[20] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [20]),
        .Q(\g_loop[0].p1_data_p [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[21] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [21]),
        .Q(\g_loop[0].p1_data_p [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[22] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [22]),
        .Q(\g_loop[0].p1_data_p [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[23] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [23]),
        .Q(\g_loop[0].p1_data_p [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[24] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [24]),
        .Q(\g_loop[0].p1_data_p [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[25] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [25]),
        .Q(\g_loop[0].p1_data_p [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[26] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [26]),
        .Q(\g_loop[0].p1_data_p [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[27] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [27]),
        .Q(\g_loop[0].p1_data_p [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[28] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [28]),
        .Q(\g_loop[0].p1_data_p [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].p1_data_p_reg[29] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_data_p_i_s [29]),
        .Q(\g_loop[0].p1_data_p [29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].p1_valid_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \g_loop[0].p1_valid_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(\g_loop[0].i_mul_i_n_16 ),
        .Q(\g_loop[0].p1_valid_reg_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \g_loop[0].valid_int_reg 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\g_loop[0].p1_valid_reg_srl3_n_0 ),
        .Q(dac_valid_corrected),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(iqcor_coeff_1_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[10] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(iqcor_coeff_1_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[11] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(iqcor_coeff_1_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[12] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(iqcor_coeff_1_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[13] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(iqcor_coeff_1_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(iqcor_coeff_1_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(iqcor_coeff_1_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(iqcor_coeff_1_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(iqcor_coeff_1_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[3] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(iqcor_coeff_1_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[4] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(iqcor_coeff_1_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(iqcor_coeff_1_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[6] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(iqcor_coeff_1_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[7] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(iqcor_coeff_1_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[8] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(iqcor_coeff_1_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \iqcor_coeff_1_r_reg[9] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(iqcor_coeff_1_r[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module system_axi_dac_interpolate_0_ad_mul
   (D,
    \p1_ddata_reg[16]_0 ,
    dac_data_b_15_sp_1,
    dac_data_b_14_sp_1,
    dac_data_b_13_sp_1,
    dac_data_b_12_sp_1,
    dac_data_b_11_sp_1,
    dac_data_b_10_sp_1,
    dac_data_b_9_sp_1,
    dac_data_b_8_sp_1,
    dac_data_b_7_sp_1,
    dac_data_b_6_sp_1,
    dac_data_b_5_sp_1,
    dac_data_b_4_sp_1,
    dac_data_b_3_sp_1,
    dac_data_b_2_sp_1,
    dac_data_b_1_sp_1,
    dac_data_b_0_sp_1,
    dac_data_b,
    Q,
    dac_clk,
    dac_valid_b);
  output [15:0]D;
  output \p1_ddata_reg[16]_0 ;
  output dac_data_b_15_sp_1;
  output dac_data_b_14_sp_1;
  output dac_data_b_13_sp_1;
  output dac_data_b_12_sp_1;
  output dac_data_b_11_sp_1;
  output dac_data_b_10_sp_1;
  output dac_data_b_9_sp_1;
  output dac_data_b_8_sp_1;
  output dac_data_b_7_sp_1;
  output dac_data_b_6_sp_1;
  output dac_data_b_5_sp_1;
  output dac_data_b_4_sp_1;
  output dac_data_b_3_sp_1;
  output dac_data_b_2_sp_1;
  output dac_data_b_1_sp_1;
  output dac_data_b_0_sp_1;
  input [15:0]dac_data_b;
  input [15:0]Q;
  input dac_clk;
  input dac_valid_b;

  wire [15:0]D;
  wire [15:0]Q;
  wire dac_clk;
  wire [15:0]dac_data_b;
  wire dac_data_b_0_sn_1;
  wire dac_data_b_10_sn_1;
  wire dac_data_b_11_sn_1;
  wire dac_data_b_12_sn_1;
  wire dac_data_b_13_sn_1;
  wire dac_data_b_14_sn_1;
  wire dac_data_b_15_sn_1;
  wire dac_data_b_1_sn_1;
  wire dac_data_b_2_sn_1;
  wire dac_data_b_3_sn_1;
  wire dac_data_b_4_sn_1;
  wire dac_data_b_5_sn_1;
  wire dac_data_b_6_sn_1;
  wire dac_data_b_7_sn_1;
  wire dac_data_b_8_sn_1;
  wire dac_data_b_9_sn_1;
  wire dac_valid_b;
  wire \p1_ddata_reg[16]_0 ;

  assign dac_data_b_0_sp_1 = dac_data_b_0_sn_1;
  assign dac_data_b_10_sp_1 = dac_data_b_10_sn_1;
  assign dac_data_b_11_sp_1 = dac_data_b_11_sn_1;
  assign dac_data_b_12_sp_1 = dac_data_b_12_sn_1;
  assign dac_data_b_13_sp_1 = dac_data_b_13_sn_1;
  assign dac_data_b_14_sp_1 = dac_data_b_14_sn_1;
  assign dac_data_b_15_sp_1 = dac_data_b_15_sn_1;
  assign dac_data_b_1_sp_1 = dac_data_b_1_sn_1;
  assign dac_data_b_2_sp_1 = dac_data_b_2_sn_1;
  assign dac_data_b_3_sp_1 = dac_data_b_3_sn_1;
  assign dac_data_b_4_sp_1 = dac_data_b_4_sn_1;
  assign dac_data_b_5_sp_1 = dac_data_b_5_sn_1;
  assign dac_data_b_6_sp_1 = dac_data_b_6_sn_1;
  assign dac_data_b_7_sp_1 = dac_data_b_7_sn_1;
  assign dac_data_b_8_sp_1 = dac_data_b_8_sn_1;
  assign dac_data_b_9_sp_1 = dac_data_b_9_sn_1;
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[0]),
        .Q(dac_data_b_0_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[10]),
        .Q(dac_data_b_10_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[11]),
        .Q(dac_data_b_11_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[12]),
        .Q(dac_data_b_12_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[13]),
        .Q(dac_data_b_13_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[14]),
        .Q(dac_data_b_14_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[15]),
        .Q(dac_data_b_15_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[1]),
        .Q(dac_data_b_1_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[2]),
        .Q(dac_data_b_2_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[3]),
        .Q(dac_data_b_3_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[4]),
        .Q(dac_data_b_4_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[5]),
        .Q(dac_data_b_5_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[6]),
        .Q(dac_data_b_6_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[7]),
        .Q(dac_data_b_7_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[8]),
        .Q(dac_data_b_8_sn_1));
  (* srl_bus_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_b/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_b[9]),
        .Q(dac_data_b_9_sn_1));
  system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO i_mult_macro
       (.D(D),
        .Q(Q),
        .dac_clk(dac_clk),
        .dac_data_b(dac_data_b));
  FDRE #(
    .INIT(1'b0)) 
    \p1_ddata_reg[16] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(dac_valid_b),
        .Q(\p1_ddata_reg[16]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ad_mul" *) 
module system_axi_dac_interpolate_0_ad_mul_4
   (D,
    \p1_ddata_reg[16]_0 ,
    dac_data_a_15_sp_1,
    dac_data_a_14_sp_1,
    dac_data_a_13_sp_1,
    dac_data_a_12_sp_1,
    dac_data_a_11_sp_1,
    dac_data_a_10_sp_1,
    dac_data_a_9_sp_1,
    dac_data_a_8_sp_1,
    dac_data_a_7_sp_1,
    dac_data_a_6_sp_1,
    dac_data_a_5_sp_1,
    dac_data_a_4_sp_1,
    dac_data_a_3_sp_1,
    dac_data_a_2_sp_1,
    dac_data_a_1_sp_1,
    dac_data_a_0_sp_1,
    dac_data_a,
    Q,
    dac_clk,
    dac_valid_a);
  output [15:0]D;
  output \p1_ddata_reg[16]_0 ;
  output dac_data_a_15_sp_1;
  output dac_data_a_14_sp_1;
  output dac_data_a_13_sp_1;
  output dac_data_a_12_sp_1;
  output dac_data_a_11_sp_1;
  output dac_data_a_10_sp_1;
  output dac_data_a_9_sp_1;
  output dac_data_a_8_sp_1;
  output dac_data_a_7_sp_1;
  output dac_data_a_6_sp_1;
  output dac_data_a_5_sp_1;
  output dac_data_a_4_sp_1;
  output dac_data_a_3_sp_1;
  output dac_data_a_2_sp_1;
  output dac_data_a_1_sp_1;
  output dac_data_a_0_sp_1;
  input [15:0]dac_data_a;
  input [15:0]Q;
  input dac_clk;
  input dac_valid_a;

  wire [15:0]D;
  wire [15:0]Q;
  wire dac_clk;
  wire [15:0]dac_data_a;
  wire dac_data_a_0_sn_1;
  wire dac_data_a_10_sn_1;
  wire dac_data_a_11_sn_1;
  wire dac_data_a_12_sn_1;
  wire dac_data_a_13_sn_1;
  wire dac_data_a_14_sn_1;
  wire dac_data_a_15_sn_1;
  wire dac_data_a_1_sn_1;
  wire dac_data_a_2_sn_1;
  wire dac_data_a_3_sn_1;
  wire dac_data_a_4_sn_1;
  wire dac_data_a_5_sn_1;
  wire dac_data_a_6_sn_1;
  wire dac_data_a_7_sn_1;
  wire dac_data_a_8_sn_1;
  wire dac_data_a_9_sn_1;
  wire dac_valid_a;
  wire \p1_ddata_reg[16]_0 ;

  assign dac_data_a_0_sp_1 = dac_data_a_0_sn_1;
  assign dac_data_a_10_sp_1 = dac_data_a_10_sn_1;
  assign dac_data_a_11_sp_1 = dac_data_a_11_sn_1;
  assign dac_data_a_12_sp_1 = dac_data_a_12_sn_1;
  assign dac_data_a_13_sp_1 = dac_data_a_13_sn_1;
  assign dac_data_a_14_sp_1 = dac_data_a_14_sn_1;
  assign dac_data_a_15_sp_1 = dac_data_a_15_sn_1;
  assign dac_data_a_1_sp_1 = dac_data_a_1_sn_1;
  assign dac_data_a_2_sp_1 = dac_data_a_2_sn_1;
  assign dac_data_a_3_sp_1 = dac_data_a_3_sn_1;
  assign dac_data_a_4_sp_1 = dac_data_a_4_sn_1;
  assign dac_data_a_5_sp_1 = dac_data_a_5_sn_1;
  assign dac_data_a_6_sp_1 = dac_data_a_6_sn_1;
  assign dac_data_a_7_sp_1 = dac_data_a_7_sn_1;
  assign dac_data_a_8_sp_1 = dac_data_a_8_sn_1;
  assign dac_data_a_9_sp_1 = dac_data_a_9_sn_1;
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[0]),
        .Q(dac_data_a_0_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[10]),
        .Q(dac_data_a_10_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[11]),
        .Q(dac_data_a_11_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[12]),
        .Q(dac_data_a_12_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[13]),
        .Q(dac_data_a_13_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[14]),
        .Q(dac_data_a_14_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[15]),
        .Q(dac_data_a_15_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[1]),
        .Q(dac_data_a_1_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[2]),
        .Q(dac_data_a_2_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[3]),
        .Q(dac_data_a_3_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[4]),
        .Q(dac_data_a_4_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[5]),
        .Q(dac_data_a_5_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[6]),
        .Q(dac_data_a_6_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[7]),
        .Q(dac_data_a_7_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[8]),
        .Q(dac_data_a_8_sn_1));
  (* srl_bus_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg " *) 
  (* srl_name = "inst/\i_filter_a/i_ad_iqcor/g_loop[0].i_mul_i/ddata_out_reg[9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ddata_out_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(dac_data_a[9]),
        .Q(dac_data_a_9_sn_1));
  system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO_5 i_mult_macro
       (.D(D),
        .Q(Q),
        .dac_clk(dac_clk),
        .dac_data_a(dac_data_a));
  FDRE #(
    .INIT(1'b0)) 
    \p1_ddata_reg[16] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(dac_valid_a),
        .Q(\p1_ddata_reg[16]_0 ),
        .R(1'b0));
endmodule

(* CORRECTION_DISABLE = "0" *) (* ORIG_REF_NAME = "axi_dac_interpolate" *) 
module system_axi_dac_interpolate_0_axi_dac_interpolate
   (dac_clk,
    dac_rst,
    dac_data_a,
    dac_data_b,
    dac_valid_a,
    dac_valid_b,
    dma_valid_a,
    dma_valid_b,
    dma_ready_a,
    dma_ready_b,
    dac_enable_a,
    dac_enable_b,
    dac_int_data_a,
    dac_int_data_b,
    dac_valid_out_a,
    dac_valid_out_b,
    hold_last_sample,
    underflow,
    trigger_i,
    trigger_adc,
    trigger_la,
    s_axi_aclk,
    s_axi_aresetn,
    s_axi_awvalid,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awready,
    s_axi_wvalid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rready);
  input dac_clk;
  input dac_rst;
  input [15:0]dac_data_a;
  input [15:0]dac_data_b;
  input dac_valid_a;
  input dac_valid_b;
  input dma_valid_a;
  input dma_valid_b;
  output dma_ready_a;
  output dma_ready_b;
  input dac_enable_a;
  input dac_enable_b;
  output [15:0]dac_int_data_a;
  output [15:0]dac_int_data_b;
  output dac_valid_out_a;
  output dac_valid_out_b;
  output hold_last_sample;
  output underflow;
  input [1:0]trigger_i;
  input trigger_adc;
  input trigger_la;
  input s_axi_aclk;
  input s_axi_aresetn;
  input s_axi_awvalid;
  input [6:0]s_axi_awaddr;
  input [2:0]s_axi_awprot;
  output s_axi_awready;
  input s_axi_wvalid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  output s_axi_wready;
  output s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input s_axi_bready;
  input s_axi_arvalid;
  input [6:0]s_axi_araddr;
  input [2:0]s_axi_arprot;
  output s_axi_arready;
  output s_axi_rvalid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  input s_axi_rready;

  wire \<const0> ;
  wire [1:0]any_edge_trigger;
  wire [1:0]any_edge_trigger0;
  wire axi_dac_interpolate_reg_inst_n_113;
  wire axi_dac_interpolate_reg_inst_n_114;
  wire axi_dac_interpolate_reg_inst_n_115;
  wire axi_dac_interpolate_reg_inst_n_116;
  wire axi_dac_interpolate_reg_inst_n_225;
  wire axi_dac_interpolate_reg_inst_n_226;
  wire axi_dac_interpolate_reg_inst_n_227;
  wire axi_dac_interpolate_reg_inst_n_228;
  wire axi_dac_interpolate_reg_inst_n_237;
  wire axi_dac_interpolate_reg_inst_n_238;
  wire axi_dac_interpolate_reg_inst_n_239;
  wire axi_dac_interpolate_reg_inst_n_240;
  wire axi_dac_interpolate_reg_inst_n_241;
  wire axi_dac_interpolate_reg_inst_n_242;
  wire axi_dac_interpolate_reg_inst_n_243;
  wire axi_dac_interpolate_reg_inst_n_244;
  wire axi_dac_interpolate_reg_inst_n_247;
  wire axi_dac_interpolate_reg_inst_n_248;
  wire axi_dac_interpolate_reg_inst_n_249;
  wire axi_dac_interpolate_reg_inst_n_250;
  wire axi_dac_interpolate_reg_inst_n_251;
  wire axi_dac_interpolate_reg_inst_n_252;
  wire axi_dac_interpolate_reg_inst_n_253;
  wire axi_dac_interpolate_reg_inst_n_254;
  wire axi_dac_interpolate_reg_inst_n_256;
  wire axi_dac_interpolate_reg_inst_n_257;
  wire axi_dac_interpolate_reg_inst_n_258;
  wire axi_dac_interpolate_reg_inst_n_259;
  wire axi_dac_interpolate_reg_inst_n_268;
  wire axi_dac_interpolate_reg_inst_n_269;
  wire axi_dac_interpolate_reg_inst_n_270;
  wire axi_dac_interpolate_reg_inst_n_271;
  wire axi_dac_interpolate_reg_inst_n_272;
  wire axi_dac_interpolate_reg_inst_n_273;
  wire axi_dac_interpolate_reg_inst_n_274;
  wire axi_dac_interpolate_reg_inst_n_275;
  wire axi_dac_interpolate_reg_inst_n_278;
  wire axi_dac_interpolate_reg_inst_n_279;
  wire axi_dac_interpolate_reg_inst_n_280;
  wire axi_dac_interpolate_reg_inst_n_281;
  wire axi_dac_interpolate_reg_inst_n_282;
  wire axi_dac_interpolate_reg_inst_n_283;
  wire axi_dac_interpolate_reg_inst_n_284;
  wire axi_dac_interpolate_reg_inst_n_314;
  wire axi_dac_interpolate_reg_inst_n_315;
  wire axi_dac_interpolate_reg_inst_n_316;
  wire axi_dac_interpolate_reg_inst_n_317;
  wire axi_dac_interpolate_reg_inst_n_318;
  wire axi_dac_interpolate_reg_inst_n_319;
  wire axi_dac_interpolate_reg_inst_n_320;
  wire axi_dac_interpolate_reg_inst_n_321;
  wire axi_dac_interpolate_reg_inst_n_322;
  wire axi_dac_interpolate_reg_inst_n_333;
  wire axi_dac_interpolate_reg_inst_n_334;
  wire axi_dac_interpolate_reg_inst_n_335;
  wire axi_dac_interpolate_reg_inst_n_336;
  wire axi_dac_interpolate_reg_inst_n_337;
  wire axi_dac_interpolate_reg_inst_n_338;
  wire axi_dac_interpolate_reg_inst_n_339;
  wire axi_dac_interpolate_reg_inst_n_340;
  wire axi_dac_interpolate_reg_inst_n_341;
  wire axi_dac_interpolate_reg_inst_n_342;
  wire axi_dac_interpolate_reg_inst_n_343;
  wire axi_dac_interpolate_reg_inst_n_344;
  wire axi_dac_interpolate_reg_inst_n_345;
  wire axi_dac_interpolate_reg_inst_n_346;
  wire axi_dac_interpolate_reg_inst_n_347;
  wire axi_dac_interpolate_reg_inst_n_348;
  wire axi_dac_interpolate_reg_inst_n_349;
  wire axi_dac_interpolate_reg_inst_n_350;
  wire axi_dac_interpolate_reg_inst_n_351;
  wire axi_dac_interpolate_reg_inst_n_352;
  wire axi_dac_interpolate_reg_inst_n_353;
  wire axi_dac_interpolate_reg_inst_n_354;
  wire axi_dac_interpolate_reg_inst_n_355;
  wire axi_dac_interpolate_reg_inst_n_356;
  wire axi_dac_interpolate_reg_inst_n_357;
  wire cic_change_rate;
  wire cic_change_rate_8;
  wire [15:15]\cic_interpolation/cur_count ;
  wire [15:15]\cic_interpolation/cur_count_7 ;
  wire [14:12]cur_count2;
  wire [14:12]cur_count2_1;
  wire dac_cic_valid;
  wire dac_cic_valid_9;
  wire dac_clk;
  wire [15:0]dac_correction_coefficient_a;
  wire [15:0]dac_correction_coefficient_b;
  wire dac_correction_enable_a;
  wire dac_correction_enable_b;
  wire [15:0]dac_data_a;
  wire [15:0]dac_data_b;
  wire dac_enable_a;
  wire dac_enable_b;
  wire [15:0]dac_int_data_a;
  wire [15:0]dac_int_data_b;
  wire dac_rst;
  wire dac_valid_a;
  wire dac_valid_b;
  wire dac_valid_corrected;
  wire dac_valid_corrected_6;
  wire dac_valid_out_a;
  wire dac_valid_out_b;
  wire dma_ready_a;
  wire dma_ready_b;
  wire dma_valid_a;
  wire dma_valid_b;
  wire [1:0]fall_edge_trigger;
  wire [1:0]fall_edge_trigger0;
  wire [2:0]filter_mask_a;
  wire [2:0]filter_mask_b;
  wire [2:0]filter_mask_d1;
  wire [2:0]filter_mask_d1_4;
  wire [0:0]\fir_interpolation/cur_count ;
  wire [0:0]\fir_interpolation/cur_count_10 ;
  wire [1:0]high_level_trigger;
  wire [1:0]high_level_trigger0;
  wire hold_last_sample;
  wire i_filter_a_n_12;
  wire i_filter_a_n_5;
  wire i_filter_a_n_6;
  wire i_filter_a_n_7;
  wire i_filter_a_n_9;
  wire i_filter_b_n_5;
  wire i_filter_b_n_6;
  wire i_filter_b_n_7;
  wire i_up_axi_n_40;
  wire i_up_axi_n_41;
  wire i_up_axi_n_42;
  wire i_up_axi_n_43;
  wire i_up_axi_n_44;
  wire i_up_axi_n_45;
  wire i_up_axi_n_46;
  wire i_up_axi_n_47;
  wire i_up_axi_n_48;
  wire i_up_axi_n_49;
  wire i_up_axi_n_50;
  wire i_up_axi_n_7;
  wire [31:0]interpolation_ratio_a;
  wire [31:0]interpolation_ratio_b;
  wire [1:0]low_level_trigger;
  wire p_0_in;
  wire [31:0]p_0_in_11;
  wire [0:0]p_1_out;
  wire [0:0]p_1_out_3;
  wire reset0;
  wire reset02_out;
  wire reset02_out_0;
  wire [1:0]rise_edge_trigger;
  wire s_axi_aclk;
  wire [6:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [6:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [9:0]sel0;
  wire [9:0]sel0_2;
  wire start_sync_channels;
  wire stop_transfer;
  wire stop_transfer_5;
  wire \sumdelay_pipeline2_reg[2][30]_i_7__0_n_0 ;
  wire \sumdelay_pipeline2_reg[2][30]_i_7_n_0 ;
  wire trigger_adc;
  wire trigger_adc_m1;
  wire trigger_adc_m2;
  wire [1:0]trigger_i;
  wire [1:0]trigger_i_m1;
  wire [1:0]trigger_i_m2;
  wire [1:0]trigger_i_m3;
  wire trigger_la;
  wire trigger_la_m1;
  wire trigger_la_m2;
  wire underflow;
  wire up_correction_coefficient_a0;
  wire up_correction_coefficient_b0;
  wire [127:0]up_data_cntrl;
  wire up_interpolation_ratio_a0;
  wire up_interpolation_ratio_b0;
  wire up_rack;
  wire [4:0]up_raddr;
  wire [29:1]up_rdata;
  wire up_rreq;
  wire [31:2]up_scratch;
  wire up_scratch0;
  wire up_trigger_config0;
  wire up_wack;
  wire [31:0]up_wdata;
  wire up_wreq;

  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \any_edge_trigger_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(any_edge_trigger0[0]),
        .Q(any_edge_trigger[0]),
        .R(1'b0));
  FDRE \any_edge_trigger_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(any_edge_trigger0[1]),
        .Q(any_edge_trigger[1]),
        .R(1'b0));
  system_axi_dac_interpolate_0_axi_dac_interpolate_reg axi_dac_interpolate_reg_inst
       (.CO(i_filter_a_n_6),
        .D({axi_dac_interpolate_reg_inst_n_354,axi_dac_interpolate_reg_inst_n_355}),
        .DI(axi_dac_interpolate_reg_inst_n_241),
        .E(up_interpolation_ratio_a0),
        .Q({dac_correction_enable_b,dac_correction_enable_a,dac_correction_coefficient_b,dac_correction_coefficient_a,hold_last_sample,start_sync_channels,interpolation_ratio_b,interpolation_ratio_a,filter_mask_b,filter_mask_a}),
        .S({axi_dac_interpolate_reg_inst_n_225,axi_dac_interpolate_reg_inst_n_226,axi_dac_interpolate_reg_inst_n_227,axi_dac_interpolate_reg_inst_n_228}),
        .SR(p_0_in),
        .\any_edge_trigger_reg[1] (trigger_i_m2),
        .cic_change_rate(cic_change_rate_8),
        .cic_change_rate_8(cic_change_rate),
        .cic_change_rate_reg(filter_mask_d1),
        .cic_change_rate_reg_0(filter_mask_d1_4),
        .cur_count(\fir_interpolation/cur_count ),
        .cur_count1_carry__0_i_3(i_filter_a_n_5),
        .cur_count1_carry__0_i_3__0(i_filter_b_n_5),
        .cur_count_2(\cic_interpolation/cur_count ),
        .cur_count_5(\fir_interpolation/cur_count_10 ),
        .cur_count_7(\cic_interpolation/cur_count_7 ),
        .\cur_count_reg[0] (axi_dac_interpolate_reg_inst_n_113),
        .\cur_count_reg[0]_0 (axi_dac_interpolate_reg_inst_n_251),
        .\d_data_cntrl_int_reg[0] (axi_dac_interpolate_reg_inst_n_278),
        .\d_data_cntrl_int_reg[1] ({sel0_2[9:6],sel0_2[4],sel0_2[2:0]}),
        .\d_data_cntrl_int_reg[1]_0 ({axi_dac_interpolate_reg_inst_n_237,axi_dac_interpolate_reg_inst_n_238,axi_dac_interpolate_reg_inst_n_239,axi_dac_interpolate_reg_inst_n_240}),
        .\d_data_cntrl_int_reg[2] (axi_dac_interpolate_reg_inst_n_116),
        .\d_data_cntrl_int_reg[2]_0 (axi_dac_interpolate_reg_inst_n_242),
        .\d_data_cntrl_int_reg[2]_1 ({axi_dac_interpolate_reg_inst_n_243,axi_dac_interpolate_reg_inst_n_244}),
        .\d_data_cntrl_int_reg[2]_2 ({cur_count2_1[14],cur_count2_1[12]}),
        .\d_data_cntrl_int_reg[2]_3 (axi_dac_interpolate_reg_inst_n_280),
        .\d_data_cntrl_int_reg[2]_4 (axi_dac_interpolate_reg_inst_n_282),
        .\d_data_cntrl_int_reg[3] (axi_dac_interpolate_reg_inst_n_279),
        .\d_data_cntrl_int_reg[4] ({sel0[9:6],sel0[4],sel0[2:0]}),
        .\d_data_cntrl_int_reg[4]_0 ({axi_dac_interpolate_reg_inst_n_268,axi_dac_interpolate_reg_inst_n_269,axi_dac_interpolate_reg_inst_n_270,axi_dac_interpolate_reg_inst_n_271}),
        .\d_data_cntrl_int_reg[4]_1 (axi_dac_interpolate_reg_inst_n_272),
        .\d_data_cntrl_int_reg[5] (axi_dac_interpolate_reg_inst_n_254),
        .\d_data_cntrl_int_reg[5]_0 ({axi_dac_interpolate_reg_inst_n_256,axi_dac_interpolate_reg_inst_n_257,axi_dac_interpolate_reg_inst_n_258,axi_dac_interpolate_reg_inst_n_259}),
        .\d_data_cntrl_int_reg[5]_1 (axi_dac_interpolate_reg_inst_n_273),
        .\d_data_cntrl_int_reg[5]_2 ({axi_dac_interpolate_reg_inst_n_274,axi_dac_interpolate_reg_inst_n_275}),
        .\d_data_cntrl_int_reg[5]_3 ({cur_count2[14],cur_count2[12]}),
        .\d_data_cntrl_int_reg[5]_4 (axi_dac_interpolate_reg_inst_n_281),
        .\d_data_cntrl_int_reg[5]_5 (axi_dac_interpolate_reg_inst_n_283),
        .\d_data_cntrl_int_reg[70] (axi_dac_interpolate_reg_inst_n_249),
        .\d_data_cntrl_int_reg[70]_0 (axi_dac_interpolate_reg_inst_n_250),
        .\d_data_cntrl_int_reg[71] (axi_dac_interpolate_reg_inst_n_115),
        .\d_data_cntrl_int_reg[71]_0 (axi_dac_interpolate_reg_inst_n_253),
        .\d_data_cntrl_int_reg[75] ({axi_dac_interpolate_reg_inst_n_356,axi_dac_interpolate_reg_inst_n_357}),
        .dac_cic_valid(dac_cic_valid),
        .dac_cic_valid_4(dac_cic_valid_9),
        .dac_clk(dac_clk),
        .dac_rst(dac_rst),
        .dac_valid_corrected(dac_valid_corrected),
        .dac_valid_corrected_6(dac_valid_corrected_6),
        .dma_valid_a(dma_valid_a),
        .dma_valid_b(dma_valid_b),
        .\g_loop[0].valid_int_reg (axi_dac_interpolate_reg_inst_n_114),
        .\g_loop[0].valid_int_reg_0 (axi_dac_interpolate_reg_inst_n_252),
        .\interpolation_counter_reg[31] (i_filter_b_n_6),
        .\low_level_trigger_reg[1] (trigger_i_m3),
        .p_1_out(p_1_out_3),
        .p_1_out_0(p_1_out),
        .reset0(reset0),
        .reset02_out(reset02_out_0),
        .reset02_out_1(reset02_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .stop_transfer(stop_transfer),
        .stop_transfer_3(stop_transfer_5),
        .transfer_i_2(rise_edge_trigger),
        .transfer_i_2_0(high_level_trigger),
        .transfer_i_2_1(low_level_trigger),
        .transfer_reg(axi_dac_interpolate_reg_inst_n_247),
        .transfer_reg_0(axi_dac_interpolate_reg_inst_n_248),
        .transfer_reg_1(i_filter_b_n_7),
        .transfer_reg_2(i_filter_a_n_7),
        .transfer_reg_3(any_edge_trigger),
        .transfer_reg_4(fall_edge_trigger),
        .trigger_adc_m2(trigger_adc_m2),
        .\trigger_i_m3_reg[1] (fall_edge_trigger0),
        .\trigger_i_m3_reg[1]_0 (high_level_trigger0),
        .\trigger_i_m3_reg[1]_1 (any_edge_trigger0),
        .trigger_la_m2(trigger_la_m2),
        .\up_config_reg[0]_0 (i_up_axi_n_50),
        .\up_config_reg[1]_0 ({up_data_cntrl[127:119],up_data_cntrl[117:103],up_data_cntrl[101:94],up_data_cntrl[89:76],up_data_cntrl[73:58],up_data_cntrl[55],up_data_cntrl[53:47],up_data_cntrl[45:26],up_data_cntrl[21:8],up_data_cntrl[5:0]}),
        .\up_config_reg[1]_1 (i_up_axi_n_49),
        .\up_correction_coefficient_a_reg[15]_0 (up_correction_coefficient_a0),
        .\up_correction_coefficient_b_reg[15]_0 (up_correction_coefficient_b0),
        .\up_filter_mask_a_reg[0]_0 (i_up_axi_n_41),
        .\up_filter_mask_a_reg[1]_0 (i_up_axi_n_40),
        .\up_filter_mask_a_reg[2]_0 (i_up_axi_n_7),
        .\up_filter_mask_b_reg[0]_0 (i_up_axi_n_44),
        .\up_filter_mask_b_reg[1]_0 (i_up_axi_n_43),
        .\up_filter_mask_b_reg[2]_0 (i_up_axi_n_42),
        .\up_flags_reg[0]_0 (i_up_axi_n_46),
        .\up_flags_reg[1]_0 (i_up_axi_n_45),
        .\up_interpolation_ratio_a_reg[0]_0 (axi_dac_interpolate_reg_inst_n_321),
        .\up_interpolation_ratio_a_reg[16]_0 (axi_dac_interpolate_reg_inst_n_317),
        .\up_interpolation_ratio_a_reg[18]_0 (axi_dac_interpolate_reg_inst_n_318),
        .\up_interpolation_ratio_a_reg[19]_0 (axi_dac_interpolate_reg_inst_n_316),
        .\up_interpolation_ratio_a_reg[1]_0 (axi_dac_interpolate_reg_inst_n_320),
        .\up_interpolation_ratio_a_reg[31]_0 (up_wdata),
        .\up_interpolation_ratio_b_reg[31]_0 (up_interpolation_ratio_b0),
        .\up_interpolation_ratio_b_reg[8]_0 (axi_dac_interpolate_reg_inst_n_319),
        .\up_lsample_hold_config_reg[0]_0 (i_up_axi_n_48),
        .\up_lsample_hold_config_reg[1]_0 (i_up_axi_n_47),
        .up_rack(up_rack),
        .\up_rdata_reg[0]_0 (axi_dac_interpolate_reg_inst_n_353),
        .\up_rdata_reg[10]_0 (axi_dac_interpolate_reg_inst_n_347),
        .\up_rdata_reg[11]_0 (axi_dac_interpolate_reg_inst_n_346),
        .\up_rdata_reg[12]_0 (axi_dac_interpolate_reg_inst_n_345),
        .\up_rdata_reg[14]_0 (axi_dac_interpolate_reg_inst_n_344),
        .\up_rdata_reg[15]_0 (axi_dac_interpolate_reg_inst_n_343),
        .\up_rdata_reg[16]_0 (axi_dac_interpolate_reg_inst_n_342),
        .\up_rdata_reg[17]_0 (up_raddr),
        .\up_rdata_reg[18]_0 (axi_dac_interpolate_reg_inst_n_341),
        .\up_rdata_reg[19]_0 (axi_dac_interpolate_reg_inst_n_340),
        .\up_rdata_reg[21]_0 (axi_dac_interpolate_reg_inst_n_339),
        .\up_rdata_reg[23]_0 (axi_dac_interpolate_reg_inst_n_338),
        .\up_rdata_reg[25]_0 (axi_dac_interpolate_reg_inst_n_337),
        .\up_rdata_reg[26]_0 (axi_dac_interpolate_reg_inst_n_336),
        .\up_rdata_reg[27]_0 (axi_dac_interpolate_reg_inst_n_335),
        .\up_rdata_reg[28]_0 (axi_dac_interpolate_reg_inst_n_334),
        .\up_rdata_reg[29]_0 ({up_rdata[29],up_rdata[24],up_rdata[22],up_rdata[20],up_rdata[17],up_rdata[13],up_rdata[8],up_rdata[6],up_rdata[4],up_rdata[1]}),
        .\up_rdata_reg[2]_0 (axi_dac_interpolate_reg_inst_n_352),
        .\up_rdata_reg[30]_0 (axi_dac_interpolate_reg_inst_n_333),
        .\up_rdata_reg[31]_0 (axi_dac_interpolate_reg_inst_n_322),
        .\up_rdata_reg[31]_1 (p_0_in_11),
        .\up_rdata_reg[3]_0 (axi_dac_interpolate_reg_inst_n_351),
        .\up_rdata_reg[5]_0 (axi_dac_interpolate_reg_inst_n_350),
        .\up_rdata_reg[7]_0 (axi_dac_interpolate_reg_inst_n_349),
        .\up_rdata_reg[9]_0 (axi_dac_interpolate_reg_inst_n_348),
        .up_rreq(up_rreq),
        .\up_scratch_reg[0]_0 (axi_dac_interpolate_reg_inst_n_284),
        .\up_scratch_reg[17]_0 (axi_dac_interpolate_reg_inst_n_315),
        .\up_scratch_reg[1]_0 (axi_dac_interpolate_reg_inst_n_314),
        .\up_scratch_reg[31]_0 ({up_scratch[31:18],up_scratch[16:2]}),
        .\up_scratch_reg[31]_1 (up_scratch0),
        .\up_trigger_config_reg[19]_0 (up_trigger_config0),
        .up_wack(up_wack),
        .up_wreq(up_wreq));
  FDRE \fall_edge_trigger_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(fall_edge_trigger0[0]),
        .Q(fall_edge_trigger[0]),
        .R(1'b0));
  FDRE \fall_edge_trigger_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(fall_edge_trigger0[1]),
        .Q(fall_edge_trigger[1]),
        .R(1'b0));
  FDRE \high_level_trigger_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(high_level_trigger0[0]),
        .Q(high_level_trigger[0]),
        .R(1'b0));
  FDRE \high_level_trigger_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(high_level_trigger0[1]),
        .Q(high_level_trigger[1]),
        .R(1'b0));
  system_axi_dac_interpolate_0_axi_dac_interpolate_filter i_filter_a
       (.CO(i_filter_a_n_6),
        .DI(axi_dac_interpolate_reg_inst_n_241),
        .Q({dac_correction_enable_a,dac_correction_coefficient_a,start_sync_channels,interpolation_ratio_a,filter_mask_a}),
        .S({axi_dac_interpolate_reg_inst_n_225,axi_dac_interpolate_reg_inst_n_226,axi_dac_interpolate_reg_inst_n_227,axi_dac_interpolate_reg_inst_n_228}),
        .cic_change_rate(cic_change_rate),
        .cic_change_rate_reg_0(axi_dac_interpolate_reg_inst_n_278),
        .cur_count(\fir_interpolation/cur_count ),
        .cur_count1_carry__0({cur_count2_1[14],cur_count2_1[12]}),
        .cur_count1_carry__0_0(axi_dac_interpolate_reg_inst_n_282),
        .cur_count1_carry__1({axi_dac_interpolate_reg_inst_n_243,axi_dac_interpolate_reg_inst_n_244}),
        .cur_count1_carry_i_1({sel0_2[9:6],sel0_2[4],sel0_2[2:0]}),
        .cur_count1_carry_i_1_0(axi_dac_interpolate_reg_inst_n_242),
        .cur_count1_carry_i_3({axi_dac_interpolate_reg_inst_n_237,axi_dac_interpolate_reg_inst_n_238,axi_dac_interpolate_reg_inst_n_239,axi_dac_interpolate_reg_inst_n_240}),
        .cur_count1_carry_i_4(axi_dac_interpolate_reg_inst_n_280),
        .\cur_count_reg[15] (\cic_interpolation/cur_count ),
        .\d_data_cntrl_int_reg[1] (i_filter_a_n_5),
        .dac_cic_valid(dac_cic_valid),
        .dac_clk(dac_clk),
        .dac_data_a(dac_data_a),
        .dac_enable_a(dac_enable_a),
        .dac_int_data_a(dac_int_data_a),
        .dac_int_ready_reg_0(axi_dac_interpolate_reg_inst_n_114),
        .dac_int_ready_reg_1(axi_dac_interpolate_reg_inst_n_115),
        .dac_rst(dac_rst),
        .dac_valid_a(dac_valid_a),
        .dac_valid_corrected(dac_valid_corrected),
        .dac_valid_out_a(dac_valid_out_a),
        .dma_ready_a(dma_ready_a),
        .dma_valid_a(dma_valid_a),
        .dma_valid_b(dma_valid_b),
        .dma_valid_m_reg_r_3_0(i_filter_a_n_9),
        .filter_enable_reg_0(axi_dac_interpolate_reg_inst_n_116),
        .\filter_mask_d1_reg[2]_0 (filter_mask_d1),
        .\interpolation_counter_reg[31]_0 (axi_dac_interpolate_reg_inst_n_113),
        .p_1_out(p_1_out_3),
        .reset0(reset0),
        .reset02_out(reset02_out),
        .stop_transfer(stop_transfer),
        .stop_transfer_reg_0(axi_dac_interpolate_reg_inst_n_248),
        .\sumdelay_pipeline2_reg[0][30] (\sumdelay_pipeline2_reg[2][30]_i_7_n_0 ),
        .transfer_reg_0(i_filter_a_n_7),
        .transfer_reg_1(axi_dac_interpolate_reg_inst_n_250),
        .transmit_ready_reg_0(i_filter_a_n_12));
  system_axi_dac_interpolate_0_axi_dac_interpolate_filter_0 i_filter_b
       (.Q({dac_correction_enable_b,dac_correction_coefficient_b,start_sync_channels,interpolation_ratio_b,filter_mask_b}),
        .cic_change_rate(cic_change_rate_8),
        .cic_change_rate_reg_0(axi_dac_interpolate_reg_inst_n_279),
        .cur_count(\fir_interpolation/cur_count_10 ),
        .cur_count1_carry__0({cur_count2[14],cur_count2[12]}),
        .cur_count1_carry__0_0(axi_dac_interpolate_reg_inst_n_283),
        .cur_count1_carry__1({axi_dac_interpolate_reg_inst_n_274,axi_dac_interpolate_reg_inst_n_275}),
        .cur_count1_carry_i_1__0({sel0[9:6],sel0[4],sel0[2:0]}),
        .cur_count1_carry_i_1__0_0(axi_dac_interpolate_reg_inst_n_273),
        .cur_count1_carry_i_3__0(axi_dac_interpolate_reg_inst_n_272),
        .cur_count1_carry_i_3__0_0({axi_dac_interpolate_reg_inst_n_268,axi_dac_interpolate_reg_inst_n_269,axi_dac_interpolate_reg_inst_n_270,axi_dac_interpolate_reg_inst_n_271}),
        .cur_count1_carry_i_4__0(axi_dac_interpolate_reg_inst_n_281),
        .cur_count1_carry_i_4__0_0({axi_dac_interpolate_reg_inst_n_256,axi_dac_interpolate_reg_inst_n_257,axi_dac_interpolate_reg_inst_n_258,axi_dac_interpolate_reg_inst_n_259}),
        .\cur_count_reg[15] (\cic_interpolation/cur_count_7 ),
        .\d_data_cntrl_int_reg[4] (i_filter_b_n_5),
        .dac_cic_valid(dac_cic_valid_9),
        .dac_clk(dac_clk),
        .dac_data_b(dac_data_b),
        .dac_enable_b(dac_enable_b),
        .dac_int_data_b(dac_int_data_b),
        .dac_int_ready_reg_0(axi_dac_interpolate_reg_inst_n_252),
        .dac_int_ready_reg_1(axi_dac_interpolate_reg_inst_n_253),
        .dac_rst(dac_rst),
        .dac_valid_b(dac_valid_b),
        .dac_valid_corrected(dac_valid_corrected_6),
        .dac_valid_out_b(dac_valid_out_b),
        .dma_ready_b(dma_ready_b),
        .dma_valid_a(dma_valid_a),
        .dma_valid_b(dma_valid_b),
        .\dma_valid_m_reg[5]_0 (i_filter_a_n_9),
        .filter_enable_reg_0(axi_dac_interpolate_reg_inst_n_254),
        .\filter_mask_d1_reg[2]_0 (filter_mask_d1_4),
        .\interpolation_counter_reg[30]_0 (i_filter_b_n_6),
        .\interpolation_counter_reg[31]_0 (axi_dac_interpolate_reg_inst_n_251),
        .p_1_out(p_1_out),
        .reset0(reset0),
        .reset02_out(reset02_out_0),
        .stop_transfer(stop_transfer_5),
        .stop_transfer_reg_0(axi_dac_interpolate_reg_inst_n_247),
        .\sumdelay_pipeline2_reg[0][30] (\sumdelay_pipeline2_reg[2][30]_i_7__0_n_0 ),
        .transfer_reg_0(i_filter_b_n_7),
        .transfer_reg_1(axi_dac_interpolate_reg_inst_n_249),
        .underflow(underflow),
        .underflow_0(i_filter_a_n_12));
  system_axi_dac_interpolate_0_up_axi i_up_axi
       (.E(up_interpolation_ratio_a0),
        .Q(up_wdata),
        .SR(p_0_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[6:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[6:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .up_axi_rvalid_int_reg_0(s_axi_rvalid),
        .\up_config_reg[1] ({up_data_cntrl[127:119],up_data_cntrl[117:103],up_data_cntrl[101:94],up_data_cntrl[89:76],up_data_cntrl[73:58],up_data_cntrl[55],up_data_cntrl[53:47],up_data_cntrl[45:26],up_data_cntrl[21:8],up_data_cntrl[5:0]}),
        .\up_interpolation_ratio_a_reg[31] (p_0_in_11),
        .up_rack(up_rack),
        .\up_raddr_int_reg[4]_0 (up_raddr),
        .\up_rdata_d_reg[0]_0 (axi_dac_interpolate_reg_inst_n_353),
        .\up_rdata_d_reg[10]_0 (axi_dac_interpolate_reg_inst_n_347),
        .\up_rdata_d_reg[11]_0 (axi_dac_interpolate_reg_inst_n_346),
        .\up_rdata_d_reg[12]_0 (axi_dac_interpolate_reg_inst_n_345),
        .\up_rdata_d_reg[14]_0 (axi_dac_interpolate_reg_inst_n_344),
        .\up_rdata_d_reg[15]_0 (axi_dac_interpolate_reg_inst_n_343),
        .\up_rdata_d_reg[16]_0 (axi_dac_interpolate_reg_inst_n_342),
        .\up_rdata_d_reg[18]_0 (axi_dac_interpolate_reg_inst_n_341),
        .\up_rdata_d_reg[19]_0 (axi_dac_interpolate_reg_inst_n_340),
        .\up_rdata_d_reg[21]_0 (axi_dac_interpolate_reg_inst_n_339),
        .\up_rdata_d_reg[23]_0 (axi_dac_interpolate_reg_inst_n_338),
        .\up_rdata_d_reg[25]_0 (axi_dac_interpolate_reg_inst_n_337),
        .\up_rdata_d_reg[26]_0 (axi_dac_interpolate_reg_inst_n_336),
        .\up_rdata_d_reg[27]_0 (axi_dac_interpolate_reg_inst_n_335),
        .\up_rdata_d_reg[28]_0 (axi_dac_interpolate_reg_inst_n_334),
        .\up_rdata_d_reg[29]_0 ({up_rdata[29],up_rdata[24],up_rdata[22],up_rdata[20],up_rdata[17],up_rdata[13],up_rdata[8],up_rdata[6],up_rdata[4],up_rdata[1]}),
        .\up_rdata_d_reg[2]_0 (axi_dac_interpolate_reg_inst_n_352),
        .\up_rdata_d_reg[30]_0 (axi_dac_interpolate_reg_inst_n_333),
        .\up_rdata_d_reg[31]_0 (axi_dac_interpolate_reg_inst_n_322),
        .\up_rdata_d_reg[3]_0 (axi_dac_interpolate_reg_inst_n_351),
        .\up_rdata_d_reg[5]_0 (axi_dac_interpolate_reg_inst_n_350),
        .\up_rdata_d_reg[7]_0 (axi_dac_interpolate_reg_inst_n_349),
        .\up_rdata_d_reg[9]_0 (axi_dac_interpolate_reg_inst_n_348),
        .\up_rdata_reg[0] (axi_dac_interpolate_reg_inst_n_284),
        .\up_rdata_reg[0]_0 (axi_dac_interpolate_reg_inst_n_321),
        .\up_rdata_reg[16] (axi_dac_interpolate_reg_inst_n_317),
        .\up_rdata_reg[17] (axi_dac_interpolate_reg_inst_n_315),
        .\up_rdata_reg[18] (axi_dac_interpolate_reg_inst_n_318),
        .\up_rdata_reg[19] (axi_dac_interpolate_reg_inst_n_316),
        .\up_rdata_reg[1] (axi_dac_interpolate_reg_inst_n_314),
        .\up_rdata_reg[1]_0 (axi_dac_interpolate_reg_inst_n_320),
        .\up_rdata_reg[31] ({up_scratch[31:18],up_scratch[16:2]}),
        .\up_rdata_reg[8] (axi_dac_interpolate_reg_inst_n_319),
        .up_rreq(up_rreq),
        .up_wack(up_wack),
        .\up_waddr_int_reg[0]_0 (up_scratch0),
        .\up_waddr_int_reg[0]_1 (up_trigger_config0),
        .\up_waddr_int_reg[0]_2 (up_correction_coefficient_b0),
        .\up_waddr_int_reg[0]_3 (up_correction_coefficient_a0),
        .\up_waddr_int_reg[0]_4 (up_interpolation_ratio_b0),
        .\up_wdata_int_reg[0]_0 (i_up_axi_n_41),
        .\up_wdata_int_reg[0]_1 (i_up_axi_n_44),
        .\up_wdata_int_reg[0]_2 (i_up_axi_n_46),
        .\up_wdata_int_reg[0]_3 (i_up_axi_n_48),
        .\up_wdata_int_reg[0]_4 (i_up_axi_n_50),
        .\up_wdata_int_reg[1]_0 (i_up_axi_n_40),
        .\up_wdata_int_reg[1]_1 (i_up_axi_n_43),
        .\up_wdata_int_reg[1]_2 (i_up_axi_n_45),
        .\up_wdata_int_reg[1]_3 (i_up_axi_n_47),
        .\up_wdata_int_reg[1]_4 (i_up_axi_n_49),
        .\up_wdata_int_reg[2]_0 (i_up_axi_n_7),
        .\up_wdata_int_reg[2]_1 (i_up_axi_n_42),
        .up_wreq(up_wreq));
  FDRE \low_level_trigger_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(axi_dac_interpolate_reg_inst_n_357),
        .Q(low_level_trigger[0]),
        .R(1'b0));
  FDRE \low_level_trigger_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(axi_dac_interpolate_reg_inst_n_356),
        .Q(low_level_trigger[1]),
        .R(1'b0));
  FDRE \rise_edge_trigger_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(axi_dac_interpolate_reg_inst_n_355),
        .Q(rise_edge_trigger[0]),
        .R(1'b0));
  FDRE \rise_edge_trigger_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(axi_dac_interpolate_reg_inst_n_354),
        .Q(rise_edge_trigger[1]),
        .R(1'b0));
  FDCE \sumdelay_pipeline2_reg[2][30]_i_7 
       (.C(dac_clk),
        .CE(dac_cic_valid),
        .CLR(reset0),
        .D(1'b1),
        .Q(\sumdelay_pipeline2_reg[2][30]_i_7_n_0 ));
  FDCE \sumdelay_pipeline2_reg[2][30]_i_7__0 
       (.C(dac_clk),
        .CE(dac_cic_valid_9),
        .CLR(reset0),
        .D(1'b1),
        .Q(\sumdelay_pipeline2_reg[2][30]_i_7__0_n_0 ));
  (* ASYNC_REG *) 
  FDRE trigger_adc_m1_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_adc),
        .Q(trigger_adc_m1),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE trigger_adc_m2_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_adc_m1),
        .Q(trigger_adc_m2),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE \trigger_i_m1_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_i[0]),
        .Q(trigger_i_m1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE \trigger_i_m1_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_i[1]),
        .Q(trigger_i_m1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE \trigger_i_m2_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_i_m1[0]),
        .Q(trigger_i_m2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE \trigger_i_m2_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_i_m1[1]),
        .Q(trigger_i_m2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE \trigger_i_m3_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_i_m2[0]),
        .Q(trigger_i_m3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE \trigger_i_m3_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_i_m2[1]),
        .Q(trigger_i_m3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE trigger_la_m1_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_la),
        .Q(trigger_la_m1),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE trigger_la_m2_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(trigger_la_m1),
        .Q(trigger_la_m2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_dac_interpolate_filter" *) 
module system_axi_dac_interpolate_0_axi_dac_interpolate_filter
   (cur_count,
    dac_cic_valid,
    cic_change_rate,
    \cur_count_reg[15] ,
    dac_valid_corrected,
    \d_data_cntrl_int_reg[1] ,
    CO,
    transfer_reg_0,
    stop_transfer,
    dma_valid_m_reg_r_3_0,
    dac_valid_out_a,
    dma_ready_a,
    transmit_ready_reg_0,
    dac_int_data_a,
    \filter_mask_d1_reg[2]_0 ,
    dac_data_a,
    dac_clk,
    reset0,
    cic_change_rate_reg_0,
    reset02_out,
    \interpolation_counter_reg[31]_0 ,
    cur_count1_carry__0,
    cur_count1_carry_i_1,
    cur_count1_carry_i_4,
    S,
    DI,
    cur_count1_carry_i_3,
    cur_count1_carry_i_1_0,
    cur_count1_carry__1,
    filter_enable_reg_0,
    transfer_reg_1,
    stop_transfer_reg_0,
    dac_valid_a,
    dac_rst,
    p_1_out,
    dac_int_ready_reg_0,
    dac_int_ready_reg_1,
    dma_valid_a,
    Q,
    dma_valid_b,
    cur_count1_carry__0_0,
    dac_enable_a,
    \sumdelay_pipeline2_reg[0][30] );
  output [0:0]cur_count;
  output dac_cic_valid;
  output cic_change_rate;
  output [0:0]\cur_count_reg[15] ;
  output dac_valid_corrected;
  output [0:0]\d_data_cntrl_int_reg[1] ;
  output [0:0]CO;
  output transfer_reg_0;
  output stop_transfer;
  output dma_valid_m_reg_r_3_0;
  output dac_valid_out_a;
  output dma_ready_a;
  output transmit_ready_reg_0;
  output [15:0]dac_int_data_a;
  output [2:0]\filter_mask_d1_reg[2]_0 ;
  input [15:0]dac_data_a;
  input dac_clk;
  input reset0;
  input cic_change_rate_reg_0;
  input reset02_out;
  input \interpolation_counter_reg[31]_0 ;
  input [1:0]cur_count1_carry__0;
  input [7:0]cur_count1_carry_i_1;
  input [0:0]cur_count1_carry_i_4;
  input [3:0]S;
  input [0:0]DI;
  input [3:0]cur_count1_carry_i_3;
  input [0:0]cur_count1_carry_i_1_0;
  input [1:0]cur_count1_carry__1;
  input filter_enable_reg_0;
  input transfer_reg_1;
  input stop_transfer_reg_0;
  input dac_valid_a;
  input dac_rst;
  input [0:0]p_1_out;
  input dac_int_ready_reg_0;
  input dac_int_ready_reg_1;
  input dma_valid_a;
  input [52:0]Q;
  input dma_valid_b;
  input [0:0]cur_count1_carry__0_0;
  input dac_enable_a;
  input \sumdelay_pipeline2_reg[0][30] ;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [52:0]Q;
  wire [3:0]S;
  wire cic_change_rate;
  wire cic_change_rate_reg_0;
  wire cic_interpolation_n_10;
  wire cic_interpolation_n_11;
  wire cic_interpolation_n_12;
  wire cic_interpolation_n_13;
  wire cic_interpolation_n_14;
  wire cic_interpolation_n_15;
  wire cic_interpolation_n_16;
  wire cic_interpolation_n_17;
  wire cic_interpolation_n_18;
  wire cic_interpolation_n_19;
  wire cic_interpolation_n_2;
  wire cic_interpolation_n_4;
  wire cic_interpolation_n_5;
  wire cic_interpolation_n_6;
  wire cic_interpolation_n_7;
  wire cic_interpolation_n_8;
  wire cic_interpolation_n_9;
  wire [0:0]cur_count;
  wire [1:0]cur_count1_carry__0;
  wire [0:0]cur_count1_carry__0_0;
  wire [1:0]cur_count1_carry__1;
  wire [7:0]cur_count1_carry_i_1;
  wire [0:0]cur_count1_carry_i_1_0;
  wire [3:0]cur_count1_carry_i_3;
  wire [0:0]cur_count1_carry_i_4;
  wire [0:0]\cur_count_reg[15] ;
  wire [0:0]\d_data_cntrl_int_reg[1] ;
  wire dac_cic_valid;
  wire dac_clk;
  wire [15:0]dac_data_a;
  wire dac_enable_a;
  wire [15:0]dac_int_data_a;
  wire dac_int_ready;
  wire dac_int_ready_reg_0;
  wire dac_int_ready_reg_1;
  wire dac_rst;
  wire dac_valid_a;
  wire dac_valid_corrected;
  wire dac_valid_out_a;
  wire dma_ready_a;
  wire dma_valid_a;
  wire dma_valid_b;
  wire \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0 ;
  wire \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0 ;
  wire dma_valid_m_reg_gate_n_0;
  wire dma_valid_m_reg_r_0_n_0;
  wire dma_valid_m_reg_r_1_n_0;
  wire dma_valid_m_reg_r_2_n_0;
  wire dma_valid_m_reg_r_3_0;
  wire dma_valid_m_reg_r_n_0;
  wire filter_enable;
  wire filter_enable_reg_0;
  wire [2:0]\filter_mask_d1_reg[2]_0 ;
  wire fir_interpolation_n_1;
  wire fir_interpolation_n_10;
  wire fir_interpolation_n_11;
  wire fir_interpolation_n_12;
  wire fir_interpolation_n_13;
  wire fir_interpolation_n_14;
  wire fir_interpolation_n_15;
  wire fir_interpolation_n_16;
  wire fir_interpolation_n_17;
  wire fir_interpolation_n_18;
  wire fir_interpolation_n_19;
  wire fir_interpolation_n_2;
  wire fir_interpolation_n_20;
  wire fir_interpolation_n_21;
  wire fir_interpolation_n_22;
  wire fir_interpolation_n_23;
  wire fir_interpolation_n_24;
  wire fir_interpolation_n_25;
  wire fir_interpolation_n_26;
  wire fir_interpolation_n_27;
  wire fir_interpolation_n_28;
  wire fir_interpolation_n_29;
  wire fir_interpolation_n_3;
  wire fir_interpolation_n_30;
  wire fir_interpolation_n_31;
  wire fir_interpolation_n_4;
  wire fir_interpolation_n_5;
  wire fir_interpolation_n_6;
  wire fir_interpolation_n_7;
  wire fir_interpolation_n_8;
  wire fir_interpolation_n_9;
  wire [15:0]\g_loop[0].data_int ;
  wire interpolation_counter0_carry__0_i_1_n_0;
  wire interpolation_counter0_carry__0_i_2_n_0;
  wire interpolation_counter0_carry__0_i_3_n_0;
  wire interpolation_counter0_carry__0_i_4_n_0;
  wire interpolation_counter0_carry__0_n_0;
  wire interpolation_counter0_carry__0_n_1;
  wire interpolation_counter0_carry__0_n_2;
  wire interpolation_counter0_carry__0_n_3;
  wire interpolation_counter0_carry__1_i_1_n_0;
  wire interpolation_counter0_carry__1_i_2_n_0;
  wire interpolation_counter0_carry__1_i_3_n_0;
  wire interpolation_counter0_carry__1_n_2;
  wire interpolation_counter0_carry__1_n_3;
  wire interpolation_counter0_carry_i_1_n_0;
  wire interpolation_counter0_carry_i_2_n_0;
  wire interpolation_counter0_carry_i_3_n_0;
  wire interpolation_counter0_carry_i_4_n_0;
  wire interpolation_counter0_carry_n_0;
  wire interpolation_counter0_carry_n_1;
  wire interpolation_counter0_carry_n_2;
  wire interpolation_counter0_carry_n_3;
  wire \interpolation_counter[0]_i_5_n_0 ;
  wire [31:0]interpolation_counter_reg;
  wire \interpolation_counter_reg[0]_i_2_n_0 ;
  wire \interpolation_counter_reg[0]_i_2_n_1 ;
  wire \interpolation_counter_reg[0]_i_2_n_2 ;
  wire \interpolation_counter_reg[0]_i_2_n_3 ;
  wire \interpolation_counter_reg[0]_i_2_n_4 ;
  wire \interpolation_counter_reg[0]_i_2_n_5 ;
  wire \interpolation_counter_reg[0]_i_2_n_6 ;
  wire \interpolation_counter_reg[0]_i_2_n_7 ;
  wire \interpolation_counter_reg[12]_i_1_n_0 ;
  wire \interpolation_counter_reg[12]_i_1_n_1 ;
  wire \interpolation_counter_reg[12]_i_1_n_2 ;
  wire \interpolation_counter_reg[12]_i_1_n_3 ;
  wire \interpolation_counter_reg[12]_i_1_n_4 ;
  wire \interpolation_counter_reg[12]_i_1_n_5 ;
  wire \interpolation_counter_reg[12]_i_1_n_6 ;
  wire \interpolation_counter_reg[12]_i_1_n_7 ;
  wire \interpolation_counter_reg[16]_i_1_n_0 ;
  wire \interpolation_counter_reg[16]_i_1_n_1 ;
  wire \interpolation_counter_reg[16]_i_1_n_2 ;
  wire \interpolation_counter_reg[16]_i_1_n_3 ;
  wire \interpolation_counter_reg[16]_i_1_n_4 ;
  wire \interpolation_counter_reg[16]_i_1_n_5 ;
  wire \interpolation_counter_reg[16]_i_1_n_6 ;
  wire \interpolation_counter_reg[16]_i_1_n_7 ;
  wire \interpolation_counter_reg[20]_i_1_n_0 ;
  wire \interpolation_counter_reg[20]_i_1_n_1 ;
  wire \interpolation_counter_reg[20]_i_1_n_2 ;
  wire \interpolation_counter_reg[20]_i_1_n_3 ;
  wire \interpolation_counter_reg[20]_i_1_n_4 ;
  wire \interpolation_counter_reg[20]_i_1_n_5 ;
  wire \interpolation_counter_reg[20]_i_1_n_6 ;
  wire \interpolation_counter_reg[20]_i_1_n_7 ;
  wire \interpolation_counter_reg[24]_i_1_n_0 ;
  wire \interpolation_counter_reg[24]_i_1_n_1 ;
  wire \interpolation_counter_reg[24]_i_1_n_2 ;
  wire \interpolation_counter_reg[24]_i_1_n_3 ;
  wire \interpolation_counter_reg[24]_i_1_n_4 ;
  wire \interpolation_counter_reg[24]_i_1_n_5 ;
  wire \interpolation_counter_reg[24]_i_1_n_6 ;
  wire \interpolation_counter_reg[24]_i_1_n_7 ;
  wire \interpolation_counter_reg[28]_i_1_n_1 ;
  wire \interpolation_counter_reg[28]_i_1_n_2 ;
  wire \interpolation_counter_reg[28]_i_1_n_3 ;
  wire \interpolation_counter_reg[28]_i_1_n_4 ;
  wire \interpolation_counter_reg[28]_i_1_n_5 ;
  wire \interpolation_counter_reg[28]_i_1_n_6 ;
  wire \interpolation_counter_reg[28]_i_1_n_7 ;
  wire \interpolation_counter_reg[31]_0 ;
  wire \interpolation_counter_reg[4]_i_1_n_0 ;
  wire \interpolation_counter_reg[4]_i_1_n_1 ;
  wire \interpolation_counter_reg[4]_i_1_n_2 ;
  wire \interpolation_counter_reg[4]_i_1_n_3 ;
  wire \interpolation_counter_reg[4]_i_1_n_4 ;
  wire \interpolation_counter_reg[4]_i_1_n_5 ;
  wire \interpolation_counter_reg[4]_i_1_n_6 ;
  wire \interpolation_counter_reg[4]_i_1_n_7 ;
  wire \interpolation_counter_reg[8]_i_1_n_0 ;
  wire \interpolation_counter_reg[8]_i_1_n_1 ;
  wire \interpolation_counter_reg[8]_i_1_n_2 ;
  wire \interpolation_counter_reg[8]_i_1_n_3 ;
  wire \interpolation_counter_reg[8]_i_1_n_4 ;
  wire \interpolation_counter_reg[8]_i_1_n_5 ;
  wire \interpolation_counter_reg[8]_i_1_n_6 ;
  wire \interpolation_counter_reg[8]_i_1_n_7 ;
  wire [0:0]p_1_out;
  wire reset0;
  wire reset02_out;
  wire stop_transfer;
  wire stop_transfer_reg_0;
  wire \sumdelay_pipeline2_reg[0][30] ;
  wire transfer_reg_0;
  wire transfer_reg_1;
  wire transmit_ready;
  wire transmit_ready_i_1_n_0;
  wire transmit_ready_reg_0;
  wire [3:0]NLW_interpolation_counter0_carry_O_UNCONNECTED;
  wire [3:0]NLW_interpolation_counter0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_interpolation_counter0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_interpolation_counter0_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_interpolation_counter_reg[28]_i_1_CO_UNCONNECTED ;

  FDRE cic_change_rate_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(cic_change_rate_reg_0),
        .Q(cic_change_rate),
        .R(1'b0));
  system_axi_dac_interpolate_0_cic_interp_1 cic_interpolation
       (.B(cur_count),
        .CO(CO),
        .DI(DI),
        .E(dac_valid_corrected),
        .Q(Q[2:0]),
        .S(S),
        .cur_count1_carry__0_0(cur_count1_carry__0),
        .cur_count1_carry__0_1(cur_count1_carry__0_0),
        .cur_count1_carry__1_0(cur_count1_carry__1),
        .cur_count1_carry_i_1_0(cur_count1_carry_i_1),
        .cur_count1_carry_i_1_1(cur_count1_carry_i_1_0),
        .cur_count1_carry_i_3_0(cur_count1_carry_i_3),
        .cur_count1_carry_i_4_0(cur_count1_carry_i_4),
        .\cur_count_reg[0]_0 (cic_interpolation_n_2),
        .\cur_count_reg[15]_0 (\cur_count_reg[15] ),
        .\cur_count_reg[2]_0 (dac_cic_valid),
        .\d_data_cntrl_int_reg[1] (\d_data_cntrl_int_reg[1] ),
        .dac_clk(dac_clk),
        .dac_int_ready_reg(dac_int_ready_reg_0),
        .dac_int_ready_reg_0(dac_int_ready_reg_1),
        .dac_int_ready_reg_1(filter_enable_reg_0),
        .\input_register_reg[30]_0 ({fir_interpolation_n_1,fir_interpolation_n_2,fir_interpolation_n_3,fir_interpolation_n_4,fir_interpolation_n_5,fir_interpolation_n_6,fir_interpolation_n_7,fir_interpolation_n_8,fir_interpolation_n_9,fir_interpolation_n_10,fir_interpolation_n_11,fir_interpolation_n_12,fir_interpolation_n_13,fir_interpolation_n_14,fir_interpolation_n_15,fir_interpolation_n_16,fir_interpolation_n_17,fir_interpolation_n_18,fir_interpolation_n_19,fir_interpolation_n_20,fir_interpolation_n_21,fir_interpolation_n_22,fir_interpolation_n_23,fir_interpolation_n_24,fir_interpolation_n_25,fir_interpolation_n_26,fir_interpolation_n_27,fir_interpolation_n_28,fir_interpolation_n_29,fir_interpolation_n_30,fir_interpolation_n_31}),
        .\output_register_reg[31]_0 ({cic_interpolation_n_4,cic_interpolation_n_5,cic_interpolation_n_6,cic_interpolation_n_7,cic_interpolation_n_8,cic_interpolation_n_9,cic_interpolation_n_10,cic_interpolation_n_11,cic_interpolation_n_12,cic_interpolation_n_13,cic_interpolation_n_14,cic_interpolation_n_15,cic_interpolation_n_16,cic_interpolation_n_17,cic_interpolation_n_18,cic_interpolation_n_19}),
        .reset02_out(reset02_out));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[0]_INST_0 
       (.I0(cic_interpolation_n_19),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [0]),
        .O(dac_int_data_a[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[10]_INST_0 
       (.I0(cic_interpolation_n_9),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [10]),
        .O(dac_int_data_a[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[11]_INST_0 
       (.I0(cic_interpolation_n_8),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [11]),
        .O(dac_int_data_a[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[12]_INST_0 
       (.I0(cic_interpolation_n_7),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [12]),
        .O(dac_int_data_a[12]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[13]_INST_0 
       (.I0(cic_interpolation_n_6),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [13]),
        .O(dac_int_data_a[13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[14]_INST_0 
       (.I0(cic_interpolation_n_5),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [14]),
        .O(dac_int_data_a[14]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[15]_INST_0 
       (.I0(cic_interpolation_n_4),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [15]),
        .O(dac_int_data_a[15]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[1]_INST_0 
       (.I0(cic_interpolation_n_18),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [1]),
        .O(dac_int_data_a[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[2]_INST_0 
       (.I0(cic_interpolation_n_17),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [2]),
        .O(dac_int_data_a[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[3]_INST_0 
       (.I0(cic_interpolation_n_16),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [3]),
        .O(dac_int_data_a[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[4]_INST_0 
       (.I0(cic_interpolation_n_15),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [4]),
        .O(dac_int_data_a[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[5]_INST_0 
       (.I0(cic_interpolation_n_14),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [5]),
        .O(dac_int_data_a[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[6]_INST_0 
       (.I0(cic_interpolation_n_13),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [6]),
        .O(dac_int_data_a[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[7]_INST_0 
       (.I0(cic_interpolation_n_12),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [7]),
        .O(dac_int_data_a[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[8]_INST_0 
       (.I0(cic_interpolation_n_11),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [8]),
        .O(dac_int_data_a[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_a[9]_INST_0 
       (.I0(cic_interpolation_n_10),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [9]),
        .O(dac_int_data_a[9]));
  FDRE dac_int_ready_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(cic_interpolation_n_2),
        .Q(dac_int_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dma_ready_a_INST_0
       (.I0(transmit_ready),
        .I1(dac_int_ready),
        .O(dma_ready_a));
  (* srl_bus_name = "inst/\i_filter_a/dma_valid_m_reg " *) 
  (* srl_name = "inst/\i_filter_a/dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(p_1_out),
        .Q(\dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0 ));
  FDRE \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0 ),
        .Q(\dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \dma_valid_m_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(dma_valid_m_reg_gate_n_0),
        .Q(dac_valid_out_a),
        .R(dac_rst));
  LUT2 #(
    .INIT(4'h8)) 
    dma_valid_m_reg_gate
       (.I0(\dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0 ),
        .I1(dma_valid_m_reg_r_3_0),
        .O(dma_valid_m_reg_gate_n_0));
  FDRE dma_valid_m_reg_r
       (.C(dac_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(dma_valid_m_reg_r_n_0),
        .R(dac_rst));
  FDRE dma_valid_m_reg_r_0
       (.C(dac_clk),
        .CE(1'b1),
        .D(dma_valid_m_reg_r_n_0),
        .Q(dma_valid_m_reg_r_0_n_0),
        .R(dac_rst));
  FDRE dma_valid_m_reg_r_1
       (.C(dac_clk),
        .CE(1'b1),
        .D(dma_valid_m_reg_r_0_n_0),
        .Q(dma_valid_m_reg_r_1_n_0),
        .R(dac_rst));
  FDRE dma_valid_m_reg_r_2
       (.C(dac_clk),
        .CE(1'b1),
        .D(dma_valid_m_reg_r_1_n_0),
        .Q(dma_valid_m_reg_r_2_n_0),
        .R(dac_rst));
  FDRE dma_valid_m_reg_r_3
       (.C(dac_clk),
        .CE(1'b1),
        .D(dma_valid_m_reg_r_2_n_0),
        .Q(dma_valid_m_reg_r_3_0),
        .R(dac_rst));
  FDRE #(
    .INIT(1'b0)) 
    filter_enable_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(filter_enable_reg_0),
        .Q(filter_enable),
        .R(1'b0));
  FDRE \filter_mask_d1_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\filter_mask_d1_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \filter_mask_d1_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\filter_mask_d1_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \filter_mask_d1_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\filter_mask_d1_reg[2]_0 [2]),
        .R(1'b0));
  system_axi_dac_interpolate_0_fir_interp_2 fir_interpolation
       (.B(cur_count),
        .E(dac_cic_valid),
        .Q(\g_loop[0].data_int ),
        .dac_clk(dac_clk),
        .\output_register_reg[30]_0 ({fir_interpolation_n_1,fir_interpolation_n_2,fir_interpolation_n_3,fir_interpolation_n_4,fir_interpolation_n_5,fir_interpolation_n_6,fir_interpolation_n_7,fir_interpolation_n_8,fir_interpolation_n_9,fir_interpolation_n_10,fir_interpolation_n_11,fir_interpolation_n_12,fir_interpolation_n_13,fir_interpolation_n_14,fir_interpolation_n_15,fir_interpolation_n_16,fir_interpolation_n_17,fir_interpolation_n_18,fir_interpolation_n_19,fir_interpolation_n_20,fir_interpolation_n_21,fir_interpolation_n_22,fir_interpolation_n_23,fir_interpolation_n_24,fir_interpolation_n_25,fir_interpolation_n_26,fir_interpolation_n_27,fir_interpolation_n_28,fir_interpolation_n_29,fir_interpolation_n_30,fir_interpolation_n_31}),
        .reset0(reset0),
        .\sumdelay_pipeline2_reg[0][30]_0 (\sumdelay_pipeline2_reg[0][30] ));
  system_axi_dac_interpolate_0_ad_iqcor_3 i_ad_iqcor
       (.Q(Q[52:36]),
        .dac_clk(dac_clk),
        .dac_data_a(dac_data_a),
        .dac_valid_a(dac_valid_a),
        .dac_valid_corrected(dac_valid_corrected),
        .\g_loop[0].data_int_reg[15]_0 (\g_loop[0].data_int ));
  CARRY4 interpolation_counter0_carry
       (.CI(1'b0),
        .CO({interpolation_counter0_carry_n_0,interpolation_counter0_carry_n_1,interpolation_counter0_carry_n_2,interpolation_counter0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_interpolation_counter0_carry_O_UNCONNECTED[3:0]),
        .S({interpolation_counter0_carry_i_1_n_0,interpolation_counter0_carry_i_2_n_0,interpolation_counter0_carry_i_3_n_0,interpolation_counter0_carry_i_4_n_0}));
  CARRY4 interpolation_counter0_carry__0
       (.CI(interpolation_counter0_carry_n_0),
        .CO({interpolation_counter0_carry__0_n_0,interpolation_counter0_carry__0_n_1,interpolation_counter0_carry__0_n_2,interpolation_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_interpolation_counter0_carry__0_O_UNCONNECTED[3:0]),
        .S({interpolation_counter0_carry__0_i_1_n_0,interpolation_counter0_carry__0_i_2_n_0,interpolation_counter0_carry__0_i_3_n_0,interpolation_counter0_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__0_i_1
       (.I0(interpolation_counter_reg[21]),
        .I1(Q[24]),
        .I2(interpolation_counter_reg[22]),
        .I3(Q[25]),
        .I4(Q[26]),
        .I5(interpolation_counter_reg[23]),
        .O(interpolation_counter0_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__0_i_2
       (.I0(interpolation_counter_reg[18]),
        .I1(Q[21]),
        .I2(interpolation_counter_reg[19]),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(interpolation_counter_reg[20]),
        .O(interpolation_counter0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__0_i_3
       (.I0(interpolation_counter_reg[15]),
        .I1(Q[18]),
        .I2(interpolation_counter_reg[16]),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(interpolation_counter_reg[17]),
        .O(interpolation_counter0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__0_i_4
       (.I0(interpolation_counter_reg[12]),
        .I1(Q[15]),
        .I2(interpolation_counter_reg[13]),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(interpolation_counter_reg[14]),
        .O(interpolation_counter0_carry__0_i_4_n_0));
  CARRY4 interpolation_counter0_carry__1
       (.CI(interpolation_counter0_carry__0_n_0),
        .CO({NLW_interpolation_counter0_carry__1_CO_UNCONNECTED[3],CO,interpolation_counter0_carry__1_n_2,interpolation_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_interpolation_counter0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,interpolation_counter0_carry__1_i_1_n_0,interpolation_counter0_carry__1_i_2_n_0,interpolation_counter0_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    interpolation_counter0_carry__1_i_1
       (.I0(interpolation_counter_reg[30]),
        .I1(Q[33]),
        .I2(Q[34]),
        .I3(interpolation_counter_reg[31]),
        .O(interpolation_counter0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__1_i_2
       (.I0(interpolation_counter_reg[27]),
        .I1(Q[30]),
        .I2(interpolation_counter_reg[28]),
        .I3(Q[31]),
        .I4(Q[32]),
        .I5(interpolation_counter_reg[29]),
        .O(interpolation_counter0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__1_i_3
       (.I0(interpolation_counter_reg[24]),
        .I1(Q[27]),
        .I2(interpolation_counter_reg[25]),
        .I3(Q[28]),
        .I4(Q[29]),
        .I5(interpolation_counter_reg[26]),
        .O(interpolation_counter0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry_i_1
       (.I0(interpolation_counter_reg[9]),
        .I1(Q[12]),
        .I2(interpolation_counter_reg[10]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(interpolation_counter_reg[11]),
        .O(interpolation_counter0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry_i_2
       (.I0(interpolation_counter_reg[6]),
        .I1(Q[9]),
        .I2(interpolation_counter_reg[7]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(interpolation_counter_reg[8]),
        .O(interpolation_counter0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry_i_3
       (.I0(interpolation_counter_reg[3]),
        .I1(Q[6]),
        .I2(interpolation_counter_reg[4]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(interpolation_counter_reg[5]),
        .O(interpolation_counter0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry_i_4
       (.I0(interpolation_counter_reg[0]),
        .I1(Q[3]),
        .I2(interpolation_counter_reg[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(interpolation_counter_reg[2]),
        .O(interpolation_counter0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \interpolation_counter[0]_i_5 
       (.I0(interpolation_counter_reg[0]),
        .O(\interpolation_counter[0]_i_5_n_0 ));
  FDRE \interpolation_counter_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[0]_i_2_n_7 ),
        .Q(interpolation_counter_reg[0]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\interpolation_counter_reg[0]_i_2_n_0 ,\interpolation_counter_reg[0]_i_2_n_1 ,\interpolation_counter_reg[0]_i_2_n_2 ,\interpolation_counter_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\interpolation_counter_reg[0]_i_2_n_4 ,\interpolation_counter_reg[0]_i_2_n_5 ,\interpolation_counter_reg[0]_i_2_n_6 ,\interpolation_counter_reg[0]_i_2_n_7 }),
        .S({interpolation_counter_reg[3:1],\interpolation_counter[0]_i_5_n_0 }));
  FDRE \interpolation_counter_reg[10] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[8]_i_1_n_5 ),
        .Q(interpolation_counter_reg[10]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[11] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[8]_i_1_n_4 ),
        .Q(interpolation_counter_reg[11]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[12] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[12]_i_1_n_7 ),
        .Q(interpolation_counter_reg[12]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[12]_i_1 
       (.CI(\interpolation_counter_reg[8]_i_1_n_0 ),
        .CO({\interpolation_counter_reg[12]_i_1_n_0 ,\interpolation_counter_reg[12]_i_1_n_1 ,\interpolation_counter_reg[12]_i_1_n_2 ,\interpolation_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[12]_i_1_n_4 ,\interpolation_counter_reg[12]_i_1_n_5 ,\interpolation_counter_reg[12]_i_1_n_6 ,\interpolation_counter_reg[12]_i_1_n_7 }),
        .S(interpolation_counter_reg[15:12]));
  FDRE \interpolation_counter_reg[13] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[12]_i_1_n_6 ),
        .Q(interpolation_counter_reg[13]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[12]_i_1_n_5 ),
        .Q(interpolation_counter_reg[14]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[12]_i_1_n_4 ),
        .Q(interpolation_counter_reg[15]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[16] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[16]_i_1_n_7 ),
        .Q(interpolation_counter_reg[16]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[16]_i_1 
       (.CI(\interpolation_counter_reg[12]_i_1_n_0 ),
        .CO({\interpolation_counter_reg[16]_i_1_n_0 ,\interpolation_counter_reg[16]_i_1_n_1 ,\interpolation_counter_reg[16]_i_1_n_2 ,\interpolation_counter_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[16]_i_1_n_4 ,\interpolation_counter_reg[16]_i_1_n_5 ,\interpolation_counter_reg[16]_i_1_n_6 ,\interpolation_counter_reg[16]_i_1_n_7 }),
        .S(interpolation_counter_reg[19:16]));
  FDRE \interpolation_counter_reg[17] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[16]_i_1_n_6 ),
        .Q(interpolation_counter_reg[17]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[18] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[16]_i_1_n_5 ),
        .Q(interpolation_counter_reg[18]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[19] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[16]_i_1_n_4 ),
        .Q(interpolation_counter_reg[19]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[0]_i_2_n_6 ),
        .Q(interpolation_counter_reg[1]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[20] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[20]_i_1_n_7 ),
        .Q(interpolation_counter_reg[20]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[20]_i_1 
       (.CI(\interpolation_counter_reg[16]_i_1_n_0 ),
        .CO({\interpolation_counter_reg[20]_i_1_n_0 ,\interpolation_counter_reg[20]_i_1_n_1 ,\interpolation_counter_reg[20]_i_1_n_2 ,\interpolation_counter_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[20]_i_1_n_4 ,\interpolation_counter_reg[20]_i_1_n_5 ,\interpolation_counter_reg[20]_i_1_n_6 ,\interpolation_counter_reg[20]_i_1_n_7 }),
        .S(interpolation_counter_reg[23:20]));
  FDRE \interpolation_counter_reg[21] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[20]_i_1_n_6 ),
        .Q(interpolation_counter_reg[21]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[22] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[20]_i_1_n_5 ),
        .Q(interpolation_counter_reg[22]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[23] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[20]_i_1_n_4 ),
        .Q(interpolation_counter_reg[23]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[24] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[24]_i_1_n_7 ),
        .Q(interpolation_counter_reg[24]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[24]_i_1 
       (.CI(\interpolation_counter_reg[20]_i_1_n_0 ),
        .CO({\interpolation_counter_reg[24]_i_1_n_0 ,\interpolation_counter_reg[24]_i_1_n_1 ,\interpolation_counter_reg[24]_i_1_n_2 ,\interpolation_counter_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[24]_i_1_n_4 ,\interpolation_counter_reg[24]_i_1_n_5 ,\interpolation_counter_reg[24]_i_1_n_6 ,\interpolation_counter_reg[24]_i_1_n_7 }),
        .S(interpolation_counter_reg[27:24]));
  FDRE \interpolation_counter_reg[25] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[24]_i_1_n_6 ),
        .Q(interpolation_counter_reg[25]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[26] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[24]_i_1_n_5 ),
        .Q(interpolation_counter_reg[26]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[27] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[24]_i_1_n_4 ),
        .Q(interpolation_counter_reg[27]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[28] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[28]_i_1_n_7 ),
        .Q(interpolation_counter_reg[28]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[28]_i_1 
       (.CI(\interpolation_counter_reg[24]_i_1_n_0 ),
        .CO({\NLW_interpolation_counter_reg[28]_i_1_CO_UNCONNECTED [3],\interpolation_counter_reg[28]_i_1_n_1 ,\interpolation_counter_reg[28]_i_1_n_2 ,\interpolation_counter_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[28]_i_1_n_4 ,\interpolation_counter_reg[28]_i_1_n_5 ,\interpolation_counter_reg[28]_i_1_n_6 ,\interpolation_counter_reg[28]_i_1_n_7 }),
        .S(interpolation_counter_reg[31:28]));
  FDRE \interpolation_counter_reg[29] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[28]_i_1_n_6 ),
        .Q(interpolation_counter_reg[29]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[0]_i_2_n_5 ),
        .Q(interpolation_counter_reg[2]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[30] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[28]_i_1_n_5 ),
        .Q(interpolation_counter_reg[30]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[31] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[28]_i_1_n_4 ),
        .Q(interpolation_counter_reg[31]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[3] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[0]_i_2_n_4 ),
        .Q(interpolation_counter_reg[3]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[4] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[4]_i_1_n_7 ),
        .Q(interpolation_counter_reg[4]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[4]_i_1 
       (.CI(\interpolation_counter_reg[0]_i_2_n_0 ),
        .CO({\interpolation_counter_reg[4]_i_1_n_0 ,\interpolation_counter_reg[4]_i_1_n_1 ,\interpolation_counter_reg[4]_i_1_n_2 ,\interpolation_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[4]_i_1_n_4 ,\interpolation_counter_reg[4]_i_1_n_5 ,\interpolation_counter_reg[4]_i_1_n_6 ,\interpolation_counter_reg[4]_i_1_n_7 }),
        .S(interpolation_counter_reg[7:4]));
  FDRE \interpolation_counter_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[4]_i_1_n_6 ),
        .Q(interpolation_counter_reg[5]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[6] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[4]_i_1_n_5 ),
        .Q(interpolation_counter_reg[6]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[7] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[4]_i_1_n_4 ),
        .Q(interpolation_counter_reg[7]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[8] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[8]_i_1_n_7 ),
        .Q(interpolation_counter_reg[8]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[8]_i_1 
       (.CI(\interpolation_counter_reg[4]_i_1_n_0 ),
        .CO({\interpolation_counter_reg[8]_i_1_n_0 ,\interpolation_counter_reg[8]_i_1_n_1 ,\interpolation_counter_reg[8]_i_1_n_2 ,\interpolation_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[8]_i_1_n_4 ,\interpolation_counter_reg[8]_i_1_n_5 ,\interpolation_counter_reg[8]_i_1_n_6 ,\interpolation_counter_reg[8]_i_1_n_7 }),
        .S(interpolation_counter_reg[11:8]));
  FDRE \interpolation_counter_reg[9] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[8]_i_1_n_6 ),
        .Q(interpolation_counter_reg[9]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    stop_transfer_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(stop_transfer_reg_0),
        .Q(stop_transfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    transfer_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(transfer_reg_1),
        .Q(transfer_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    transmit_ready_i_1
       (.I0(dma_valid_a),
        .I1(transfer_reg_0),
        .I2(Q[35]),
        .I3(dma_valid_b),
        .O(transmit_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    transmit_ready_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(transmit_ready_i_1_n_0),
        .Q(transmit_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    underflow_INST_0_i_1
       (.I0(transmit_ready),
        .I1(dac_enable_a),
        .I2(dma_valid_a),
        .I3(dac_int_ready),
        .O(transmit_ready_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_dac_interpolate_filter" *) 
module system_axi_dac_interpolate_0_axi_dac_interpolate_filter_0
   (cur_count,
    dac_cic_valid,
    cic_change_rate,
    \cur_count_reg[15] ,
    dac_valid_corrected,
    \d_data_cntrl_int_reg[4] ,
    \interpolation_counter_reg[30]_0 ,
    transfer_reg_0,
    stop_transfer,
    dac_valid_out_b,
    dma_ready_b,
    underflow,
    dac_int_data_b,
    \filter_mask_d1_reg[2]_0 ,
    dac_data_b,
    dac_clk,
    reset0,
    cic_change_rate_reg_0,
    reset02_out,
    \interpolation_counter_reg[31]_0 ,
    cur_count1_carry__0,
    cur_count1_carry_i_1__0,
    cur_count1_carry_i_4__0,
    cur_count1_carry_i_4__0_0,
    cur_count1_carry_i_3__0,
    cur_count1_carry_i_3__0_0,
    cur_count1_carry_i_1__0_0,
    cur_count1_carry__1,
    filter_enable_reg_0,
    transfer_reg_1,
    stop_transfer_reg_0,
    dac_valid_b,
    p_1_out,
    \dma_valid_m_reg[5]_0 ,
    dac_rst,
    dac_int_ready_reg_0,
    dac_int_ready_reg_1,
    dma_valid_b,
    Q,
    dma_valid_a,
    cur_count1_carry__0_0,
    dac_enable_b,
    underflow_0,
    \sumdelay_pipeline2_reg[0][30] );
  output [0:0]cur_count;
  output dac_cic_valid;
  output cic_change_rate;
  output [0:0]\cur_count_reg[15] ;
  output dac_valid_corrected;
  output [0:0]\d_data_cntrl_int_reg[4] ;
  output [0:0]\interpolation_counter_reg[30]_0 ;
  output transfer_reg_0;
  output stop_transfer;
  output dac_valid_out_b;
  output dma_ready_b;
  output underflow;
  output [15:0]dac_int_data_b;
  output [2:0]\filter_mask_d1_reg[2]_0 ;
  input [15:0]dac_data_b;
  input dac_clk;
  input reset0;
  input cic_change_rate_reg_0;
  input reset02_out;
  input \interpolation_counter_reg[31]_0 ;
  input [1:0]cur_count1_carry__0;
  input [7:0]cur_count1_carry_i_1__0;
  input [0:0]cur_count1_carry_i_4__0;
  input [3:0]cur_count1_carry_i_4__0_0;
  input [0:0]cur_count1_carry_i_3__0;
  input [3:0]cur_count1_carry_i_3__0_0;
  input [0:0]cur_count1_carry_i_1__0_0;
  input [1:0]cur_count1_carry__1;
  input filter_enable_reg_0;
  input transfer_reg_1;
  input stop_transfer_reg_0;
  input dac_valid_b;
  input [0:0]p_1_out;
  input \dma_valid_m_reg[5]_0 ;
  input dac_rst;
  input dac_int_ready_reg_0;
  input dac_int_ready_reg_1;
  input dma_valid_b;
  input [52:0]Q;
  input dma_valid_a;
  input [0:0]cur_count1_carry__0_0;
  input dac_enable_b;
  input underflow_0;
  input \sumdelay_pipeline2_reg[0][30] ;

  wire [52:0]Q;
  wire cic_change_rate;
  wire cic_change_rate_reg_0;
  wire cic_interpolation_n_10;
  wire cic_interpolation_n_11;
  wire cic_interpolation_n_12;
  wire cic_interpolation_n_13;
  wire cic_interpolation_n_14;
  wire cic_interpolation_n_15;
  wire cic_interpolation_n_16;
  wire cic_interpolation_n_17;
  wire cic_interpolation_n_18;
  wire cic_interpolation_n_19;
  wire cic_interpolation_n_2;
  wire cic_interpolation_n_4;
  wire cic_interpolation_n_5;
  wire cic_interpolation_n_6;
  wire cic_interpolation_n_7;
  wire cic_interpolation_n_8;
  wire cic_interpolation_n_9;
  wire [0:0]cur_count;
  wire [1:0]cur_count1_carry__0;
  wire [0:0]cur_count1_carry__0_0;
  wire [1:0]cur_count1_carry__1;
  wire [7:0]cur_count1_carry_i_1__0;
  wire [0:0]cur_count1_carry_i_1__0_0;
  wire [0:0]cur_count1_carry_i_3__0;
  wire [3:0]cur_count1_carry_i_3__0_0;
  wire [0:0]cur_count1_carry_i_4__0;
  wire [3:0]cur_count1_carry_i_4__0_0;
  wire [0:0]\cur_count_reg[15] ;
  wire [0:0]\d_data_cntrl_int_reg[4] ;
  wire dac_cic_valid;
  wire dac_clk;
  wire [15:0]dac_data_b;
  wire dac_enable_b;
  wire [15:0]dac_int_data_b;
  wire dac_int_ready;
  wire dac_int_ready_reg_0;
  wire dac_int_ready_reg_1;
  wire dac_rst;
  wire dac_valid_b;
  wire dac_valid_corrected;
  wire dac_valid_out_b;
  wire dma_ready_b;
  wire dma_valid_a;
  wire dma_valid_b;
  wire \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0 ;
  wire \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0 ;
  wire \dma_valid_m_reg[5]_0 ;
  wire dma_valid_m_reg_gate_n_0;
  wire filter_enable;
  wire filter_enable_reg_0;
  wire [2:0]\filter_mask_d1_reg[2]_0 ;
  wire fir_interpolation_n_1;
  wire fir_interpolation_n_10;
  wire fir_interpolation_n_11;
  wire fir_interpolation_n_12;
  wire fir_interpolation_n_13;
  wire fir_interpolation_n_14;
  wire fir_interpolation_n_15;
  wire fir_interpolation_n_16;
  wire fir_interpolation_n_17;
  wire fir_interpolation_n_18;
  wire fir_interpolation_n_19;
  wire fir_interpolation_n_2;
  wire fir_interpolation_n_20;
  wire fir_interpolation_n_21;
  wire fir_interpolation_n_22;
  wire fir_interpolation_n_23;
  wire fir_interpolation_n_24;
  wire fir_interpolation_n_25;
  wire fir_interpolation_n_26;
  wire fir_interpolation_n_27;
  wire fir_interpolation_n_28;
  wire fir_interpolation_n_29;
  wire fir_interpolation_n_3;
  wire fir_interpolation_n_30;
  wire fir_interpolation_n_31;
  wire fir_interpolation_n_4;
  wire fir_interpolation_n_5;
  wire fir_interpolation_n_6;
  wire fir_interpolation_n_7;
  wire fir_interpolation_n_8;
  wire fir_interpolation_n_9;
  wire [15:0]\g_loop[0].data_int ;
  wire interpolation_counter0_carry__0_i_1__0_n_0;
  wire interpolation_counter0_carry__0_i_2__0_n_0;
  wire interpolation_counter0_carry__0_i_3__0_n_0;
  wire interpolation_counter0_carry__0_i_4__0_n_0;
  wire interpolation_counter0_carry__0_n_0;
  wire interpolation_counter0_carry__0_n_1;
  wire interpolation_counter0_carry__0_n_2;
  wire interpolation_counter0_carry__0_n_3;
  wire interpolation_counter0_carry__1_i_1__0_n_0;
  wire interpolation_counter0_carry__1_i_2__0_n_0;
  wire interpolation_counter0_carry__1_i_3__0_n_0;
  wire interpolation_counter0_carry__1_n_2;
  wire interpolation_counter0_carry__1_n_3;
  wire interpolation_counter0_carry_i_1__0_n_0;
  wire interpolation_counter0_carry_i_2__0_n_0;
  wire interpolation_counter0_carry_i_3__0_n_0;
  wire interpolation_counter0_carry_i_4__0_n_0;
  wire interpolation_counter0_carry_n_0;
  wire interpolation_counter0_carry_n_1;
  wire interpolation_counter0_carry_n_2;
  wire interpolation_counter0_carry_n_3;
  wire \interpolation_counter[0]_i_5__0_n_0 ;
  wire [31:0]interpolation_counter_reg;
  wire \interpolation_counter_reg[0]_i_2__0_n_0 ;
  wire \interpolation_counter_reg[0]_i_2__0_n_1 ;
  wire \interpolation_counter_reg[0]_i_2__0_n_2 ;
  wire \interpolation_counter_reg[0]_i_2__0_n_3 ;
  wire \interpolation_counter_reg[0]_i_2__0_n_4 ;
  wire \interpolation_counter_reg[0]_i_2__0_n_5 ;
  wire \interpolation_counter_reg[0]_i_2__0_n_6 ;
  wire \interpolation_counter_reg[0]_i_2__0_n_7 ;
  wire \interpolation_counter_reg[12]_i_1__0_n_0 ;
  wire \interpolation_counter_reg[12]_i_1__0_n_1 ;
  wire \interpolation_counter_reg[12]_i_1__0_n_2 ;
  wire \interpolation_counter_reg[12]_i_1__0_n_3 ;
  wire \interpolation_counter_reg[12]_i_1__0_n_4 ;
  wire \interpolation_counter_reg[12]_i_1__0_n_5 ;
  wire \interpolation_counter_reg[12]_i_1__0_n_6 ;
  wire \interpolation_counter_reg[12]_i_1__0_n_7 ;
  wire \interpolation_counter_reg[16]_i_1__0_n_0 ;
  wire \interpolation_counter_reg[16]_i_1__0_n_1 ;
  wire \interpolation_counter_reg[16]_i_1__0_n_2 ;
  wire \interpolation_counter_reg[16]_i_1__0_n_3 ;
  wire \interpolation_counter_reg[16]_i_1__0_n_4 ;
  wire \interpolation_counter_reg[16]_i_1__0_n_5 ;
  wire \interpolation_counter_reg[16]_i_1__0_n_6 ;
  wire \interpolation_counter_reg[16]_i_1__0_n_7 ;
  wire \interpolation_counter_reg[20]_i_1__0_n_0 ;
  wire \interpolation_counter_reg[20]_i_1__0_n_1 ;
  wire \interpolation_counter_reg[20]_i_1__0_n_2 ;
  wire \interpolation_counter_reg[20]_i_1__0_n_3 ;
  wire \interpolation_counter_reg[20]_i_1__0_n_4 ;
  wire \interpolation_counter_reg[20]_i_1__0_n_5 ;
  wire \interpolation_counter_reg[20]_i_1__0_n_6 ;
  wire \interpolation_counter_reg[20]_i_1__0_n_7 ;
  wire \interpolation_counter_reg[24]_i_1__0_n_0 ;
  wire \interpolation_counter_reg[24]_i_1__0_n_1 ;
  wire \interpolation_counter_reg[24]_i_1__0_n_2 ;
  wire \interpolation_counter_reg[24]_i_1__0_n_3 ;
  wire \interpolation_counter_reg[24]_i_1__0_n_4 ;
  wire \interpolation_counter_reg[24]_i_1__0_n_5 ;
  wire \interpolation_counter_reg[24]_i_1__0_n_6 ;
  wire \interpolation_counter_reg[24]_i_1__0_n_7 ;
  wire \interpolation_counter_reg[28]_i_1__0_n_1 ;
  wire \interpolation_counter_reg[28]_i_1__0_n_2 ;
  wire \interpolation_counter_reg[28]_i_1__0_n_3 ;
  wire \interpolation_counter_reg[28]_i_1__0_n_4 ;
  wire \interpolation_counter_reg[28]_i_1__0_n_5 ;
  wire \interpolation_counter_reg[28]_i_1__0_n_6 ;
  wire \interpolation_counter_reg[28]_i_1__0_n_7 ;
  wire [0:0]\interpolation_counter_reg[30]_0 ;
  wire \interpolation_counter_reg[31]_0 ;
  wire \interpolation_counter_reg[4]_i_1__0_n_0 ;
  wire \interpolation_counter_reg[4]_i_1__0_n_1 ;
  wire \interpolation_counter_reg[4]_i_1__0_n_2 ;
  wire \interpolation_counter_reg[4]_i_1__0_n_3 ;
  wire \interpolation_counter_reg[4]_i_1__0_n_4 ;
  wire \interpolation_counter_reg[4]_i_1__0_n_5 ;
  wire \interpolation_counter_reg[4]_i_1__0_n_6 ;
  wire \interpolation_counter_reg[4]_i_1__0_n_7 ;
  wire \interpolation_counter_reg[8]_i_1__0_n_0 ;
  wire \interpolation_counter_reg[8]_i_1__0_n_1 ;
  wire \interpolation_counter_reg[8]_i_1__0_n_2 ;
  wire \interpolation_counter_reg[8]_i_1__0_n_3 ;
  wire \interpolation_counter_reg[8]_i_1__0_n_4 ;
  wire \interpolation_counter_reg[8]_i_1__0_n_5 ;
  wire \interpolation_counter_reg[8]_i_1__0_n_6 ;
  wire \interpolation_counter_reg[8]_i_1__0_n_7 ;
  wire [0:0]p_1_out;
  wire reset0;
  wire reset02_out;
  wire stop_transfer;
  wire stop_transfer_reg_0;
  wire \sumdelay_pipeline2_reg[0][30] ;
  wire transfer_reg_0;
  wire transfer_reg_1;
  wire transmit_ready;
  wire transmit_ready_i_1__0_n_0;
  wire underflow;
  wire underflow_0;
  wire [3:0]NLW_interpolation_counter0_carry_O_UNCONNECTED;
  wire [3:0]NLW_interpolation_counter0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_interpolation_counter0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_interpolation_counter0_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_interpolation_counter_reg[28]_i_1__0_CO_UNCONNECTED ;

  FDRE cic_change_rate_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(cic_change_rate_reg_0),
        .Q(cic_change_rate),
        .R(1'b0));
  system_axi_dac_interpolate_0_cic_interp cic_interpolation
       (.B(cur_count),
        .E(dac_valid_corrected),
        .Q(Q[2:0]),
        .cur_count1_carry__0_0(cur_count1_carry__0),
        .cur_count1_carry__0_1(cur_count1_carry__0_0),
        .cur_count1_carry__1_0(cur_count1_carry__1),
        .cur_count1_carry_i_1__0_0(cur_count1_carry_i_1__0),
        .cur_count1_carry_i_1__0_1(cur_count1_carry_i_1__0_0),
        .cur_count1_carry_i_3__0_0(cur_count1_carry_i_3__0),
        .cur_count1_carry_i_3__0_1(cur_count1_carry_i_3__0_0),
        .cur_count1_carry_i_4__0_0(cur_count1_carry_i_4__0),
        .cur_count1_carry_i_4__0_1(cur_count1_carry_i_4__0_0),
        .\cur_count_reg[0]_0 (cic_interpolation_n_2),
        .\cur_count_reg[15]_0 (\cur_count_reg[15] ),
        .\cur_count_reg[2]_0 (dac_cic_valid),
        .\d_data_cntrl_int_reg[4] (\d_data_cntrl_int_reg[4] ),
        .dac_clk(dac_clk),
        .dac_int_ready_reg(\interpolation_counter_reg[30]_0 ),
        .dac_int_ready_reg_0(dac_int_ready_reg_0),
        .dac_int_ready_reg_1(dac_int_ready_reg_1),
        .dac_int_ready_reg_2(filter_enable_reg_0),
        .\input_register_reg[30]_0 ({fir_interpolation_n_1,fir_interpolation_n_2,fir_interpolation_n_3,fir_interpolation_n_4,fir_interpolation_n_5,fir_interpolation_n_6,fir_interpolation_n_7,fir_interpolation_n_8,fir_interpolation_n_9,fir_interpolation_n_10,fir_interpolation_n_11,fir_interpolation_n_12,fir_interpolation_n_13,fir_interpolation_n_14,fir_interpolation_n_15,fir_interpolation_n_16,fir_interpolation_n_17,fir_interpolation_n_18,fir_interpolation_n_19,fir_interpolation_n_20,fir_interpolation_n_21,fir_interpolation_n_22,fir_interpolation_n_23,fir_interpolation_n_24,fir_interpolation_n_25,fir_interpolation_n_26,fir_interpolation_n_27,fir_interpolation_n_28,fir_interpolation_n_29,fir_interpolation_n_30,fir_interpolation_n_31}),
        .\output_register_reg[31]_0 ({cic_interpolation_n_4,cic_interpolation_n_5,cic_interpolation_n_6,cic_interpolation_n_7,cic_interpolation_n_8,cic_interpolation_n_9,cic_interpolation_n_10,cic_interpolation_n_11,cic_interpolation_n_12,cic_interpolation_n_13,cic_interpolation_n_14,cic_interpolation_n_15,cic_interpolation_n_16,cic_interpolation_n_17,cic_interpolation_n_18,cic_interpolation_n_19}),
        .reset02_out(reset02_out));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[0]_INST_0 
       (.I0(cic_interpolation_n_19),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [0]),
        .O(dac_int_data_b[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[10]_INST_0 
       (.I0(cic_interpolation_n_9),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [10]),
        .O(dac_int_data_b[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[11]_INST_0 
       (.I0(cic_interpolation_n_8),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [11]),
        .O(dac_int_data_b[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[12]_INST_0 
       (.I0(cic_interpolation_n_7),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [12]),
        .O(dac_int_data_b[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[13]_INST_0 
       (.I0(cic_interpolation_n_6),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [13]),
        .O(dac_int_data_b[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[14]_INST_0 
       (.I0(cic_interpolation_n_5),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [14]),
        .O(dac_int_data_b[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[15]_INST_0 
       (.I0(cic_interpolation_n_4),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [15]),
        .O(dac_int_data_b[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[1]_INST_0 
       (.I0(cic_interpolation_n_18),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [1]),
        .O(dac_int_data_b[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[2]_INST_0 
       (.I0(cic_interpolation_n_17),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [2]),
        .O(dac_int_data_b[2]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[3]_INST_0 
       (.I0(cic_interpolation_n_16),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [3]),
        .O(dac_int_data_b[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[4]_INST_0 
       (.I0(cic_interpolation_n_15),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [4]),
        .O(dac_int_data_b[4]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[5]_INST_0 
       (.I0(cic_interpolation_n_14),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [5]),
        .O(dac_int_data_b[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[6]_INST_0 
       (.I0(cic_interpolation_n_13),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [6]),
        .O(dac_int_data_b[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[7]_INST_0 
       (.I0(cic_interpolation_n_12),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [7]),
        .O(dac_int_data_b[7]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[8]_INST_0 
       (.I0(cic_interpolation_n_11),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [8]),
        .O(dac_int_data_b[8]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dac_int_data_b[9]_INST_0 
       (.I0(cic_interpolation_n_10),
        .I1(filter_enable),
        .I2(\g_loop[0].data_int [9]),
        .O(dac_int_data_b[9]));
  FDRE dac_int_ready_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(cic_interpolation_n_2),
        .Q(dac_int_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dma_ready_b_INST_0
       (.I0(transmit_ready),
        .I1(dac_int_ready),
        .O(dma_ready_b));
  (* srl_bus_name = "inst/\i_filter_b/dma_valid_m_reg " *) 
  (* srl_name = "inst/\i_filter_b/dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(dac_clk),
        .D(p_1_out),
        .Q(\dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0 ));
  FDRE \dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_n_0 ),
        .Q(\dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0 ),
        .R(1'b0));
  FDRE \dma_valid_m_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(dma_valid_m_reg_gate_n_0),
        .Q(dac_valid_out_b),
        .R(dac_rst));
  LUT2 #(
    .INIT(4'h8)) 
    dma_valid_m_reg_gate
       (.I0(\dma_valid_m_reg[4]_i_filter_a_dma_valid_m_reg_r_3_n_0 ),
        .I1(\dma_valid_m_reg[5]_0 ),
        .O(dma_valid_m_reg_gate_n_0));
  FDRE #(
    .INIT(1'b0)) 
    filter_enable_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(filter_enable_reg_0),
        .Q(filter_enable),
        .R(1'b0));
  FDRE \filter_mask_d1_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\filter_mask_d1_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \filter_mask_d1_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\filter_mask_d1_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \filter_mask_d1_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\filter_mask_d1_reg[2]_0 [2]),
        .R(1'b0));
  system_axi_dac_interpolate_0_fir_interp fir_interpolation
       (.B(cur_count),
        .E(dac_cic_valid),
        .Q(\g_loop[0].data_int ),
        .dac_clk(dac_clk),
        .\output_register_reg[30]_0 ({fir_interpolation_n_1,fir_interpolation_n_2,fir_interpolation_n_3,fir_interpolation_n_4,fir_interpolation_n_5,fir_interpolation_n_6,fir_interpolation_n_7,fir_interpolation_n_8,fir_interpolation_n_9,fir_interpolation_n_10,fir_interpolation_n_11,fir_interpolation_n_12,fir_interpolation_n_13,fir_interpolation_n_14,fir_interpolation_n_15,fir_interpolation_n_16,fir_interpolation_n_17,fir_interpolation_n_18,fir_interpolation_n_19,fir_interpolation_n_20,fir_interpolation_n_21,fir_interpolation_n_22,fir_interpolation_n_23,fir_interpolation_n_24,fir_interpolation_n_25,fir_interpolation_n_26,fir_interpolation_n_27,fir_interpolation_n_28,fir_interpolation_n_29,fir_interpolation_n_30,fir_interpolation_n_31}),
        .reset0(reset0),
        .\sumdelay_pipeline2_reg[0][30]_0 (\sumdelay_pipeline2_reg[0][30] ));
  system_axi_dac_interpolate_0_ad_iqcor i_ad_iqcor
       (.Q(Q[52:36]),
        .dac_clk(dac_clk),
        .dac_data_b(dac_data_b),
        .dac_valid_b(dac_valid_b),
        .dac_valid_corrected(dac_valid_corrected),
        .\g_loop[0].data_int_reg[15]_0 (\g_loop[0].data_int ));
  CARRY4 interpolation_counter0_carry
       (.CI(1'b0),
        .CO({interpolation_counter0_carry_n_0,interpolation_counter0_carry_n_1,interpolation_counter0_carry_n_2,interpolation_counter0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_interpolation_counter0_carry_O_UNCONNECTED[3:0]),
        .S({interpolation_counter0_carry_i_1__0_n_0,interpolation_counter0_carry_i_2__0_n_0,interpolation_counter0_carry_i_3__0_n_0,interpolation_counter0_carry_i_4__0_n_0}));
  CARRY4 interpolation_counter0_carry__0
       (.CI(interpolation_counter0_carry_n_0),
        .CO({interpolation_counter0_carry__0_n_0,interpolation_counter0_carry__0_n_1,interpolation_counter0_carry__0_n_2,interpolation_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_interpolation_counter0_carry__0_O_UNCONNECTED[3:0]),
        .S({interpolation_counter0_carry__0_i_1__0_n_0,interpolation_counter0_carry__0_i_2__0_n_0,interpolation_counter0_carry__0_i_3__0_n_0,interpolation_counter0_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__0_i_1__0
       (.I0(interpolation_counter_reg[21]),
        .I1(Q[24]),
        .I2(interpolation_counter_reg[22]),
        .I3(Q[25]),
        .I4(Q[26]),
        .I5(interpolation_counter_reg[23]),
        .O(interpolation_counter0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__0_i_2__0
       (.I0(interpolation_counter_reg[18]),
        .I1(Q[21]),
        .I2(interpolation_counter_reg[19]),
        .I3(Q[22]),
        .I4(Q[23]),
        .I5(interpolation_counter_reg[20]),
        .O(interpolation_counter0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__0_i_3__0
       (.I0(interpolation_counter_reg[15]),
        .I1(Q[18]),
        .I2(interpolation_counter_reg[16]),
        .I3(Q[19]),
        .I4(Q[20]),
        .I5(interpolation_counter_reg[17]),
        .O(interpolation_counter0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__0_i_4__0
       (.I0(interpolation_counter_reg[12]),
        .I1(Q[15]),
        .I2(interpolation_counter_reg[13]),
        .I3(Q[16]),
        .I4(Q[17]),
        .I5(interpolation_counter_reg[14]),
        .O(interpolation_counter0_carry__0_i_4__0_n_0));
  CARRY4 interpolation_counter0_carry__1
       (.CI(interpolation_counter0_carry__0_n_0),
        .CO({NLW_interpolation_counter0_carry__1_CO_UNCONNECTED[3],\interpolation_counter_reg[30]_0 ,interpolation_counter0_carry__1_n_2,interpolation_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_interpolation_counter0_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,interpolation_counter0_carry__1_i_1__0_n_0,interpolation_counter0_carry__1_i_2__0_n_0,interpolation_counter0_carry__1_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    interpolation_counter0_carry__1_i_1__0
       (.I0(interpolation_counter_reg[30]),
        .I1(Q[33]),
        .I2(Q[34]),
        .I3(interpolation_counter_reg[31]),
        .O(interpolation_counter0_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__1_i_2__0
       (.I0(interpolation_counter_reg[27]),
        .I1(Q[30]),
        .I2(interpolation_counter_reg[28]),
        .I3(Q[31]),
        .I4(Q[32]),
        .I5(interpolation_counter_reg[29]),
        .O(interpolation_counter0_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry__1_i_3__0
       (.I0(interpolation_counter_reg[24]),
        .I1(Q[27]),
        .I2(interpolation_counter_reg[25]),
        .I3(Q[28]),
        .I4(Q[29]),
        .I5(interpolation_counter_reg[26]),
        .O(interpolation_counter0_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry_i_1__0
       (.I0(interpolation_counter_reg[9]),
        .I1(Q[12]),
        .I2(interpolation_counter_reg[10]),
        .I3(Q[13]),
        .I4(Q[14]),
        .I5(interpolation_counter_reg[11]),
        .O(interpolation_counter0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry_i_2__0
       (.I0(interpolation_counter_reg[6]),
        .I1(Q[9]),
        .I2(interpolation_counter_reg[7]),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(interpolation_counter_reg[8]),
        .O(interpolation_counter0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry_i_3__0
       (.I0(interpolation_counter_reg[3]),
        .I1(Q[6]),
        .I2(interpolation_counter_reg[4]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(interpolation_counter_reg[5]),
        .O(interpolation_counter0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    interpolation_counter0_carry_i_4__0
       (.I0(interpolation_counter_reg[0]),
        .I1(Q[3]),
        .I2(interpolation_counter_reg[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(interpolation_counter_reg[2]),
        .O(interpolation_counter0_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \interpolation_counter[0]_i_5__0 
       (.I0(interpolation_counter_reg[0]),
        .O(\interpolation_counter[0]_i_5__0_n_0 ));
  FDRE \interpolation_counter_reg[0] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[0]_i_2__0_n_7 ),
        .Q(interpolation_counter_reg[0]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\interpolation_counter_reg[0]_i_2__0_n_0 ,\interpolation_counter_reg[0]_i_2__0_n_1 ,\interpolation_counter_reg[0]_i_2__0_n_2 ,\interpolation_counter_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\interpolation_counter_reg[0]_i_2__0_n_4 ,\interpolation_counter_reg[0]_i_2__0_n_5 ,\interpolation_counter_reg[0]_i_2__0_n_6 ,\interpolation_counter_reg[0]_i_2__0_n_7 }),
        .S({interpolation_counter_reg[3:1],\interpolation_counter[0]_i_5__0_n_0 }));
  FDRE \interpolation_counter_reg[10] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[8]_i_1__0_n_5 ),
        .Q(interpolation_counter_reg[10]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[11] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[8]_i_1__0_n_4 ),
        .Q(interpolation_counter_reg[11]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[12] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[12]_i_1__0_n_7 ),
        .Q(interpolation_counter_reg[12]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[12]_i_1__0 
       (.CI(\interpolation_counter_reg[8]_i_1__0_n_0 ),
        .CO({\interpolation_counter_reg[12]_i_1__0_n_0 ,\interpolation_counter_reg[12]_i_1__0_n_1 ,\interpolation_counter_reg[12]_i_1__0_n_2 ,\interpolation_counter_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[12]_i_1__0_n_4 ,\interpolation_counter_reg[12]_i_1__0_n_5 ,\interpolation_counter_reg[12]_i_1__0_n_6 ,\interpolation_counter_reg[12]_i_1__0_n_7 }),
        .S(interpolation_counter_reg[15:12]));
  FDRE \interpolation_counter_reg[13] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[12]_i_1__0_n_6 ),
        .Q(interpolation_counter_reg[13]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[14] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[12]_i_1__0_n_5 ),
        .Q(interpolation_counter_reg[14]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[15] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[12]_i_1__0_n_4 ),
        .Q(interpolation_counter_reg[15]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[16] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[16]_i_1__0_n_7 ),
        .Q(interpolation_counter_reg[16]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[16]_i_1__0 
       (.CI(\interpolation_counter_reg[12]_i_1__0_n_0 ),
        .CO({\interpolation_counter_reg[16]_i_1__0_n_0 ,\interpolation_counter_reg[16]_i_1__0_n_1 ,\interpolation_counter_reg[16]_i_1__0_n_2 ,\interpolation_counter_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[16]_i_1__0_n_4 ,\interpolation_counter_reg[16]_i_1__0_n_5 ,\interpolation_counter_reg[16]_i_1__0_n_6 ,\interpolation_counter_reg[16]_i_1__0_n_7 }),
        .S(interpolation_counter_reg[19:16]));
  FDRE \interpolation_counter_reg[17] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[16]_i_1__0_n_6 ),
        .Q(interpolation_counter_reg[17]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[18] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[16]_i_1__0_n_5 ),
        .Q(interpolation_counter_reg[18]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[19] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[16]_i_1__0_n_4 ),
        .Q(interpolation_counter_reg[19]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[1] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[0]_i_2__0_n_6 ),
        .Q(interpolation_counter_reg[1]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[20] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[20]_i_1__0_n_7 ),
        .Q(interpolation_counter_reg[20]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[20]_i_1__0 
       (.CI(\interpolation_counter_reg[16]_i_1__0_n_0 ),
        .CO({\interpolation_counter_reg[20]_i_1__0_n_0 ,\interpolation_counter_reg[20]_i_1__0_n_1 ,\interpolation_counter_reg[20]_i_1__0_n_2 ,\interpolation_counter_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[20]_i_1__0_n_4 ,\interpolation_counter_reg[20]_i_1__0_n_5 ,\interpolation_counter_reg[20]_i_1__0_n_6 ,\interpolation_counter_reg[20]_i_1__0_n_7 }),
        .S(interpolation_counter_reg[23:20]));
  FDRE \interpolation_counter_reg[21] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[20]_i_1__0_n_6 ),
        .Q(interpolation_counter_reg[21]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[22] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[20]_i_1__0_n_5 ),
        .Q(interpolation_counter_reg[22]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[23] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[20]_i_1__0_n_4 ),
        .Q(interpolation_counter_reg[23]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[24] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[24]_i_1__0_n_7 ),
        .Q(interpolation_counter_reg[24]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[24]_i_1__0 
       (.CI(\interpolation_counter_reg[20]_i_1__0_n_0 ),
        .CO({\interpolation_counter_reg[24]_i_1__0_n_0 ,\interpolation_counter_reg[24]_i_1__0_n_1 ,\interpolation_counter_reg[24]_i_1__0_n_2 ,\interpolation_counter_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[24]_i_1__0_n_4 ,\interpolation_counter_reg[24]_i_1__0_n_5 ,\interpolation_counter_reg[24]_i_1__0_n_6 ,\interpolation_counter_reg[24]_i_1__0_n_7 }),
        .S(interpolation_counter_reg[27:24]));
  FDRE \interpolation_counter_reg[25] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[24]_i_1__0_n_6 ),
        .Q(interpolation_counter_reg[25]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[26] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[24]_i_1__0_n_5 ),
        .Q(interpolation_counter_reg[26]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[27] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[24]_i_1__0_n_4 ),
        .Q(interpolation_counter_reg[27]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[28] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[28]_i_1__0_n_7 ),
        .Q(interpolation_counter_reg[28]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[28]_i_1__0 
       (.CI(\interpolation_counter_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_interpolation_counter_reg[28]_i_1__0_CO_UNCONNECTED [3],\interpolation_counter_reg[28]_i_1__0_n_1 ,\interpolation_counter_reg[28]_i_1__0_n_2 ,\interpolation_counter_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[28]_i_1__0_n_4 ,\interpolation_counter_reg[28]_i_1__0_n_5 ,\interpolation_counter_reg[28]_i_1__0_n_6 ,\interpolation_counter_reg[28]_i_1__0_n_7 }),
        .S(interpolation_counter_reg[31:28]));
  FDRE \interpolation_counter_reg[29] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[28]_i_1__0_n_6 ),
        .Q(interpolation_counter_reg[29]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[2] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[0]_i_2__0_n_5 ),
        .Q(interpolation_counter_reg[2]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[30] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[28]_i_1__0_n_5 ),
        .Q(interpolation_counter_reg[30]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[31] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[28]_i_1__0_n_4 ),
        .Q(interpolation_counter_reg[31]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[3] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[0]_i_2__0_n_4 ),
        .Q(interpolation_counter_reg[3]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[4] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[4]_i_1__0_n_7 ),
        .Q(interpolation_counter_reg[4]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[4]_i_1__0 
       (.CI(\interpolation_counter_reg[0]_i_2__0_n_0 ),
        .CO({\interpolation_counter_reg[4]_i_1__0_n_0 ,\interpolation_counter_reg[4]_i_1__0_n_1 ,\interpolation_counter_reg[4]_i_1__0_n_2 ,\interpolation_counter_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[4]_i_1__0_n_4 ,\interpolation_counter_reg[4]_i_1__0_n_5 ,\interpolation_counter_reg[4]_i_1__0_n_6 ,\interpolation_counter_reg[4]_i_1__0_n_7 }),
        .S(interpolation_counter_reg[7:4]));
  FDRE \interpolation_counter_reg[5] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[4]_i_1__0_n_6 ),
        .Q(interpolation_counter_reg[5]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[6] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[4]_i_1__0_n_5 ),
        .Q(interpolation_counter_reg[6]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[7] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[4]_i_1__0_n_4 ),
        .Q(interpolation_counter_reg[7]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE \interpolation_counter_reg[8] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[8]_i_1__0_n_7 ),
        .Q(interpolation_counter_reg[8]),
        .R(\interpolation_counter_reg[31]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \interpolation_counter_reg[8]_i_1__0 
       (.CI(\interpolation_counter_reg[4]_i_1__0_n_0 ),
        .CO({\interpolation_counter_reg[8]_i_1__0_n_0 ,\interpolation_counter_reg[8]_i_1__0_n_1 ,\interpolation_counter_reg[8]_i_1__0_n_2 ,\interpolation_counter_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\interpolation_counter_reg[8]_i_1__0_n_4 ,\interpolation_counter_reg[8]_i_1__0_n_5 ,\interpolation_counter_reg[8]_i_1__0_n_6 ,\interpolation_counter_reg[8]_i_1__0_n_7 }),
        .S(interpolation_counter_reg[11:8]));
  FDRE \interpolation_counter_reg[9] 
       (.C(dac_clk),
        .CE(1'b1),
        .D(\interpolation_counter_reg[8]_i_1__0_n_6 ),
        .Q(interpolation_counter_reg[9]),
        .R(\interpolation_counter_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    stop_transfer_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(stop_transfer_reg_0),
        .Q(stop_transfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    transfer_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(transfer_reg_1),
        .Q(transfer_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8808)) 
    transmit_ready_i_1__0
       (.I0(dma_valid_b),
        .I1(transfer_reg_0),
        .I2(Q[35]),
        .I3(dma_valid_a),
        .O(transmit_ready_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    transmit_ready_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(transmit_ready_i_1__0_n_0),
        .Q(transmit_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    underflow_INST_0
       (.I0(dac_int_ready),
        .I1(dma_valid_b),
        .I2(dac_enable_b),
        .I3(transmit_ready),
        .I4(underflow_0),
        .O(underflow));
endmodule

(* ORIG_REF_NAME = "axi_dac_interpolate_reg" *) 
module system_axi_dac_interpolate_0_axi_dac_interpolate_reg
   (SR,
    \up_config_reg[1]_0 ,
    up_wack,
    up_rack,
    \cur_count_reg[0] ,
    \g_loop[0].valid_int_reg ,
    \d_data_cntrl_int_reg[71] ,
    \d_data_cntrl_int_reg[2] ,
    Q,
    p_1_out,
    reset0,
    S,
    \d_data_cntrl_int_reg[1] ,
    \d_data_cntrl_int_reg[1]_0 ,
    DI,
    \d_data_cntrl_int_reg[2]_0 ,
    \d_data_cntrl_int_reg[2]_1 ,
    \d_data_cntrl_int_reg[2]_2 ,
    transfer_reg,
    transfer_reg_0,
    \d_data_cntrl_int_reg[70] ,
    \d_data_cntrl_int_reg[70]_0 ,
    \cur_count_reg[0]_0 ,
    \g_loop[0].valid_int_reg_0 ,
    \d_data_cntrl_int_reg[71]_0 ,
    \d_data_cntrl_int_reg[5] ,
    p_1_out_0,
    \d_data_cntrl_int_reg[5]_0 ,
    \d_data_cntrl_int_reg[4] ,
    \d_data_cntrl_int_reg[4]_0 ,
    \d_data_cntrl_int_reg[4]_1 ,
    \d_data_cntrl_int_reg[5]_1 ,
    \d_data_cntrl_int_reg[5]_2 ,
    \d_data_cntrl_int_reg[5]_3 ,
    \d_data_cntrl_int_reg[0] ,
    \d_data_cntrl_int_reg[3] ,
    \d_data_cntrl_int_reg[2]_3 ,
    \d_data_cntrl_int_reg[5]_4 ,
    \d_data_cntrl_int_reg[2]_4 ,
    \d_data_cntrl_int_reg[5]_5 ,
    \up_scratch_reg[0]_0 ,
    \up_scratch_reg[31]_0 ,
    \up_scratch_reg[1]_0 ,
    \up_scratch_reg[17]_0 ,
    \up_interpolation_ratio_a_reg[19]_0 ,
    \up_interpolation_ratio_a_reg[16]_0 ,
    \up_interpolation_ratio_a_reg[18]_0 ,
    \up_interpolation_ratio_b_reg[8]_0 ,
    \up_interpolation_ratio_a_reg[1]_0 ,
    \up_interpolation_ratio_a_reg[0]_0 ,
    \up_rdata_reg[31]_0 ,
    \up_rdata_reg[29]_0 ,
    \up_rdata_reg[30]_0 ,
    \up_rdata_reg[28]_0 ,
    \up_rdata_reg[27]_0 ,
    \up_rdata_reg[26]_0 ,
    \up_rdata_reg[25]_0 ,
    \up_rdata_reg[23]_0 ,
    \up_rdata_reg[21]_0 ,
    \up_rdata_reg[19]_0 ,
    \up_rdata_reg[18]_0 ,
    \up_rdata_reg[16]_0 ,
    \up_rdata_reg[15]_0 ,
    \up_rdata_reg[14]_0 ,
    \up_rdata_reg[12]_0 ,
    \up_rdata_reg[11]_0 ,
    \up_rdata_reg[10]_0 ,
    \up_rdata_reg[9]_0 ,
    \up_rdata_reg[7]_0 ,
    \up_rdata_reg[5]_0 ,
    \up_rdata_reg[3]_0 ,
    \up_rdata_reg[2]_0 ,
    \up_rdata_reg[0]_0 ,
    D,
    \d_data_cntrl_int_reg[75] ,
    reset02_out,
    reset02_out_1,
    \trigger_i_m3_reg[1] ,
    \trigger_i_m3_reg[1]_0 ,
    \trigger_i_m3_reg[1]_1 ,
    s_axi_aclk,
    dac_clk,
    \up_filter_mask_a_reg[2]_0 ,
    \up_filter_mask_a_reg[1]_0 ,
    \up_filter_mask_a_reg[0]_0 ,
    \up_filter_mask_b_reg[2]_0 ,
    \up_filter_mask_b_reg[1]_0 ,
    \up_filter_mask_b_reg[0]_0 ,
    \up_flags_reg[1]_0 ,
    \up_flags_reg[0]_0 ,
    \up_lsample_hold_config_reg[1]_0 ,
    \up_lsample_hold_config_reg[0]_0 ,
    \up_config_reg[1]_1 ,
    \up_config_reg[0]_0 ,
    up_wreq,
    up_rreq,
    dac_cic_valid,
    cur_count,
    CO,
    dma_valid_b,
    dma_valid_a,
    stop_transfer,
    dac_rst,
    dac_valid_corrected,
    cur_count_2,
    transfer_reg_1,
    stop_transfer_3,
    transfer_reg_2,
    transfer_reg_3,
    transfer_reg_4,
    trigger_adc_m2,
    trigger_la_m2,
    transfer_i_2,
    transfer_i_2_0,
    transfer_i_2_1,
    dac_cic_valid_4,
    cur_count_5,
    \interpolation_counter_reg[31] ,
    dac_valid_corrected_6,
    cur_count_7,
    cic_change_rate_reg,
    cic_change_rate_reg_0,
    cur_count1_carry__0_i_3,
    cur_count1_carry__0_i_3__0,
    s_axi_aresetn,
    \up_rdata_reg[17]_0 ,
    \any_edge_trigger_reg[1] ,
    \low_level_trigger_reg[1] ,
    cic_change_rate,
    cic_change_rate_8,
    E,
    \up_interpolation_ratio_a_reg[31]_0 ,
    \up_interpolation_ratio_b_reg[31]_0 ,
    \up_trigger_config_reg[19]_0 ,
    \up_correction_coefficient_a_reg[15]_0 ,
    \up_correction_coefficient_b_reg[15]_0 ,
    \up_scratch_reg[31]_1 ,
    \up_rdata_reg[31]_1 );
  output [0:0]SR;
  output [109:0]\up_config_reg[1]_0 ;
  output up_wack;
  output up_rack;
  output \cur_count_reg[0] ;
  output \g_loop[0].valid_int_reg ;
  output \d_data_cntrl_int_reg[71] ;
  output \d_data_cntrl_int_reg[2] ;
  output [105:0]Q;
  output [0:0]p_1_out;
  output reset0;
  output [3:0]S;
  output [7:0]\d_data_cntrl_int_reg[1] ;
  output [3:0]\d_data_cntrl_int_reg[1]_0 ;
  output [0:0]DI;
  output [0:0]\d_data_cntrl_int_reg[2]_0 ;
  output [1:0]\d_data_cntrl_int_reg[2]_1 ;
  output [1:0]\d_data_cntrl_int_reg[2]_2 ;
  output transfer_reg;
  output transfer_reg_0;
  output \d_data_cntrl_int_reg[70] ;
  output \d_data_cntrl_int_reg[70]_0 ;
  output \cur_count_reg[0]_0 ;
  output \g_loop[0].valid_int_reg_0 ;
  output \d_data_cntrl_int_reg[71]_0 ;
  output \d_data_cntrl_int_reg[5] ;
  output [0:0]p_1_out_0;
  output [3:0]\d_data_cntrl_int_reg[5]_0 ;
  output [7:0]\d_data_cntrl_int_reg[4] ;
  output [3:0]\d_data_cntrl_int_reg[4]_0 ;
  output [0:0]\d_data_cntrl_int_reg[4]_1 ;
  output [0:0]\d_data_cntrl_int_reg[5]_1 ;
  output [1:0]\d_data_cntrl_int_reg[5]_2 ;
  output [1:0]\d_data_cntrl_int_reg[5]_3 ;
  output \d_data_cntrl_int_reg[0] ;
  output \d_data_cntrl_int_reg[3] ;
  output [0:0]\d_data_cntrl_int_reg[2]_3 ;
  output [0:0]\d_data_cntrl_int_reg[5]_4 ;
  output [0:0]\d_data_cntrl_int_reg[2]_4 ;
  output [0:0]\d_data_cntrl_int_reg[5]_5 ;
  output \up_scratch_reg[0]_0 ;
  output [28:0]\up_scratch_reg[31]_0 ;
  output \up_scratch_reg[1]_0 ;
  output \up_scratch_reg[17]_0 ;
  output \up_interpolation_ratio_a_reg[19]_0 ;
  output \up_interpolation_ratio_a_reg[16]_0 ;
  output \up_interpolation_ratio_a_reg[18]_0 ;
  output \up_interpolation_ratio_b_reg[8]_0 ;
  output \up_interpolation_ratio_a_reg[1]_0 ;
  output \up_interpolation_ratio_a_reg[0]_0 ;
  output \up_rdata_reg[31]_0 ;
  output [9:0]\up_rdata_reg[29]_0 ;
  output \up_rdata_reg[30]_0 ;
  output \up_rdata_reg[28]_0 ;
  output \up_rdata_reg[27]_0 ;
  output \up_rdata_reg[26]_0 ;
  output \up_rdata_reg[25]_0 ;
  output \up_rdata_reg[23]_0 ;
  output \up_rdata_reg[21]_0 ;
  output \up_rdata_reg[19]_0 ;
  output \up_rdata_reg[18]_0 ;
  output \up_rdata_reg[16]_0 ;
  output \up_rdata_reg[15]_0 ;
  output \up_rdata_reg[14]_0 ;
  output \up_rdata_reg[12]_0 ;
  output \up_rdata_reg[11]_0 ;
  output \up_rdata_reg[10]_0 ;
  output \up_rdata_reg[9]_0 ;
  output \up_rdata_reg[7]_0 ;
  output \up_rdata_reg[5]_0 ;
  output \up_rdata_reg[3]_0 ;
  output \up_rdata_reg[2]_0 ;
  output \up_rdata_reg[0]_0 ;
  output [1:0]D;
  output [1:0]\d_data_cntrl_int_reg[75] ;
  output reset02_out;
  output reset02_out_1;
  output [1:0]\trigger_i_m3_reg[1] ;
  output [1:0]\trigger_i_m3_reg[1]_0 ;
  output [1:0]\trigger_i_m3_reg[1]_1 ;
  input s_axi_aclk;
  input dac_clk;
  input \up_filter_mask_a_reg[2]_0 ;
  input \up_filter_mask_a_reg[1]_0 ;
  input \up_filter_mask_a_reg[0]_0 ;
  input \up_filter_mask_b_reg[2]_0 ;
  input \up_filter_mask_b_reg[1]_0 ;
  input \up_filter_mask_b_reg[0]_0 ;
  input \up_flags_reg[1]_0 ;
  input \up_flags_reg[0]_0 ;
  input \up_lsample_hold_config_reg[1]_0 ;
  input \up_lsample_hold_config_reg[0]_0 ;
  input \up_config_reg[1]_1 ;
  input \up_config_reg[0]_0 ;
  input up_wreq;
  input up_rreq;
  input dac_cic_valid;
  input [0:0]cur_count;
  input [0:0]CO;
  input dma_valid_b;
  input dma_valid_a;
  input stop_transfer;
  input dac_rst;
  input dac_valid_corrected;
  input [0:0]cur_count_2;
  input transfer_reg_1;
  input stop_transfer_3;
  input transfer_reg_2;
  input [1:0]transfer_reg_3;
  input [1:0]transfer_reg_4;
  input trigger_adc_m2;
  input trigger_la_m2;
  input [1:0]transfer_i_2;
  input [1:0]transfer_i_2_0;
  input [1:0]transfer_i_2_1;
  input dac_cic_valid_4;
  input [0:0]cur_count_5;
  input [0:0]\interpolation_counter_reg[31] ;
  input dac_valid_corrected_6;
  input [0:0]cur_count_7;
  input [2:0]cic_change_rate_reg;
  input [2:0]cic_change_rate_reg_0;
  input [0:0]cur_count1_carry__0_i_3;
  input [0:0]cur_count1_carry__0_i_3__0;
  input s_axi_aresetn;
  input [4:0]\up_rdata_reg[17]_0 ;
  input [1:0]\any_edge_trigger_reg[1] ;
  input [1:0]\low_level_trigger_reg[1] ;
  input cic_change_rate;
  input cic_change_rate_8;
  input [0:0]E;
  input [31:0]\up_interpolation_ratio_a_reg[31]_0 ;
  input [0:0]\up_interpolation_ratio_b_reg[31]_0 ;
  input [0:0]\up_trigger_config_reg[19]_0 ;
  input [0:0]\up_correction_coefficient_a_reg[15]_0 ;
  input [0:0]\up_correction_coefficient_b_reg[15]_0 ;
  input [0:0]\up_scratch_reg[31]_1 ;
  input [31:0]\up_rdata_reg[31]_1 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [105:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [1:0]\any_edge_trigger_reg[1] ;
  wire cic_change_rate;
  wire cic_change_rate_8;
  wire [2:0]cic_change_rate_reg;
  wire [2:0]cic_change_rate_reg_0;
  wire [0:0]cur_count;
  wire [0:0]cur_count1_carry__0_i_3;
  wire [0:0]cur_count1_carry__0_i_3__0;
  wire [0:0]cur_count_2;
  wire [0:0]cur_count_5;
  wire [0:0]cur_count_7;
  wire \cur_count_reg[0] ;
  wire \cur_count_reg[0]_0 ;
  wire \d_data_cntrl_int_reg[0] ;
  wire [7:0]\d_data_cntrl_int_reg[1] ;
  wire [3:0]\d_data_cntrl_int_reg[1]_0 ;
  wire \d_data_cntrl_int_reg[2] ;
  wire [0:0]\d_data_cntrl_int_reg[2]_0 ;
  wire [1:0]\d_data_cntrl_int_reg[2]_1 ;
  wire [1:0]\d_data_cntrl_int_reg[2]_2 ;
  wire [0:0]\d_data_cntrl_int_reg[2]_3 ;
  wire [0:0]\d_data_cntrl_int_reg[2]_4 ;
  wire \d_data_cntrl_int_reg[3] ;
  wire [7:0]\d_data_cntrl_int_reg[4] ;
  wire [3:0]\d_data_cntrl_int_reg[4]_0 ;
  wire [0:0]\d_data_cntrl_int_reg[4]_1 ;
  wire \d_data_cntrl_int_reg[5] ;
  wire [3:0]\d_data_cntrl_int_reg[5]_0 ;
  wire [0:0]\d_data_cntrl_int_reg[5]_1 ;
  wire [1:0]\d_data_cntrl_int_reg[5]_2 ;
  wire [1:0]\d_data_cntrl_int_reg[5]_3 ;
  wire [0:0]\d_data_cntrl_int_reg[5]_4 ;
  wire [0:0]\d_data_cntrl_int_reg[5]_5 ;
  wire \d_data_cntrl_int_reg[70] ;
  wire \d_data_cntrl_int_reg[70]_0 ;
  wire \d_data_cntrl_int_reg[71] ;
  wire \d_data_cntrl_int_reg[71]_0 ;
  wire [1:0]\d_data_cntrl_int_reg[75] ;
  wire dac_cic_valid;
  wire dac_cic_valid_4;
  wire dac_clk;
  wire dac_rst;
  wire dac_valid_corrected;
  wire dac_valid_corrected_6;
  wire dma_valid_a;
  wire dma_valid_b;
  wire \g_loop[0].valid_int_reg ;
  wire \g_loop[0].valid_int_reg_0 ;
  wire [0:0]\interpolation_counter_reg[31] ;
  wire [1:0]\low_level_trigger_reg[1] ;
  wire [0:0]p_1_out;
  wire [0:0]p_1_out_0;
  wire reset0;
  wire reset02_out;
  wire reset02_out_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire stop_transfer;
  wire stop_transfer_3;
  wire [1:0]transfer_i_2;
  wire [1:0]transfer_i_2_0;
  wire [1:0]transfer_i_2_1;
  wire transfer_reg;
  wire transfer_reg_0;
  wire transfer_reg_1;
  wire transfer_reg_2;
  wire [1:0]transfer_reg_3;
  wire [1:0]transfer_reg_4;
  wire trigger_adc_m2;
  wire [1:0]\trigger_i_m3_reg[1] ;
  wire [1:0]\trigger_i_m3_reg[1]_0 ;
  wire [1:0]\trigger_i_m3_reg[1]_1 ;
  wire trigger_la_m2;
  wire \up_config_reg[0]_0 ;
  wire [109:0]\up_config_reg[1]_0 ;
  wire \up_config_reg[1]_1 ;
  wire [0:0]\up_correction_coefficient_a_reg[15]_0 ;
  wire [0:0]\up_correction_coefficient_b_reg[15]_0 ;
  wire [118:6]up_data_cntrl;
  wire \up_filter_mask_a_reg[0]_0 ;
  wire \up_filter_mask_a_reg[1]_0 ;
  wire \up_filter_mask_a_reg[2]_0 ;
  wire \up_filter_mask_b_reg[0]_0 ;
  wire \up_filter_mask_b_reg[1]_0 ;
  wire \up_filter_mask_b_reg[2]_0 ;
  wire \up_flags_reg[0]_0 ;
  wire \up_flags_reg[1]_0 ;
  wire \up_interpolation_ratio_a_reg[0]_0 ;
  wire \up_interpolation_ratio_a_reg[16]_0 ;
  wire \up_interpolation_ratio_a_reg[18]_0 ;
  wire \up_interpolation_ratio_a_reg[19]_0 ;
  wire \up_interpolation_ratio_a_reg[1]_0 ;
  wire [31:0]\up_interpolation_ratio_a_reg[31]_0 ;
  wire [0:0]\up_interpolation_ratio_b_reg[31]_0 ;
  wire \up_interpolation_ratio_b_reg[8]_0 ;
  wire \up_lsample_hold_config_reg[0]_0 ;
  wire \up_lsample_hold_config_reg[1]_0 ;
  wire up_rack;
  wire [31:0]up_rdata;
  wire \up_rdata_reg[0]_0 ;
  wire \up_rdata_reg[10]_0 ;
  wire \up_rdata_reg[11]_0 ;
  wire \up_rdata_reg[12]_0 ;
  wire \up_rdata_reg[14]_0 ;
  wire \up_rdata_reg[15]_0 ;
  wire \up_rdata_reg[16]_0 ;
  wire [4:0]\up_rdata_reg[17]_0 ;
  wire \up_rdata_reg[18]_0 ;
  wire \up_rdata_reg[19]_0 ;
  wire \up_rdata_reg[21]_0 ;
  wire \up_rdata_reg[23]_0 ;
  wire \up_rdata_reg[25]_0 ;
  wire \up_rdata_reg[26]_0 ;
  wire \up_rdata_reg[27]_0 ;
  wire \up_rdata_reg[28]_0 ;
  wire [9:0]\up_rdata_reg[29]_0 ;
  wire \up_rdata_reg[2]_0 ;
  wire \up_rdata_reg[30]_0 ;
  wire \up_rdata_reg[31]_0 ;
  wire [31:0]\up_rdata_reg[31]_1 ;
  wire \up_rdata_reg[3]_0 ;
  wire \up_rdata_reg[5]_0 ;
  wire \up_rdata_reg[7]_0 ;
  wire \up_rdata_reg[9]_0 ;
  wire up_rreq;
  wire [17:0]up_scratch;
  wire \up_scratch_reg[0]_0 ;
  wire \up_scratch_reg[17]_0 ;
  wire \up_scratch_reg[1]_0 ;
  wire [28:0]\up_scratch_reg[31]_0 ;
  wire [0:0]\up_scratch_reg[31]_1 ;
  wire [0:0]\up_trigger_config_reg[19]_0 ;
  wire up_wack;
  wire up_wreq;

  system_axi_dac_interpolate_0_up_xfer_cntrl i_xfer_cntrl
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\any_edge_trigger_reg[1] (\any_edge_trigger_reg[1] ),
        .cic_change_rate(cic_change_rate),
        .cic_change_rate_8(cic_change_rate_8),
        .cic_change_rate_reg(cic_change_rate_reg),
        .cic_change_rate_reg_0(cic_change_rate_reg_0),
        .cur_count(cur_count),
        .cur_count1_carry__0_i_3(cur_count1_carry__0_i_3),
        .cur_count1_carry__0_i_3__0(cur_count1_carry__0_i_3__0),
        .cur_count_2(cur_count_2),
        .cur_count_5(cur_count_5),
        .cur_count_7(cur_count_7),
        .\cur_count_reg[0] (\cur_count_reg[0] ),
        .\cur_count_reg[0]_0 (\cur_count_reg[0]_0 ),
        .\d_data_cntrl_int_reg[0]_0 (\d_data_cntrl_int_reg[0] ),
        .\d_data_cntrl_int_reg[1]_0 (\d_data_cntrl_int_reg[1] ),
        .\d_data_cntrl_int_reg[1]_1 (\d_data_cntrl_int_reg[1]_0 ),
        .\d_data_cntrl_int_reg[2]_0 (\d_data_cntrl_int_reg[2] ),
        .\d_data_cntrl_int_reg[2]_1 (\d_data_cntrl_int_reg[2]_0 ),
        .\d_data_cntrl_int_reg[2]_2 (\d_data_cntrl_int_reg[2]_1 ),
        .\d_data_cntrl_int_reg[2]_3 (\d_data_cntrl_int_reg[2]_3 ),
        .\d_data_cntrl_int_reg[2]_4 (\d_data_cntrl_int_reg[2]_4 ),
        .\d_data_cntrl_int_reg[2]_5 (\d_data_cntrl_int_reg[2]_2 ),
        .\d_data_cntrl_int_reg[3]_0 (\d_data_cntrl_int_reg[3] ),
        .\d_data_cntrl_int_reg[4]_0 (\d_data_cntrl_int_reg[4] ),
        .\d_data_cntrl_int_reg[4]_1 (\d_data_cntrl_int_reg[4]_0 ),
        .\d_data_cntrl_int_reg[4]_2 (\d_data_cntrl_int_reg[4]_1 ),
        .\d_data_cntrl_int_reg[5]_0 (\d_data_cntrl_int_reg[5] ),
        .\d_data_cntrl_int_reg[5]_1 (\d_data_cntrl_int_reg[5]_0 ),
        .\d_data_cntrl_int_reg[5]_2 (\d_data_cntrl_int_reg[5]_1 ),
        .\d_data_cntrl_int_reg[5]_3 (\d_data_cntrl_int_reg[5]_2 ),
        .\d_data_cntrl_int_reg[5]_4 (\d_data_cntrl_int_reg[5]_4 ),
        .\d_data_cntrl_int_reg[5]_5 (\d_data_cntrl_int_reg[5]_5 ),
        .\d_data_cntrl_int_reg[5]_6 (\d_data_cntrl_int_reg[5]_3 ),
        .\d_data_cntrl_int_reg[70]_0 (\d_data_cntrl_int_reg[70] ),
        .\d_data_cntrl_int_reg[70]_1 (\d_data_cntrl_int_reg[70]_0 ),
        .\d_data_cntrl_int_reg[71]_0 (\d_data_cntrl_int_reg[71] ),
        .\d_data_cntrl_int_reg[71]_1 (\d_data_cntrl_int_reg[71]_0 ),
        .\d_data_cntrl_int_reg[75]_0 (\d_data_cntrl_int_reg[75] ),
        .dac_cic_valid(dac_cic_valid),
        .dac_cic_valid_4(dac_cic_valid_4),
        .dac_clk(dac_clk),
        .dac_rst(dac_rst),
        .dac_valid_corrected(dac_valid_corrected),
        .dac_valid_corrected_6(dac_valid_corrected_6),
        .dma_valid_a(dma_valid_a),
        .dma_valid_b(dma_valid_b),
        .\g_loop[0].valid_int_reg (\g_loop[0].valid_int_reg ),
        .\g_loop[0].valid_int_reg_0 (\g_loop[0].valid_int_reg_0 ),
        .\interpolation_counter_reg[31] (\interpolation_counter_reg[31] ),
        .\low_level_trigger_reg[1] (\low_level_trigger_reg[1] ),
        .p_1_out(p_1_out),
        .p_1_out_0(p_1_out_0),
        .reset0(reset0),
        .reset02_out(reset02_out),
        .reset02_out_1(reset02_out_1),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .stop_transfer(stop_transfer),
        .stop_transfer_3(stop_transfer_3),
        .transfer_i_2_0(transfer_i_2),
        .transfer_i_2_1(transfer_i_2_0),
        .transfer_i_2_2(transfer_i_2_1),
        .transfer_reg(transfer_reg),
        .transfer_reg_0(transfer_reg_0),
        .transfer_reg_1(transfer_reg_1),
        .transfer_reg_2(transfer_reg_2),
        .transfer_reg_3(transfer_reg_3),
        .transfer_reg_4(transfer_reg_4),
        .trigger_adc_m2(trigger_adc_m2),
        .\trigger_i_m3_reg[1] (\trigger_i_m3_reg[1] ),
        .\trigger_i_m3_reg[1]_0 (\trigger_i_m3_reg[1]_0 ),
        .\trigger_i_m3_reg[1]_1 (\trigger_i_m3_reg[1]_1 ),
        .trigger_la_m2(trigger_la_m2),
        .\up_xfer_data_reg[127]_0 ({\up_config_reg[1]_0 [109:101],up_data_cntrl[118],\up_config_reg[1]_0 [100:86],up_data_cntrl[102],\up_config_reg[1]_0 [85:78],up_data_cntrl[93:90],\up_config_reg[1]_0 [77:76],\up_config_reg[1]_0 [71:64],up_data_cntrl[75:74],\up_config_reg[1]_0 [63:48],up_data_cntrl[57:56],\up_config_reg[1]_0 [47],up_data_cntrl[54],\up_config_reg[1]_0 [46:40],up_data_cntrl[46],\up_config_reg[1]_0 [39:20],up_data_cntrl[25:22],\up_config_reg[1]_0 [19:6],up_data_cntrl[7:6],\up_config_reg[1]_0 [5:0]}));
  FDCE #(
    .INIT(1'b0)) 
    \up_config_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_config_reg[0]_0 ),
        .Q(\up_config_reg[1]_0 [108]));
  FDCE #(
    .INIT(1'b0)) 
    \up_config_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_config_reg[1]_1 ),
        .Q(\up_config_reg[1]_0 [109]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [0]),
        .Q(\up_config_reg[1]_0 [78]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [10]),
        .Q(\up_config_reg[1]_0 [87]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [11]),
        .Q(\up_config_reg[1]_0 [88]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [12]),
        .Q(\up_config_reg[1]_0 [89]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [13]),
        .Q(\up_config_reg[1]_0 [90]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [14]),
        .Q(\up_config_reg[1]_0 [91]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [15]),
        .Q(\up_config_reg[1]_0 [92]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [1]),
        .Q(\up_config_reg[1]_0 [79]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [2]),
        .Q(\up_config_reg[1]_0 [80]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [3]),
        .Q(\up_config_reg[1]_0 [81]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [4]),
        .Q(\up_config_reg[1]_0 [82]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [5]),
        .Q(\up_config_reg[1]_0 [83]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [6]),
        .Q(\up_config_reg[1]_0 [84]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [7]),
        .Q(\up_config_reg[1]_0 [85]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [8]),
        .Q(up_data_cntrl[102]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_a_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_a_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [9]),
        .Q(\up_config_reg[1]_0 [86]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [0]),
        .Q(\up_config_reg[1]_0 [93]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [10]),
        .Q(\up_config_reg[1]_0 [102]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [11]),
        .Q(\up_config_reg[1]_0 [103]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [12]),
        .Q(\up_config_reg[1]_0 [104]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [13]),
        .Q(\up_config_reg[1]_0 [105]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [14]),
        .Q(\up_config_reg[1]_0 [106]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [15]),
        .Q(\up_config_reg[1]_0 [107]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [1]),
        .Q(\up_config_reg[1]_0 [94]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [2]),
        .Q(\up_config_reg[1]_0 [95]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [3]),
        .Q(\up_config_reg[1]_0 [96]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [4]),
        .Q(\up_config_reg[1]_0 [97]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [5]),
        .Q(\up_config_reg[1]_0 [98]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [6]),
        .Q(\up_config_reg[1]_0 [99]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [7]),
        .Q(\up_config_reg[1]_0 [100]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [8]),
        .Q(up_data_cntrl[118]));
  FDCE #(
    .INIT(1'b0)) 
    \up_correction_coefficient_b_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_correction_coefficient_b_reg[15]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [9]),
        .Q(\up_config_reg[1]_0 [101]));
  FDCE #(
    .INIT(1'b0)) 
    \up_filter_mask_a_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_filter_mask_a_reg[0]_0 ),
        .Q(\up_config_reg[1]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_filter_mask_a_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_filter_mask_a_reg[1]_0 ),
        .Q(\up_config_reg[1]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_filter_mask_a_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_filter_mask_a_reg[2]_0 ),
        .Q(\up_config_reg[1]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_filter_mask_b_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_filter_mask_b_reg[0]_0 ),
        .Q(\up_config_reg[1]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_filter_mask_b_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_filter_mask_b_reg[1]_0 ),
        .Q(\up_config_reg[1]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_filter_mask_b_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_filter_mask_b_reg[2]_0 ),
        .Q(\up_config_reg[1]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_flags_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_flags_reg[0]_0 ),
        .Q(\up_config_reg[1]_0 [60]));
  FDPE #(
    .INIT(1'b1)) 
    \up_flags_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_flags_reg[1]_0 ),
        .PRE(SR),
        .Q(\up_config_reg[1]_0 [61]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [0]),
        .Q(up_data_cntrl[6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [10]),
        .Q(\up_config_reg[1]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [11]),
        .Q(\up_config_reg[1]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [12]),
        .Q(\up_config_reg[1]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [13]),
        .Q(\up_config_reg[1]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [14]),
        .Q(\up_config_reg[1]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [15]),
        .Q(\up_config_reg[1]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [16]),
        .Q(up_data_cntrl[22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [17]),
        .Q(up_data_cntrl[23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [18]),
        .Q(up_data_cntrl[24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [19]),
        .Q(up_data_cntrl[25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [1]),
        .Q(up_data_cntrl[7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [20]),
        .Q(\up_config_reg[1]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [21]),
        .Q(\up_config_reg[1]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [22]),
        .Q(\up_config_reg[1]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [23]),
        .Q(\up_config_reg[1]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [24]),
        .Q(\up_config_reg[1]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [25]),
        .Q(\up_config_reg[1]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [26]),
        .Q(\up_config_reg[1]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [27]),
        .Q(\up_config_reg[1]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [28]),
        .Q(\up_config_reg[1]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [29]),
        .Q(\up_config_reg[1]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [2]),
        .Q(\up_config_reg[1]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [30]),
        .Q(\up_config_reg[1]_0 [30]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [31]),
        .Q(\up_config_reg[1]_0 [31]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [3]),
        .Q(\up_config_reg[1]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [4]),
        .Q(\up_config_reg[1]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [5]),
        .Q(\up_config_reg[1]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [6]),
        .Q(\up_config_reg[1]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [7]),
        .Q(\up_config_reg[1]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [8]),
        .Q(\up_config_reg[1]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_a_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [9]),
        .Q(\up_config_reg[1]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [0]),
        .Q(\up_config_reg[1]_0 [32]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [10]),
        .Q(\up_config_reg[1]_0 [41]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [11]),
        .Q(\up_config_reg[1]_0 [42]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [12]),
        .Q(\up_config_reg[1]_0 [43]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [13]),
        .Q(\up_config_reg[1]_0 [44]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [14]),
        .Q(\up_config_reg[1]_0 [45]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [15]),
        .Q(\up_config_reg[1]_0 [46]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [16]),
        .Q(up_data_cntrl[54]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [17]),
        .Q(\up_config_reg[1]_0 [47]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [18]),
        .Q(up_data_cntrl[56]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [19]),
        .Q(up_data_cntrl[57]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [1]),
        .Q(\up_config_reg[1]_0 [33]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [20]),
        .Q(\up_config_reg[1]_0 [48]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [21]),
        .Q(\up_config_reg[1]_0 [49]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [22]),
        .Q(\up_config_reg[1]_0 [50]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [23]),
        .Q(\up_config_reg[1]_0 [51]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [24]),
        .Q(\up_config_reg[1]_0 [52]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [25]),
        .Q(\up_config_reg[1]_0 [53]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [26]),
        .Q(\up_config_reg[1]_0 [54]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [27]),
        .Q(\up_config_reg[1]_0 [55]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [28]),
        .Q(\up_config_reg[1]_0 [56]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [29]),
        .Q(\up_config_reg[1]_0 [57]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [2]),
        .Q(\up_config_reg[1]_0 [34]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [30]),
        .Q(\up_config_reg[1]_0 [58]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [31]),
        .Q(\up_config_reg[1]_0 [59]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [3]),
        .Q(\up_config_reg[1]_0 [35]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [4]),
        .Q(\up_config_reg[1]_0 [36]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [5]),
        .Q(\up_config_reg[1]_0 [37]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [6]),
        .Q(\up_config_reg[1]_0 [38]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [7]),
        .Q(\up_config_reg[1]_0 [39]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [8]),
        .Q(up_data_cntrl[46]));
  FDCE #(
    .INIT(1'b0)) 
    \up_interpolation_ratio_b_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_interpolation_ratio_b_reg[31]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [9]),
        .Q(\up_config_reg[1]_0 [40]));
  FDCE #(
    .INIT(1'b0)) 
    \up_lsample_hold_config_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_lsample_hold_config_reg[0]_0 ),
        .Q(\up_config_reg[1]_0 [62]));
  FDCE #(
    .INIT(1'b0)) 
    \up_lsample_hold_config_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_lsample_hold_config_reg[1]_0 ),
        .Q(\up_config_reg[1]_0 [63]));
  FDCE up_rack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(up_rreq),
        .Q(up_rack));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \up_rdata[0]_i_5 
       (.I0(up_scratch[0]),
        .I1(\up_config_reg[1]_0 [0]),
        .I2(\up_rdata_reg[17]_0 [3]),
        .I3(\up_rdata_reg[17]_0 [4]),
        .I4(\up_config_reg[1]_0 [62]),
        .O(\up_scratch_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \up_rdata[0]_i_6 
       (.I0(up_data_cntrl[6]),
        .I1(\up_config_reg[1]_0 [60]),
        .I2(\up_rdata_reg[17]_0 [2]),
        .I3(\up_rdata_reg[17]_0 [3]),
        .I4(up_data_cntrl[74]),
        .O(\up_interpolation_ratio_a_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \up_rdata[16]_i_2 
       (.I0(up_data_cntrl[22]),
        .I1(up_data_cntrl[54]),
        .I2(\up_rdata_reg[17]_0 [1]),
        .I3(\up_rdata_reg[17]_0 [3]),
        .I4(up_data_cntrl[90]),
        .O(\up_interpolation_ratio_a_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF5F503F3F0F0)) 
    \up_rdata[17]_i_2 
       (.I0(up_scratch[17]),
        .I1(up_data_cntrl[23]),
        .I2(\up_rdata_reg[17]_0 [3]),
        .I3(up_data_cntrl[91]),
        .I4(\up_rdata_reg[17]_0 [4]),
        .I5(\up_rdata_reg[17]_0 [0]),
        .O(\up_scratch_reg[17]_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \up_rdata[18]_i_2 
       (.I0(up_data_cntrl[24]),
        .I1(up_data_cntrl[56]),
        .I2(\up_rdata_reg[17]_0 [1]),
        .I3(\up_rdata_reg[17]_0 [3]),
        .I4(up_data_cntrl[92]),
        .O(\up_interpolation_ratio_a_reg[18]_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \up_rdata[19]_i_2 
       (.I0(up_data_cntrl[25]),
        .I1(up_data_cntrl[57]),
        .I2(\up_rdata_reg[17]_0 [1]),
        .I3(\up_rdata_reg[17]_0 [3]),
        .I4(up_data_cntrl[93]),
        .O(\up_interpolation_ratio_a_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \up_rdata[1]_i_6 
       (.I0(up_scratch[1]),
        .I1(\up_config_reg[1]_0 [1]),
        .I2(\up_rdata_reg[17]_0 [3]),
        .I3(\up_rdata_reg[17]_0 [4]),
        .I4(\up_config_reg[1]_0 [63]),
        .O(\up_scratch_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \up_rdata[1]_i_8 
       (.I0(up_data_cntrl[7]),
        .I1(\up_config_reg[1]_0 [61]),
        .I2(\up_rdata_reg[17]_0 [2]),
        .I3(\up_rdata_reg[17]_0 [3]),
        .I4(up_data_cntrl[75]),
        .O(\up_interpolation_ratio_a_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \up_rdata[8]_i_2 
       (.I0(up_data_cntrl[46]),
        .I1(up_data_cntrl[102]),
        .I2(\up_rdata_reg[17]_0 [0]),
        .I3(\up_rdata_reg[17]_0 [2]),
        .I4(up_data_cntrl[118]),
        .O(\up_interpolation_ratio_b_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[0]_i_1 
       (.I0(up_rdata[0]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[10]_i_1 
       (.I0(up_rdata[10]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[11]_i_1 
       (.I0(up_rdata[11]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[12]_i_1 
       (.I0(up_rdata[12]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[14]_i_1 
       (.I0(up_rdata[14]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[15]_i_1 
       (.I0(up_rdata[15]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[16]_i_1 
       (.I0(up_rdata[16]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[18]_i_1 
       (.I0(up_rdata[18]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[19]_i_1 
       (.I0(up_rdata[19]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[21]_i_1 
       (.I0(up_rdata[21]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[23]_i_1 
       (.I0(up_rdata[23]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[25]_i_1 
       (.I0(up_rdata[25]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[26]_i_1 
       (.I0(up_rdata[26]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[27]_i_1 
       (.I0(up_rdata[27]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[28]_i_1 
       (.I0(up_rdata[28]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[2]_i_1 
       (.I0(up_rdata[2]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[30]_i_1 
       (.I0(up_rdata[30]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[31]_i_2 
       (.I0(up_rdata[31]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[3]_i_1 
       (.I0(up_rdata[3]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[5]_i_1 
       (.I0(up_rdata[5]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[7]_i_1 
       (.I0(up_rdata[7]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata_d[9]_i_1 
       (.I0(up_rdata[9]),
        .I1(s_axi_aresetn),
        .O(\up_rdata_reg[9]_0 ));
  FDCE \up_rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [0]),
        .Q(up_rdata[0]));
  FDCE \up_rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [10]),
        .Q(up_rdata[10]));
  FDCE \up_rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [11]),
        .Q(up_rdata[11]));
  FDCE \up_rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [12]),
        .Q(up_rdata[12]));
  FDCE \up_rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [13]),
        .Q(\up_rdata_reg[29]_0 [4]));
  FDCE \up_rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [14]),
        .Q(up_rdata[14]));
  FDCE \up_rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [15]),
        .Q(up_rdata[15]));
  FDCE \up_rdata_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [16]),
        .Q(up_rdata[16]));
  FDCE \up_rdata_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [17]),
        .Q(\up_rdata_reg[29]_0 [5]));
  FDCE \up_rdata_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [18]),
        .Q(up_rdata[18]));
  FDCE \up_rdata_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [19]),
        .Q(up_rdata[19]));
  FDCE \up_rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [1]),
        .Q(\up_rdata_reg[29]_0 [0]));
  FDCE \up_rdata_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [20]),
        .Q(\up_rdata_reg[29]_0 [6]));
  FDCE \up_rdata_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [21]),
        .Q(up_rdata[21]));
  FDCE \up_rdata_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [22]),
        .Q(\up_rdata_reg[29]_0 [7]));
  FDCE \up_rdata_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [23]),
        .Q(up_rdata[23]));
  FDCE \up_rdata_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [24]),
        .Q(\up_rdata_reg[29]_0 [8]));
  FDCE \up_rdata_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [25]),
        .Q(up_rdata[25]));
  FDCE \up_rdata_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [26]),
        .Q(up_rdata[26]));
  FDCE \up_rdata_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [27]),
        .Q(up_rdata[27]));
  FDCE \up_rdata_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [28]),
        .Q(up_rdata[28]));
  FDCE \up_rdata_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [29]),
        .Q(\up_rdata_reg[29]_0 [9]));
  FDCE \up_rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [2]),
        .Q(up_rdata[2]));
  FDCE \up_rdata_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [30]),
        .Q(up_rdata[30]));
  FDCE \up_rdata_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [31]),
        .Q(up_rdata[31]));
  FDCE \up_rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [3]),
        .Q(up_rdata[3]));
  FDCE \up_rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [4]),
        .Q(\up_rdata_reg[29]_0 [1]));
  FDCE \up_rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [5]),
        .Q(up_rdata[5]));
  FDCE \up_rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [6]),
        .Q(\up_rdata_reg[29]_0 [2]));
  FDCE \up_rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [7]),
        .Q(up_rdata[7]));
  FDCE \up_rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [8]),
        .Q(\up_rdata_reg[29]_0 [3]));
  FDCE \up_rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(\up_rdata_reg[31]_1 [9]),
        .Q(up_rdata[9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [0]),
        .Q(up_scratch[0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [10]),
        .Q(\up_scratch_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [11]),
        .Q(\up_scratch_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [12]),
        .Q(\up_scratch_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [13]),
        .Q(\up_scratch_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [14]),
        .Q(\up_scratch_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [15]),
        .Q(\up_scratch_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [16]),
        .Q(\up_scratch_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [17]),
        .Q(up_scratch[17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [18]),
        .Q(\up_scratch_reg[31]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [19]),
        .Q(\up_scratch_reg[31]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [1]),
        .Q(up_scratch[1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[20] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [20]),
        .Q(\up_scratch_reg[31]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[21] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [21]),
        .Q(\up_scratch_reg[31]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[22] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [22]),
        .Q(\up_scratch_reg[31]_0 [19]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[23] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [23]),
        .Q(\up_scratch_reg[31]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[24] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [24]),
        .Q(\up_scratch_reg[31]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[25] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [25]),
        .Q(\up_scratch_reg[31]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[26] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [26]),
        .Q(\up_scratch_reg[31]_0 [23]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[27] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [27]),
        .Q(\up_scratch_reg[31]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[28] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [28]),
        .Q(\up_scratch_reg[31]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[29] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [29]),
        .Q(\up_scratch_reg[31]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [2]),
        .Q(\up_scratch_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[30] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [30]),
        .Q(\up_scratch_reg[31]_0 [27]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[31] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [31]),
        .Q(\up_scratch_reg[31]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [3]),
        .Q(\up_scratch_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [4]),
        .Q(\up_scratch_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [5]),
        .Q(\up_scratch_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [6]),
        .Q(\up_scratch_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [7]),
        .Q(\up_scratch_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [8]),
        .Q(\up_scratch_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \up_scratch_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_scratch_reg[31]_1 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [9]),
        .Q(\up_scratch_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [0]),
        .Q(up_data_cntrl[74]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[10] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [10]),
        .Q(\up_config_reg[1]_0 [72]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[11] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [11]),
        .Q(\up_config_reg[1]_0 [73]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[12] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [12]),
        .Q(\up_config_reg[1]_0 [74]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[13] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [13]),
        .Q(\up_config_reg[1]_0 [75]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[14] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [14]),
        .Q(\up_config_reg[1]_0 [76]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[15] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [15]),
        .Q(\up_config_reg[1]_0 [77]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[16] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [16]),
        .Q(up_data_cntrl[90]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[17] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [17]),
        .Q(up_data_cntrl[91]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[18] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [18]),
        .Q(up_data_cntrl[92]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[19] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [19]),
        .Q(up_data_cntrl[93]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [1]),
        .Q(up_data_cntrl[75]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [2]),
        .Q(\up_config_reg[1]_0 [64]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [3]),
        .Q(\up_config_reg[1]_0 [65]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [4]),
        .Q(\up_config_reg[1]_0 [66]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[5] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [5]),
        .Q(\up_config_reg[1]_0 [67]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[6] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [6]),
        .Q(\up_config_reg[1]_0 [68]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[7] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [7]),
        .Q(\up_config_reg[1]_0 [69]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[8] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [8]),
        .Q(\up_config_reg[1]_0 [70]));
  FDCE #(
    .INIT(1'b0)) 
    \up_trigger_config_reg[9] 
       (.C(s_axi_aclk),
        .CE(\up_trigger_config_reg[19]_0 ),
        .CLR(SR),
        .D(\up_interpolation_ratio_a_reg[31]_0 [9]),
        .Q(\up_config_reg[1]_0 [71]));
  FDCE up_wack_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .CLR(SR),
        .D(up_wreq),
        .Q(up_wack));
endmodule

(* ORIG_REF_NAME = "cic_interp" *) 
module system_axi_dac_interpolate_0_cic_interp
   (\cur_count_reg[15]_0 ,
    \d_data_cntrl_int_reg[4] ,
    \cur_count_reg[0]_0 ,
    \cur_count_reg[2]_0 ,
    \output_register_reg[31]_0 ,
    E,
    dac_clk,
    reset02_out,
    cur_count1_carry_i_1__0_0,
    cur_count1_carry_i_4__0_0,
    cur_count1_carry_i_4__0_1,
    cur_count1_carry_i_3__0_0,
    cur_count1_carry_i_3__0_1,
    cur_count1_carry_i_1__0_1,
    cur_count1_carry__1_0,
    dac_int_ready_reg,
    dac_int_ready_reg_0,
    dac_int_ready_reg_1,
    dac_int_ready_reg_2,
    B,
    Q,
    cur_count1_carry__0_0,
    cur_count1_carry__0_1,
    \input_register_reg[30]_0 );
  output [0:0]\cur_count_reg[15]_0 ;
  output [0:0]\d_data_cntrl_int_reg[4] ;
  output \cur_count_reg[0]_0 ;
  output [0:0]\cur_count_reg[2]_0 ;
  output [15:0]\output_register_reg[31]_0 ;
  input [0:0]E;
  input dac_clk;
  input reset02_out;
  input [7:0]cur_count1_carry_i_1__0_0;
  input [0:0]cur_count1_carry_i_4__0_0;
  input [3:0]cur_count1_carry_i_4__0_1;
  input [0:0]cur_count1_carry_i_3__0_0;
  input [3:0]cur_count1_carry_i_3__0_1;
  input [0:0]cur_count1_carry_i_1__0_1;
  input [1:0]cur_count1_carry__1_0;
  input [0:0]dac_int_ready_reg;
  input dac_int_ready_reg_0;
  input dac_int_ready_reg_1;
  input dac_int_ready_reg_2;
  input [0:0]B;
  input [2:0]Q;
  input [1:0]cur_count1_carry__0_0;
  input [0:0]cur_count1_carry__0_1;
  input [30:0]\input_register_reg[30]_0 ;

  wire [0:0]B;
  wire [0:0]E;
  wire [2:0]Q;
  wire [31:0]cic_pipeline1;
  wire [32:0]cic_pipeline2;
  wire [33:0]cic_pipeline3;
  wire [34:0]cic_pipeline4;
  wire [35:0]cic_pipeline5;
  wire [35:0]cic_pipeline6;
  wire [14:0]cur_count;
  wire [1:0]cur_count1_carry__0_0;
  wire [0:0]cur_count1_carry__0_1;
  wire cur_count1_carry__0_i_3__0_n_0;
  wire cur_count1_carry__0_n_0;
  wire cur_count1_carry__0_n_1;
  wire cur_count1_carry__0_n_2;
  wire cur_count1_carry__0_n_3;
  wire [1:0]cur_count1_carry__1_0;
  wire cur_count1_carry__1_n_2;
  wire cur_count1_carry__1_n_3;
  wire [7:0]cur_count1_carry_i_1__0_0;
  wire [0:0]cur_count1_carry_i_1__0_1;
  wire cur_count1_carry_i_1__0_n_0;
  wire cur_count1_carry_i_2__0_n_0;
  wire [0:0]cur_count1_carry_i_3__0_0;
  wire [3:0]cur_count1_carry_i_3__0_1;
  wire cur_count1_carry_i_3__0_n_0;
  wire [0:0]cur_count1_carry_i_4__0_0;
  wire [3:0]cur_count1_carry_i_4__0_1;
  wire cur_count1_carry_i_4__0_n_0;
  wire cur_count1_carry_n_0;
  wire cur_count1_carry_n_1;
  wire cur_count1_carry_n_2;
  wire cur_count1_carry_n_3;
  wire [9:1]cur_count2;
  wire cur_count2_carry__0_n_0;
  wire cur_count2_carry__0_n_1;
  wire cur_count2_carry__0_n_2;
  wire cur_count2_carry__0_n_3;
  wire cur_count2_carry_n_0;
  wire cur_count2_carry_n_1;
  wire cur_count2_carry_n_2;
  wire cur_count2_carry_n_3;
  wire \cur_count[0]_i_2__2_n_0 ;
  wire \cur_count[0]_i_3__1_n_0 ;
  wire \cur_count[0]_i_3__2_n_0 ;
  wire \cur_count[0]_i_4__1_n_0 ;
  wire \cur_count[0]_i_4__2_n_0 ;
  wire \cur_count[0]_i_5__1_n_0 ;
  wire \cur_count[0]_i_5__2_n_0 ;
  wire \cur_count[0]_i_6__1_n_0 ;
  wire \cur_count[12]_i_2__0_n_0 ;
  wire \cur_count[12]_i_3__0_n_0 ;
  wire \cur_count[12]_i_4__0_n_0 ;
  wire \cur_count[12]_i_5__0_n_0 ;
  wire \cur_count[4]_i_2__0_n_0 ;
  wire \cur_count[4]_i_3__0_n_0 ;
  wire \cur_count[4]_i_4__0_n_0 ;
  wire \cur_count[4]_i_5__0_n_0 ;
  wire \cur_count[8]_i_2__0_n_0 ;
  wire \cur_count[8]_i_3__0_n_0 ;
  wire \cur_count[8]_i_4__0_n_0 ;
  wire \cur_count[8]_i_5__0_n_0 ;
  wire \cur_count_reg[0]_0 ;
  wire \cur_count_reg[0]_i_1__0_n_0 ;
  wire \cur_count_reg[0]_i_1__0_n_1 ;
  wire \cur_count_reg[0]_i_1__0_n_2 ;
  wire \cur_count_reg[0]_i_1__0_n_3 ;
  wire \cur_count_reg[0]_i_1__0_n_4 ;
  wire \cur_count_reg[0]_i_1__0_n_5 ;
  wire \cur_count_reg[0]_i_1__0_n_6 ;
  wire \cur_count_reg[0]_i_1__0_n_7 ;
  wire \cur_count_reg[12]_i_1__0_n_1 ;
  wire \cur_count_reg[12]_i_1__0_n_2 ;
  wire \cur_count_reg[12]_i_1__0_n_3 ;
  wire \cur_count_reg[12]_i_1__0_n_4 ;
  wire \cur_count_reg[12]_i_1__0_n_5 ;
  wire \cur_count_reg[12]_i_1__0_n_6 ;
  wire \cur_count_reg[12]_i_1__0_n_7 ;
  wire [0:0]\cur_count_reg[15]_0 ;
  wire [0:0]\cur_count_reg[2]_0 ;
  wire \cur_count_reg[4]_i_1__0_n_0 ;
  wire \cur_count_reg[4]_i_1__0_n_1 ;
  wire \cur_count_reg[4]_i_1__0_n_2 ;
  wire \cur_count_reg[4]_i_1__0_n_3 ;
  wire \cur_count_reg[4]_i_1__0_n_4 ;
  wire \cur_count_reg[4]_i_1__0_n_5 ;
  wire \cur_count_reg[4]_i_1__0_n_6 ;
  wire \cur_count_reg[4]_i_1__0_n_7 ;
  wire \cur_count_reg[8]_i_1__0_n_0 ;
  wire \cur_count_reg[8]_i_1__0_n_1 ;
  wire \cur_count_reg[8]_i_1__0_n_2 ;
  wire \cur_count_reg[8]_i_1__0_n_3 ;
  wire \cur_count_reg[8]_i_1__0_n_4 ;
  wire \cur_count_reg[8]_i_1__0_n_5 ;
  wire \cur_count_reg[8]_i_1__0_n_6 ;
  wire \cur_count_reg[8]_i_1__0_n_7 ;
  wire [0:0]\d_data_cntrl_int_reg[4] ;
  wire dac_clk;
  wire [0:0]dac_int_ready_reg;
  wire dac_int_ready_reg_0;
  wire dac_int_ready_reg_1;
  wire dac_int_ready_reg_2;
  wire [30:0]diff1;
  wire [31:0]diff2;
  wire [32:0]diff3;
  wire [33:0]diff4;
  wire [34:0]diff5;
  wire [35:0]diff6;
  wire [30:0]input_register;
  wire [30:0]\input_register_reg[30]_0 ;
  wire load;
  wire \output_register[16]_i_2__0_n_0 ;
  wire \output_register[17]_i_2__0_n_0 ;
  wire \output_register[18]_i_2__0_n_0 ;
  wire \output_register[19]_i_2__0_n_0 ;
  wire \output_register[20]_i_2__0_n_0 ;
  wire \output_register[21]_i_2__0_n_0 ;
  wire \output_register[22]_i_2__0_n_0 ;
  wire \output_register[23]_i_2__0_n_0 ;
  wire \output_register[24]_i_2__0_n_0 ;
  wire \output_register[25]_i_2__0_n_0 ;
  wire \output_register[26]_i_2__0_n_0 ;
  wire \output_register[27]_i_2__0_n_0 ;
  wire \output_register[28]_i_2__0_n_0 ;
  wire \output_register[29]_i_2__0_n_0 ;
  wire \output_register[30]_i_2__0_n_0 ;
  wire \output_register[31]_i_2__0_n_0 ;
  wire [15:0]\output_register_reg[31]_0 ;
  wire [31:16]p_0_out;
  wire reset02_out;
  wire \section_out10[0]_i_2__0_n_0 ;
  wire \section_out10[0]_i_3__0_n_0 ;
  wire \section_out10[0]_i_4__0_n_0 ;
  wire \section_out10[0]_i_5__0_n_0 ;
  wire \section_out10[12]_i_2__0_n_0 ;
  wire \section_out10[12]_i_3__0_n_0 ;
  wire \section_out10[12]_i_4__0_n_0 ;
  wire \section_out10[12]_i_5__0_n_0 ;
  wire \section_out10[16]_i_2__0_n_0 ;
  wire \section_out10[16]_i_3__0_n_0 ;
  wire \section_out10[16]_i_4__0_n_0 ;
  wire \section_out10[16]_i_5__0_n_0 ;
  wire \section_out10[20]_i_2__0_n_0 ;
  wire \section_out10[20]_i_3__0_n_0 ;
  wire \section_out10[20]_i_4__0_n_0 ;
  wire \section_out10[20]_i_5__0_n_0 ;
  wire \section_out10[24]_i_2__0_n_0 ;
  wire \section_out10[24]_i_3__0_n_0 ;
  wire \section_out10[24]_i_4__0_n_0 ;
  wire \section_out10[24]_i_5__0_n_0 ;
  wire \section_out10[28]_i_2__0_n_0 ;
  wire \section_out10[28]_i_3__0_n_0 ;
  wire \section_out10[28]_i_4__0_n_0 ;
  wire \section_out10[28]_i_5__0_n_0 ;
  wire \section_out10[32]_i_2__0_n_0 ;
  wire \section_out10[32]_i_3__0_n_0 ;
  wire \section_out10[32]_i_4__0_n_0 ;
  wire \section_out10[32]_i_5__0_n_0 ;
  wire \section_out10[36]_i_2__0_n_0 ;
  wire \section_out10[36]_i_3__0_n_0 ;
  wire \section_out10[36]_i_4__0_n_0 ;
  wire \section_out10[36]_i_5__0_n_0 ;
  wire \section_out10[40]_i_2__0_n_0 ;
  wire \section_out10[40]_i_3__0_n_0 ;
  wire \section_out10[40]_i_4__0_n_0 ;
  wire \section_out10[40]_i_5__0_n_0 ;
  wire \section_out10[44]_i_2__0_n_0 ;
  wire \section_out10[44]_i_3__0_n_0 ;
  wire \section_out10[44]_i_4__0_n_0 ;
  wire \section_out10[44]_i_5__0_n_0 ;
  wire \section_out10[48]_i_2__0_n_0 ;
  wire \section_out10[48]_i_3__0_n_0 ;
  wire \section_out10[48]_i_4__0_n_0 ;
  wire \section_out10[48]_i_5__0_n_0 ;
  wire \section_out10[4]_i_2__0_n_0 ;
  wire \section_out10[4]_i_3__0_n_0 ;
  wire \section_out10[4]_i_4__0_n_0 ;
  wire \section_out10[4]_i_5__0_n_0 ;
  wire \section_out10[52]_i_2__0_n_0 ;
  wire \section_out10[52]_i_3__0_n_0 ;
  wire \section_out10[52]_i_4__0_n_0 ;
  wire \section_out10[52]_i_5__0_n_0 ;
  wire \section_out10[56]_i_2__0_n_0 ;
  wire \section_out10[56]_i_3__0_n_0 ;
  wire \section_out10[56]_i_4__0_n_0 ;
  wire \section_out10[56]_i_5__0_n_0 ;
  wire \section_out10[60]_i_2__0_n_0 ;
  wire \section_out10[60]_i_3__0_n_0 ;
  wire \section_out10[60]_i_4__0_n_0 ;
  wire \section_out10[60]_i_5__0_n_0 ;
  wire \section_out10[64]_i_2__0_n_0 ;
  wire \section_out10[64]_i_3__0_n_0 ;
  wire \section_out10[64]_i_4__0_n_0 ;
  wire \section_out10[64]_i_5__0_n_0 ;
  wire \section_out10[68]_i_2__0_n_0 ;
  wire \section_out10[68]_i_3__0_n_0 ;
  wire \section_out10[68]_i_4__0_n_0 ;
  wire \section_out10[68]_i_5__0_n_0 ;
  wire \section_out10[72]_i_2__0_n_0 ;
  wire \section_out10[72]_i_3__0_n_0 ;
  wire \section_out10[72]_i_4__0_n_0 ;
  wire \section_out10[72]_i_5__0_n_0 ;
  wire \section_out10[76]_i_2__0_n_0 ;
  wire \section_out10[76]_i_3__0_n_0 ;
  wire \section_out10[76]_i_4__0_n_0 ;
  wire \section_out10[76]_i_5__0_n_0 ;
  wire \section_out10[8]_i_2__0_n_0 ;
  wire \section_out10[8]_i_3__0_n_0 ;
  wire \section_out10[8]_i_4__0_n_0 ;
  wire \section_out10[8]_i_5__0_n_0 ;
  wire [79:0]section_out10_reg;
  wire \section_out10_reg[0]_i_1__0_n_0 ;
  wire \section_out10_reg[0]_i_1__0_n_1 ;
  wire \section_out10_reg[0]_i_1__0_n_2 ;
  wire \section_out10_reg[0]_i_1__0_n_3 ;
  wire \section_out10_reg[0]_i_1__0_n_4 ;
  wire \section_out10_reg[0]_i_1__0_n_5 ;
  wire \section_out10_reg[0]_i_1__0_n_6 ;
  wire \section_out10_reg[0]_i_1__0_n_7 ;
  wire \section_out10_reg[12]_i_1__0_n_0 ;
  wire \section_out10_reg[12]_i_1__0_n_1 ;
  wire \section_out10_reg[12]_i_1__0_n_2 ;
  wire \section_out10_reg[12]_i_1__0_n_3 ;
  wire \section_out10_reg[12]_i_1__0_n_4 ;
  wire \section_out10_reg[12]_i_1__0_n_5 ;
  wire \section_out10_reg[12]_i_1__0_n_6 ;
  wire \section_out10_reg[12]_i_1__0_n_7 ;
  wire \section_out10_reg[16]_i_1__0_n_0 ;
  wire \section_out10_reg[16]_i_1__0_n_1 ;
  wire \section_out10_reg[16]_i_1__0_n_2 ;
  wire \section_out10_reg[16]_i_1__0_n_3 ;
  wire \section_out10_reg[16]_i_1__0_n_4 ;
  wire \section_out10_reg[16]_i_1__0_n_5 ;
  wire \section_out10_reg[16]_i_1__0_n_6 ;
  wire \section_out10_reg[16]_i_1__0_n_7 ;
  wire \section_out10_reg[20]_i_1__0_n_0 ;
  wire \section_out10_reg[20]_i_1__0_n_1 ;
  wire \section_out10_reg[20]_i_1__0_n_2 ;
  wire \section_out10_reg[20]_i_1__0_n_3 ;
  wire \section_out10_reg[20]_i_1__0_n_4 ;
  wire \section_out10_reg[20]_i_1__0_n_5 ;
  wire \section_out10_reg[20]_i_1__0_n_6 ;
  wire \section_out10_reg[20]_i_1__0_n_7 ;
  wire \section_out10_reg[24]_i_1__0_n_0 ;
  wire \section_out10_reg[24]_i_1__0_n_1 ;
  wire \section_out10_reg[24]_i_1__0_n_2 ;
  wire \section_out10_reg[24]_i_1__0_n_3 ;
  wire \section_out10_reg[24]_i_1__0_n_4 ;
  wire \section_out10_reg[24]_i_1__0_n_5 ;
  wire \section_out10_reg[24]_i_1__0_n_6 ;
  wire \section_out10_reg[24]_i_1__0_n_7 ;
  wire \section_out10_reg[28]_i_1__0_n_0 ;
  wire \section_out10_reg[28]_i_1__0_n_1 ;
  wire \section_out10_reg[28]_i_1__0_n_2 ;
  wire \section_out10_reg[28]_i_1__0_n_3 ;
  wire \section_out10_reg[28]_i_1__0_n_4 ;
  wire \section_out10_reg[28]_i_1__0_n_5 ;
  wire \section_out10_reg[28]_i_1__0_n_6 ;
  wire \section_out10_reg[28]_i_1__0_n_7 ;
  wire \section_out10_reg[32]_i_1__0_n_0 ;
  wire \section_out10_reg[32]_i_1__0_n_1 ;
  wire \section_out10_reg[32]_i_1__0_n_2 ;
  wire \section_out10_reg[32]_i_1__0_n_3 ;
  wire \section_out10_reg[32]_i_1__0_n_4 ;
  wire \section_out10_reg[32]_i_1__0_n_5 ;
  wire \section_out10_reg[32]_i_1__0_n_6 ;
  wire \section_out10_reg[32]_i_1__0_n_7 ;
  wire \section_out10_reg[36]_i_1__0_n_0 ;
  wire \section_out10_reg[36]_i_1__0_n_1 ;
  wire \section_out10_reg[36]_i_1__0_n_2 ;
  wire \section_out10_reg[36]_i_1__0_n_3 ;
  wire \section_out10_reg[36]_i_1__0_n_4 ;
  wire \section_out10_reg[36]_i_1__0_n_5 ;
  wire \section_out10_reg[36]_i_1__0_n_6 ;
  wire \section_out10_reg[36]_i_1__0_n_7 ;
  wire \section_out10_reg[40]_i_1__0_n_0 ;
  wire \section_out10_reg[40]_i_1__0_n_1 ;
  wire \section_out10_reg[40]_i_1__0_n_2 ;
  wire \section_out10_reg[40]_i_1__0_n_3 ;
  wire \section_out10_reg[40]_i_1__0_n_4 ;
  wire \section_out10_reg[40]_i_1__0_n_5 ;
  wire \section_out10_reg[40]_i_1__0_n_6 ;
  wire \section_out10_reg[40]_i_1__0_n_7 ;
  wire \section_out10_reg[44]_i_1__0_n_0 ;
  wire \section_out10_reg[44]_i_1__0_n_1 ;
  wire \section_out10_reg[44]_i_1__0_n_2 ;
  wire \section_out10_reg[44]_i_1__0_n_3 ;
  wire \section_out10_reg[44]_i_1__0_n_4 ;
  wire \section_out10_reg[44]_i_1__0_n_5 ;
  wire \section_out10_reg[44]_i_1__0_n_6 ;
  wire \section_out10_reg[44]_i_1__0_n_7 ;
  wire \section_out10_reg[48]_i_1__0_n_0 ;
  wire \section_out10_reg[48]_i_1__0_n_1 ;
  wire \section_out10_reg[48]_i_1__0_n_2 ;
  wire \section_out10_reg[48]_i_1__0_n_3 ;
  wire \section_out10_reg[48]_i_1__0_n_4 ;
  wire \section_out10_reg[48]_i_1__0_n_5 ;
  wire \section_out10_reg[48]_i_1__0_n_6 ;
  wire \section_out10_reg[48]_i_1__0_n_7 ;
  wire \section_out10_reg[4]_i_1__0_n_0 ;
  wire \section_out10_reg[4]_i_1__0_n_1 ;
  wire \section_out10_reg[4]_i_1__0_n_2 ;
  wire \section_out10_reg[4]_i_1__0_n_3 ;
  wire \section_out10_reg[4]_i_1__0_n_4 ;
  wire \section_out10_reg[4]_i_1__0_n_5 ;
  wire \section_out10_reg[4]_i_1__0_n_6 ;
  wire \section_out10_reg[4]_i_1__0_n_7 ;
  wire \section_out10_reg[52]_i_1__0_n_0 ;
  wire \section_out10_reg[52]_i_1__0_n_1 ;
  wire \section_out10_reg[52]_i_1__0_n_2 ;
  wire \section_out10_reg[52]_i_1__0_n_3 ;
  wire \section_out10_reg[52]_i_1__0_n_4 ;
  wire \section_out10_reg[52]_i_1__0_n_5 ;
  wire \section_out10_reg[52]_i_1__0_n_6 ;
  wire \section_out10_reg[52]_i_1__0_n_7 ;
  wire \section_out10_reg[56]_i_1__0_n_0 ;
  wire \section_out10_reg[56]_i_1__0_n_1 ;
  wire \section_out10_reg[56]_i_1__0_n_2 ;
  wire \section_out10_reg[56]_i_1__0_n_3 ;
  wire \section_out10_reg[56]_i_1__0_n_4 ;
  wire \section_out10_reg[56]_i_1__0_n_5 ;
  wire \section_out10_reg[56]_i_1__0_n_6 ;
  wire \section_out10_reg[56]_i_1__0_n_7 ;
  wire \section_out10_reg[60]_i_1__0_n_0 ;
  wire \section_out10_reg[60]_i_1__0_n_1 ;
  wire \section_out10_reg[60]_i_1__0_n_2 ;
  wire \section_out10_reg[60]_i_1__0_n_3 ;
  wire \section_out10_reg[60]_i_1__0_n_4 ;
  wire \section_out10_reg[60]_i_1__0_n_5 ;
  wire \section_out10_reg[60]_i_1__0_n_6 ;
  wire \section_out10_reg[60]_i_1__0_n_7 ;
  wire \section_out10_reg[64]_i_1__0_n_0 ;
  wire \section_out10_reg[64]_i_1__0_n_1 ;
  wire \section_out10_reg[64]_i_1__0_n_2 ;
  wire \section_out10_reg[64]_i_1__0_n_3 ;
  wire \section_out10_reg[64]_i_1__0_n_4 ;
  wire \section_out10_reg[64]_i_1__0_n_5 ;
  wire \section_out10_reg[64]_i_1__0_n_6 ;
  wire \section_out10_reg[64]_i_1__0_n_7 ;
  wire \section_out10_reg[68]_i_1__0_n_0 ;
  wire \section_out10_reg[68]_i_1__0_n_1 ;
  wire \section_out10_reg[68]_i_1__0_n_2 ;
  wire \section_out10_reg[68]_i_1__0_n_3 ;
  wire \section_out10_reg[68]_i_1__0_n_4 ;
  wire \section_out10_reg[68]_i_1__0_n_5 ;
  wire \section_out10_reg[68]_i_1__0_n_6 ;
  wire \section_out10_reg[68]_i_1__0_n_7 ;
  wire \section_out10_reg[72]_i_1__0_n_0 ;
  wire \section_out10_reg[72]_i_1__0_n_1 ;
  wire \section_out10_reg[72]_i_1__0_n_2 ;
  wire \section_out10_reg[72]_i_1__0_n_3 ;
  wire \section_out10_reg[72]_i_1__0_n_4 ;
  wire \section_out10_reg[72]_i_1__0_n_5 ;
  wire \section_out10_reg[72]_i_1__0_n_6 ;
  wire \section_out10_reg[72]_i_1__0_n_7 ;
  wire \section_out10_reg[76]_i_1__0_n_1 ;
  wire \section_out10_reg[76]_i_1__0_n_2 ;
  wire \section_out10_reg[76]_i_1__0_n_3 ;
  wire \section_out10_reg[76]_i_1__0_n_4 ;
  wire \section_out10_reg[76]_i_1__0_n_5 ;
  wire \section_out10_reg[76]_i_1__0_n_6 ;
  wire \section_out10_reg[76]_i_1__0_n_7 ;
  wire \section_out10_reg[8]_i_1__0_n_0 ;
  wire \section_out10_reg[8]_i_1__0_n_1 ;
  wire \section_out10_reg[8]_i_1__0_n_2 ;
  wire \section_out10_reg[8]_i_1__0_n_3 ;
  wire \section_out10_reg[8]_i_1__0_n_4 ;
  wire \section_out10_reg[8]_i_1__0_n_5 ;
  wire \section_out10_reg[8]_i_1__0_n_6 ;
  wire \section_out10_reg[8]_i_1__0_n_7 ;
  wire \section_out11[0]_i_2__0_n_0 ;
  wire \section_out11[0]_i_3__0_n_0 ;
  wire \section_out11[0]_i_4__0_n_0 ;
  wire \section_out11[0]_i_5__0_n_0 ;
  wire \section_out11[12]_i_2__0_n_0 ;
  wire \section_out11[12]_i_3__0_n_0 ;
  wire \section_out11[12]_i_4__0_n_0 ;
  wire \section_out11[12]_i_5__0_n_0 ;
  wire \section_out11[16]_i_2__0_n_0 ;
  wire \section_out11[16]_i_3__0_n_0 ;
  wire \section_out11[16]_i_4__0_n_0 ;
  wire \section_out11[16]_i_5__0_n_0 ;
  wire \section_out11[20]_i_2__0_n_0 ;
  wire \section_out11[20]_i_3__0_n_0 ;
  wire \section_out11[20]_i_4__0_n_0 ;
  wire \section_out11[20]_i_5__0_n_0 ;
  wire \section_out11[24]_i_2__0_n_0 ;
  wire \section_out11[24]_i_3__0_n_0 ;
  wire \section_out11[24]_i_4__0_n_0 ;
  wire \section_out11[24]_i_5__0_n_0 ;
  wire \section_out11[28]_i_2__0_n_0 ;
  wire \section_out11[28]_i_3__0_n_0 ;
  wire \section_out11[28]_i_4__0_n_0 ;
  wire \section_out11[28]_i_5__0_n_0 ;
  wire \section_out11[32]_i_2__0_n_0 ;
  wire \section_out11[32]_i_3__0_n_0 ;
  wire \section_out11[32]_i_4__0_n_0 ;
  wire \section_out11[32]_i_5__0_n_0 ;
  wire \section_out11[36]_i_2__0_n_0 ;
  wire \section_out11[36]_i_3__0_n_0 ;
  wire \section_out11[36]_i_4__0_n_0 ;
  wire \section_out11[36]_i_5__0_n_0 ;
  wire \section_out11[40]_i_2__0_n_0 ;
  wire \section_out11[40]_i_3__0_n_0 ;
  wire \section_out11[40]_i_4__0_n_0 ;
  wire \section_out11[40]_i_5__0_n_0 ;
  wire \section_out11[44]_i_2__0_n_0 ;
  wire \section_out11[44]_i_3__0_n_0 ;
  wire \section_out11[44]_i_4__0_n_0 ;
  wire \section_out11[44]_i_5__0_n_0 ;
  wire \section_out11[48]_i_2__0_n_0 ;
  wire \section_out11[48]_i_3__0_n_0 ;
  wire \section_out11[48]_i_4__0_n_0 ;
  wire \section_out11[48]_i_5__0_n_0 ;
  wire \section_out11[4]_i_2__0_n_0 ;
  wire \section_out11[4]_i_3__0_n_0 ;
  wire \section_out11[4]_i_4__0_n_0 ;
  wire \section_out11[4]_i_5__0_n_0 ;
  wire \section_out11[52]_i_2__0_n_0 ;
  wire \section_out11[52]_i_3__0_n_0 ;
  wire \section_out11[52]_i_4__0_n_0 ;
  wire \section_out11[52]_i_5__0_n_0 ;
  wire \section_out11[56]_i_2__0_n_0 ;
  wire \section_out11[56]_i_3__0_n_0 ;
  wire \section_out11[56]_i_4__0_n_0 ;
  wire \section_out11[56]_i_5__0_n_0 ;
  wire \section_out11[60]_i_2__0_n_0 ;
  wire \section_out11[60]_i_3__0_n_0 ;
  wire \section_out11[60]_i_4__0_n_0 ;
  wire \section_out11[60]_i_5__0_n_0 ;
  wire \section_out11[64]_i_2__0_n_0 ;
  wire \section_out11[64]_i_3__0_n_0 ;
  wire \section_out11[64]_i_4__0_n_0 ;
  wire \section_out11[64]_i_5__0_n_0 ;
  wire \section_out11[68]_i_2__0_n_0 ;
  wire \section_out11[68]_i_3__0_n_0 ;
  wire \section_out11[68]_i_4__0_n_0 ;
  wire \section_out11[68]_i_5__0_n_0 ;
  wire \section_out11[72]_i_2__0_n_0 ;
  wire \section_out11[72]_i_3__0_n_0 ;
  wire \section_out11[72]_i_4__0_n_0 ;
  wire \section_out11[72]_i_5__0_n_0 ;
  wire \section_out11[76]_i_2__0_n_0 ;
  wire \section_out11[76]_i_3__0_n_0 ;
  wire \section_out11[76]_i_4__0_n_0 ;
  wire \section_out11[76]_i_5__0_n_0 ;
  wire \section_out11[80]_i_2__0_n_0 ;
  wire \section_out11[80]_i_3__0_n_0 ;
  wire \section_out11[80]_i_4__0_n_0 ;
  wire \section_out11[80]_i_5__0_n_0 ;
  wire \section_out11[84]_i_2__0_n_0 ;
  wire \section_out11[84]_i_3__0_n_0 ;
  wire \section_out11[84]_i_4__0_n_0 ;
  wire \section_out11[84]_i_5__0_n_0 ;
  wire \section_out11[88]_i_2__0_n_0 ;
  wire \section_out11[88]_i_3__0_n_0 ;
  wire \section_out11[88]_i_4__0_n_0 ;
  wire \section_out11[88]_i_5__0_n_0 ;
  wire \section_out11[8]_i_2__0_n_0 ;
  wire \section_out11[8]_i_3__0_n_0 ;
  wire \section_out11[8]_i_4__0_n_0 ;
  wire \section_out11[8]_i_5__0_n_0 ;
  wire \section_out11[92]_i_2__0_n_0 ;
  wire \section_out11[92]_i_3__0_n_0 ;
  wire \section_out11[92]_i_4__0_n_0 ;
  wire [94:0]section_out11_reg;
  wire \section_out11_reg[0]_i_1__0_n_0 ;
  wire \section_out11_reg[0]_i_1__0_n_1 ;
  wire \section_out11_reg[0]_i_1__0_n_2 ;
  wire \section_out11_reg[0]_i_1__0_n_3 ;
  wire \section_out11_reg[0]_i_1__0_n_4 ;
  wire \section_out11_reg[0]_i_1__0_n_5 ;
  wire \section_out11_reg[0]_i_1__0_n_6 ;
  wire \section_out11_reg[0]_i_1__0_n_7 ;
  wire \section_out11_reg[12]_i_1__0_n_0 ;
  wire \section_out11_reg[12]_i_1__0_n_1 ;
  wire \section_out11_reg[12]_i_1__0_n_2 ;
  wire \section_out11_reg[12]_i_1__0_n_3 ;
  wire \section_out11_reg[12]_i_1__0_n_4 ;
  wire \section_out11_reg[12]_i_1__0_n_5 ;
  wire \section_out11_reg[12]_i_1__0_n_6 ;
  wire \section_out11_reg[12]_i_1__0_n_7 ;
  wire \section_out11_reg[16]_i_1__0_n_0 ;
  wire \section_out11_reg[16]_i_1__0_n_1 ;
  wire \section_out11_reg[16]_i_1__0_n_2 ;
  wire \section_out11_reg[16]_i_1__0_n_3 ;
  wire \section_out11_reg[16]_i_1__0_n_4 ;
  wire \section_out11_reg[16]_i_1__0_n_5 ;
  wire \section_out11_reg[16]_i_1__0_n_6 ;
  wire \section_out11_reg[16]_i_1__0_n_7 ;
  wire \section_out11_reg[20]_i_1__0_n_0 ;
  wire \section_out11_reg[20]_i_1__0_n_1 ;
  wire \section_out11_reg[20]_i_1__0_n_2 ;
  wire \section_out11_reg[20]_i_1__0_n_3 ;
  wire \section_out11_reg[20]_i_1__0_n_4 ;
  wire \section_out11_reg[20]_i_1__0_n_5 ;
  wire \section_out11_reg[20]_i_1__0_n_6 ;
  wire \section_out11_reg[20]_i_1__0_n_7 ;
  wire \section_out11_reg[24]_i_1__0_n_0 ;
  wire \section_out11_reg[24]_i_1__0_n_1 ;
  wire \section_out11_reg[24]_i_1__0_n_2 ;
  wire \section_out11_reg[24]_i_1__0_n_3 ;
  wire \section_out11_reg[24]_i_1__0_n_4 ;
  wire \section_out11_reg[24]_i_1__0_n_5 ;
  wire \section_out11_reg[24]_i_1__0_n_6 ;
  wire \section_out11_reg[24]_i_1__0_n_7 ;
  wire \section_out11_reg[28]_i_1__0_n_0 ;
  wire \section_out11_reg[28]_i_1__0_n_1 ;
  wire \section_out11_reg[28]_i_1__0_n_2 ;
  wire \section_out11_reg[28]_i_1__0_n_3 ;
  wire \section_out11_reg[28]_i_1__0_n_4 ;
  wire \section_out11_reg[28]_i_1__0_n_5 ;
  wire \section_out11_reg[28]_i_1__0_n_6 ;
  wire \section_out11_reg[28]_i_1__0_n_7 ;
  wire \section_out11_reg[32]_i_1__0_n_0 ;
  wire \section_out11_reg[32]_i_1__0_n_1 ;
  wire \section_out11_reg[32]_i_1__0_n_2 ;
  wire \section_out11_reg[32]_i_1__0_n_3 ;
  wire \section_out11_reg[32]_i_1__0_n_4 ;
  wire \section_out11_reg[32]_i_1__0_n_5 ;
  wire \section_out11_reg[32]_i_1__0_n_6 ;
  wire \section_out11_reg[32]_i_1__0_n_7 ;
  wire \section_out11_reg[36]_i_1__0_n_0 ;
  wire \section_out11_reg[36]_i_1__0_n_1 ;
  wire \section_out11_reg[36]_i_1__0_n_2 ;
  wire \section_out11_reg[36]_i_1__0_n_3 ;
  wire \section_out11_reg[36]_i_1__0_n_4 ;
  wire \section_out11_reg[36]_i_1__0_n_5 ;
  wire \section_out11_reg[36]_i_1__0_n_6 ;
  wire \section_out11_reg[36]_i_1__0_n_7 ;
  wire \section_out11_reg[40]_i_1__0_n_0 ;
  wire \section_out11_reg[40]_i_1__0_n_1 ;
  wire \section_out11_reg[40]_i_1__0_n_2 ;
  wire \section_out11_reg[40]_i_1__0_n_3 ;
  wire \section_out11_reg[40]_i_1__0_n_4 ;
  wire \section_out11_reg[40]_i_1__0_n_5 ;
  wire \section_out11_reg[40]_i_1__0_n_6 ;
  wire \section_out11_reg[40]_i_1__0_n_7 ;
  wire \section_out11_reg[44]_i_1__0_n_0 ;
  wire \section_out11_reg[44]_i_1__0_n_1 ;
  wire \section_out11_reg[44]_i_1__0_n_2 ;
  wire \section_out11_reg[44]_i_1__0_n_3 ;
  wire \section_out11_reg[44]_i_1__0_n_4 ;
  wire \section_out11_reg[44]_i_1__0_n_5 ;
  wire \section_out11_reg[44]_i_1__0_n_6 ;
  wire \section_out11_reg[44]_i_1__0_n_7 ;
  wire \section_out11_reg[48]_i_1__0_n_0 ;
  wire \section_out11_reg[48]_i_1__0_n_1 ;
  wire \section_out11_reg[48]_i_1__0_n_2 ;
  wire \section_out11_reg[48]_i_1__0_n_3 ;
  wire \section_out11_reg[48]_i_1__0_n_4 ;
  wire \section_out11_reg[48]_i_1__0_n_5 ;
  wire \section_out11_reg[48]_i_1__0_n_6 ;
  wire \section_out11_reg[48]_i_1__0_n_7 ;
  wire \section_out11_reg[4]_i_1__0_n_0 ;
  wire \section_out11_reg[4]_i_1__0_n_1 ;
  wire \section_out11_reg[4]_i_1__0_n_2 ;
  wire \section_out11_reg[4]_i_1__0_n_3 ;
  wire \section_out11_reg[4]_i_1__0_n_4 ;
  wire \section_out11_reg[4]_i_1__0_n_5 ;
  wire \section_out11_reg[4]_i_1__0_n_6 ;
  wire \section_out11_reg[4]_i_1__0_n_7 ;
  wire \section_out11_reg[52]_i_1__0_n_0 ;
  wire \section_out11_reg[52]_i_1__0_n_1 ;
  wire \section_out11_reg[52]_i_1__0_n_2 ;
  wire \section_out11_reg[52]_i_1__0_n_3 ;
  wire \section_out11_reg[52]_i_1__0_n_4 ;
  wire \section_out11_reg[52]_i_1__0_n_5 ;
  wire \section_out11_reg[52]_i_1__0_n_6 ;
  wire \section_out11_reg[52]_i_1__0_n_7 ;
  wire \section_out11_reg[56]_i_1__0_n_0 ;
  wire \section_out11_reg[56]_i_1__0_n_1 ;
  wire \section_out11_reg[56]_i_1__0_n_2 ;
  wire \section_out11_reg[56]_i_1__0_n_3 ;
  wire \section_out11_reg[56]_i_1__0_n_4 ;
  wire \section_out11_reg[56]_i_1__0_n_5 ;
  wire \section_out11_reg[56]_i_1__0_n_6 ;
  wire \section_out11_reg[56]_i_1__0_n_7 ;
  wire \section_out11_reg[60]_i_1__0_n_0 ;
  wire \section_out11_reg[60]_i_1__0_n_1 ;
  wire \section_out11_reg[60]_i_1__0_n_2 ;
  wire \section_out11_reg[60]_i_1__0_n_3 ;
  wire \section_out11_reg[60]_i_1__0_n_4 ;
  wire \section_out11_reg[60]_i_1__0_n_5 ;
  wire \section_out11_reg[60]_i_1__0_n_6 ;
  wire \section_out11_reg[60]_i_1__0_n_7 ;
  wire \section_out11_reg[64]_i_1__0_n_0 ;
  wire \section_out11_reg[64]_i_1__0_n_1 ;
  wire \section_out11_reg[64]_i_1__0_n_2 ;
  wire \section_out11_reg[64]_i_1__0_n_3 ;
  wire \section_out11_reg[64]_i_1__0_n_4 ;
  wire \section_out11_reg[64]_i_1__0_n_5 ;
  wire \section_out11_reg[64]_i_1__0_n_6 ;
  wire \section_out11_reg[64]_i_1__0_n_7 ;
  wire \section_out11_reg[68]_i_1__0_n_0 ;
  wire \section_out11_reg[68]_i_1__0_n_1 ;
  wire \section_out11_reg[68]_i_1__0_n_2 ;
  wire \section_out11_reg[68]_i_1__0_n_3 ;
  wire \section_out11_reg[68]_i_1__0_n_4 ;
  wire \section_out11_reg[68]_i_1__0_n_5 ;
  wire \section_out11_reg[68]_i_1__0_n_6 ;
  wire \section_out11_reg[68]_i_1__0_n_7 ;
  wire \section_out11_reg[72]_i_1__0_n_0 ;
  wire \section_out11_reg[72]_i_1__0_n_1 ;
  wire \section_out11_reg[72]_i_1__0_n_2 ;
  wire \section_out11_reg[72]_i_1__0_n_3 ;
  wire \section_out11_reg[72]_i_1__0_n_4 ;
  wire \section_out11_reg[72]_i_1__0_n_5 ;
  wire \section_out11_reg[72]_i_1__0_n_6 ;
  wire \section_out11_reg[72]_i_1__0_n_7 ;
  wire \section_out11_reg[76]_i_1__0_n_0 ;
  wire \section_out11_reg[76]_i_1__0_n_1 ;
  wire \section_out11_reg[76]_i_1__0_n_2 ;
  wire \section_out11_reg[76]_i_1__0_n_3 ;
  wire \section_out11_reg[76]_i_1__0_n_4 ;
  wire \section_out11_reg[76]_i_1__0_n_5 ;
  wire \section_out11_reg[76]_i_1__0_n_6 ;
  wire \section_out11_reg[76]_i_1__0_n_7 ;
  wire \section_out11_reg[80]_i_1__0_n_0 ;
  wire \section_out11_reg[80]_i_1__0_n_1 ;
  wire \section_out11_reg[80]_i_1__0_n_2 ;
  wire \section_out11_reg[80]_i_1__0_n_3 ;
  wire \section_out11_reg[80]_i_1__0_n_4 ;
  wire \section_out11_reg[80]_i_1__0_n_5 ;
  wire \section_out11_reg[80]_i_1__0_n_6 ;
  wire \section_out11_reg[80]_i_1__0_n_7 ;
  wire \section_out11_reg[84]_i_1__0_n_0 ;
  wire \section_out11_reg[84]_i_1__0_n_1 ;
  wire \section_out11_reg[84]_i_1__0_n_2 ;
  wire \section_out11_reg[84]_i_1__0_n_3 ;
  wire \section_out11_reg[84]_i_1__0_n_4 ;
  wire \section_out11_reg[84]_i_1__0_n_5 ;
  wire \section_out11_reg[84]_i_1__0_n_6 ;
  wire \section_out11_reg[84]_i_1__0_n_7 ;
  wire \section_out11_reg[88]_i_1__0_n_0 ;
  wire \section_out11_reg[88]_i_1__0_n_1 ;
  wire \section_out11_reg[88]_i_1__0_n_2 ;
  wire \section_out11_reg[88]_i_1__0_n_3 ;
  wire \section_out11_reg[88]_i_1__0_n_4 ;
  wire \section_out11_reg[88]_i_1__0_n_5 ;
  wire \section_out11_reg[88]_i_1__0_n_6 ;
  wire \section_out11_reg[88]_i_1__0_n_7 ;
  wire \section_out11_reg[8]_i_1__0_n_0 ;
  wire \section_out11_reg[8]_i_1__0_n_1 ;
  wire \section_out11_reg[8]_i_1__0_n_2 ;
  wire \section_out11_reg[8]_i_1__0_n_3 ;
  wire \section_out11_reg[8]_i_1__0_n_4 ;
  wire \section_out11_reg[8]_i_1__0_n_5 ;
  wire \section_out11_reg[8]_i_1__0_n_6 ;
  wire \section_out11_reg[8]_i_1__0_n_7 ;
  wire \section_out11_reg[92]_i_1__0_n_2 ;
  wire \section_out11_reg[92]_i_1__0_n_3 ;
  wire \section_out11_reg[92]_i_1__0_n_5 ;
  wire \section_out11_reg[92]_i_1__0_n_6 ;
  wire \section_out11_reg[92]_i_1__0_n_7 ;
  wire \section_out12[0]_i_2__0_n_0 ;
  wire \section_out12[0]_i_3__0_n_0 ;
  wire \section_out12[0]_i_4__0_n_0 ;
  wire \section_out12[0]_i_5__0_n_0 ;
  wire \section_out12[100]_i_2__0_n_0 ;
  wire \section_out12[100]_i_3__0_n_0 ;
  wire \section_out12[100]_i_4__0_n_0 ;
  wire \section_out12[100]_i_5__0_n_0 ;
  wire \section_out12[104]_i_2__0_n_0 ;
  wire \section_out12[104]_i_3__0_n_0 ;
  wire \section_out12[104]_i_4__0_n_0 ;
  wire \section_out12[104]_i_5__0_n_0 ;
  wire \section_out12[108]_i_2__0_n_0 ;
  wire \section_out12[12]_i_2__0_n_0 ;
  wire \section_out12[12]_i_3__0_n_0 ;
  wire \section_out12[12]_i_4__0_n_0 ;
  wire \section_out12[12]_i_5__0_n_0 ;
  wire \section_out12[16]_i_2__0_n_0 ;
  wire \section_out12[16]_i_3__0_n_0 ;
  wire \section_out12[16]_i_4__0_n_0 ;
  wire \section_out12[16]_i_5__0_n_0 ;
  wire \section_out12[20]_i_2__0_n_0 ;
  wire \section_out12[20]_i_3__0_n_0 ;
  wire \section_out12[20]_i_4__0_n_0 ;
  wire \section_out12[20]_i_5__0_n_0 ;
  wire \section_out12[24]_i_2__0_n_0 ;
  wire \section_out12[24]_i_3__0_n_0 ;
  wire \section_out12[24]_i_4__0_n_0 ;
  wire \section_out12[24]_i_5__0_n_0 ;
  wire \section_out12[28]_i_2__0_n_0 ;
  wire \section_out12[28]_i_3__0_n_0 ;
  wire \section_out12[28]_i_4__0_n_0 ;
  wire \section_out12[28]_i_5__0_n_0 ;
  wire \section_out12[32]_i_2__0_n_0 ;
  wire \section_out12[32]_i_3__0_n_0 ;
  wire \section_out12[32]_i_4__0_n_0 ;
  wire \section_out12[32]_i_5__0_n_0 ;
  wire \section_out12[36]_i_2__0_n_0 ;
  wire \section_out12[36]_i_3__0_n_0 ;
  wire \section_out12[36]_i_4__0_n_0 ;
  wire \section_out12[36]_i_5__0_n_0 ;
  wire \section_out12[40]_i_2__0_n_0 ;
  wire \section_out12[40]_i_3__0_n_0 ;
  wire \section_out12[40]_i_4__0_n_0 ;
  wire \section_out12[40]_i_5__0_n_0 ;
  wire \section_out12[44]_i_2__0_n_0 ;
  wire \section_out12[44]_i_3__0_n_0 ;
  wire \section_out12[44]_i_4__0_n_0 ;
  wire \section_out12[44]_i_5__0_n_0 ;
  wire \section_out12[48]_i_2__0_n_0 ;
  wire \section_out12[48]_i_3__0_n_0 ;
  wire \section_out12[48]_i_4__0_n_0 ;
  wire \section_out12[48]_i_5__0_n_0 ;
  wire \section_out12[4]_i_2__0_n_0 ;
  wire \section_out12[4]_i_3__0_n_0 ;
  wire \section_out12[4]_i_4__0_n_0 ;
  wire \section_out12[4]_i_5__0_n_0 ;
  wire \section_out12[52]_i_2__0_n_0 ;
  wire \section_out12[52]_i_3__0_n_0 ;
  wire \section_out12[52]_i_4__0_n_0 ;
  wire \section_out12[52]_i_5__0_n_0 ;
  wire \section_out12[56]_i_2__0_n_0 ;
  wire \section_out12[56]_i_3__0_n_0 ;
  wire \section_out12[56]_i_4__0_n_0 ;
  wire \section_out12[56]_i_5__0_n_0 ;
  wire \section_out12[60]_i_2__0_n_0 ;
  wire \section_out12[60]_i_3__0_n_0 ;
  wire \section_out12[60]_i_4__0_n_0 ;
  wire \section_out12[60]_i_5__0_n_0 ;
  wire \section_out12[64]_i_2__0_n_0 ;
  wire \section_out12[64]_i_3__0_n_0 ;
  wire \section_out12[64]_i_4__0_n_0 ;
  wire \section_out12[64]_i_5__0_n_0 ;
  wire \section_out12[68]_i_2__0_n_0 ;
  wire \section_out12[68]_i_3__0_n_0 ;
  wire \section_out12[68]_i_4__0_n_0 ;
  wire \section_out12[68]_i_5__0_n_0 ;
  wire \section_out12[72]_i_2__0_n_0 ;
  wire \section_out12[72]_i_3__0_n_0 ;
  wire \section_out12[72]_i_4__0_n_0 ;
  wire \section_out12[72]_i_5__0_n_0 ;
  wire \section_out12[76]_i_2__0_n_0 ;
  wire \section_out12[76]_i_3__0_n_0 ;
  wire \section_out12[76]_i_4__0_n_0 ;
  wire \section_out12[76]_i_5__0_n_0 ;
  wire \section_out12[80]_i_2__0_n_0 ;
  wire \section_out12[80]_i_3__0_n_0 ;
  wire \section_out12[80]_i_4__0_n_0 ;
  wire \section_out12[80]_i_5__0_n_0 ;
  wire \section_out12[84]_i_2__0_n_0 ;
  wire \section_out12[84]_i_3__0_n_0 ;
  wire \section_out12[84]_i_4__0_n_0 ;
  wire \section_out12[84]_i_5__0_n_0 ;
  wire \section_out12[88]_i_2__0_n_0 ;
  wire \section_out12[88]_i_3__0_n_0 ;
  wire \section_out12[88]_i_4__0_n_0 ;
  wire \section_out12[88]_i_5__0_n_0 ;
  wire \section_out12[8]_i_2__0_n_0 ;
  wire \section_out12[8]_i_3__0_n_0 ;
  wire \section_out12[8]_i_4__0_n_0 ;
  wire \section_out12[8]_i_5__0_n_0 ;
  wire \section_out12[92]_i_2__0_n_0 ;
  wire \section_out12[92]_i_3__0_n_0 ;
  wire \section_out12[92]_i_4__0_n_0 ;
  wire \section_out12[92]_i_5__0_n_0 ;
  wire \section_out12[96]_i_2__0_n_0 ;
  wire \section_out12[96]_i_3__0_n_0 ;
  wire \section_out12[96]_i_4__0_n_0 ;
  wire \section_out12[96]_i_5__0_n_0 ;
  wire \section_out12_reg[0]_i_1__0_n_0 ;
  wire \section_out12_reg[0]_i_1__0_n_1 ;
  wire \section_out12_reg[0]_i_1__0_n_2 ;
  wire \section_out12_reg[0]_i_1__0_n_3 ;
  wire \section_out12_reg[0]_i_1__0_n_4 ;
  wire \section_out12_reg[0]_i_1__0_n_5 ;
  wire \section_out12_reg[0]_i_1__0_n_6 ;
  wire \section_out12_reg[0]_i_1__0_n_7 ;
  wire \section_out12_reg[100]_i_1__0_n_0 ;
  wire \section_out12_reg[100]_i_1__0_n_1 ;
  wire \section_out12_reg[100]_i_1__0_n_2 ;
  wire \section_out12_reg[100]_i_1__0_n_3 ;
  wire \section_out12_reg[100]_i_1__0_n_4 ;
  wire \section_out12_reg[100]_i_1__0_n_5 ;
  wire \section_out12_reg[100]_i_1__0_n_6 ;
  wire \section_out12_reg[100]_i_1__0_n_7 ;
  wire \section_out12_reg[104]_i_1__0_n_0 ;
  wire \section_out12_reg[104]_i_1__0_n_1 ;
  wire \section_out12_reg[104]_i_1__0_n_2 ;
  wire \section_out12_reg[104]_i_1__0_n_3 ;
  wire \section_out12_reg[104]_i_1__0_n_4 ;
  wire \section_out12_reg[104]_i_1__0_n_5 ;
  wire \section_out12_reg[104]_i_1__0_n_6 ;
  wire \section_out12_reg[104]_i_1__0_n_7 ;
  wire \section_out12_reg[108]_i_1__0_n_7 ;
  wire \section_out12_reg[12]_i_1__0_n_0 ;
  wire \section_out12_reg[12]_i_1__0_n_1 ;
  wire \section_out12_reg[12]_i_1__0_n_2 ;
  wire \section_out12_reg[12]_i_1__0_n_3 ;
  wire \section_out12_reg[12]_i_1__0_n_4 ;
  wire \section_out12_reg[12]_i_1__0_n_5 ;
  wire \section_out12_reg[12]_i_1__0_n_6 ;
  wire \section_out12_reg[12]_i_1__0_n_7 ;
  wire \section_out12_reg[16]_i_1__0_n_0 ;
  wire \section_out12_reg[16]_i_1__0_n_1 ;
  wire \section_out12_reg[16]_i_1__0_n_2 ;
  wire \section_out12_reg[16]_i_1__0_n_3 ;
  wire \section_out12_reg[16]_i_1__0_n_4 ;
  wire \section_out12_reg[16]_i_1__0_n_5 ;
  wire \section_out12_reg[16]_i_1__0_n_6 ;
  wire \section_out12_reg[16]_i_1__0_n_7 ;
  wire \section_out12_reg[20]_i_1__0_n_0 ;
  wire \section_out12_reg[20]_i_1__0_n_1 ;
  wire \section_out12_reg[20]_i_1__0_n_2 ;
  wire \section_out12_reg[20]_i_1__0_n_3 ;
  wire \section_out12_reg[20]_i_1__0_n_4 ;
  wire \section_out12_reg[20]_i_1__0_n_5 ;
  wire \section_out12_reg[20]_i_1__0_n_6 ;
  wire \section_out12_reg[20]_i_1__0_n_7 ;
  wire \section_out12_reg[24]_i_1__0_n_0 ;
  wire \section_out12_reg[24]_i_1__0_n_1 ;
  wire \section_out12_reg[24]_i_1__0_n_2 ;
  wire \section_out12_reg[24]_i_1__0_n_3 ;
  wire \section_out12_reg[24]_i_1__0_n_4 ;
  wire \section_out12_reg[24]_i_1__0_n_5 ;
  wire \section_out12_reg[24]_i_1__0_n_6 ;
  wire \section_out12_reg[24]_i_1__0_n_7 ;
  wire \section_out12_reg[28]_i_1__0_n_0 ;
  wire \section_out12_reg[28]_i_1__0_n_1 ;
  wire \section_out12_reg[28]_i_1__0_n_2 ;
  wire \section_out12_reg[28]_i_1__0_n_3 ;
  wire \section_out12_reg[28]_i_1__0_n_4 ;
  wire \section_out12_reg[28]_i_1__0_n_5 ;
  wire \section_out12_reg[28]_i_1__0_n_6 ;
  wire \section_out12_reg[28]_i_1__0_n_7 ;
  wire \section_out12_reg[32]_i_1__0_n_0 ;
  wire \section_out12_reg[32]_i_1__0_n_1 ;
  wire \section_out12_reg[32]_i_1__0_n_2 ;
  wire \section_out12_reg[32]_i_1__0_n_3 ;
  wire \section_out12_reg[32]_i_1__0_n_4 ;
  wire \section_out12_reg[32]_i_1__0_n_5 ;
  wire \section_out12_reg[32]_i_1__0_n_6 ;
  wire \section_out12_reg[32]_i_1__0_n_7 ;
  wire \section_out12_reg[36]_i_1__0_n_0 ;
  wire \section_out12_reg[36]_i_1__0_n_1 ;
  wire \section_out12_reg[36]_i_1__0_n_2 ;
  wire \section_out12_reg[36]_i_1__0_n_3 ;
  wire \section_out12_reg[36]_i_1__0_n_4 ;
  wire \section_out12_reg[36]_i_1__0_n_5 ;
  wire \section_out12_reg[36]_i_1__0_n_6 ;
  wire \section_out12_reg[36]_i_1__0_n_7 ;
  wire \section_out12_reg[40]_i_1__0_n_0 ;
  wire \section_out12_reg[40]_i_1__0_n_1 ;
  wire \section_out12_reg[40]_i_1__0_n_2 ;
  wire \section_out12_reg[40]_i_1__0_n_3 ;
  wire \section_out12_reg[40]_i_1__0_n_4 ;
  wire \section_out12_reg[40]_i_1__0_n_5 ;
  wire \section_out12_reg[40]_i_1__0_n_6 ;
  wire \section_out12_reg[40]_i_1__0_n_7 ;
  wire \section_out12_reg[44]_i_1__0_n_0 ;
  wire \section_out12_reg[44]_i_1__0_n_1 ;
  wire \section_out12_reg[44]_i_1__0_n_2 ;
  wire \section_out12_reg[44]_i_1__0_n_3 ;
  wire \section_out12_reg[44]_i_1__0_n_4 ;
  wire \section_out12_reg[44]_i_1__0_n_5 ;
  wire \section_out12_reg[44]_i_1__0_n_6 ;
  wire \section_out12_reg[44]_i_1__0_n_7 ;
  wire \section_out12_reg[48]_i_1__0_n_0 ;
  wire \section_out12_reg[48]_i_1__0_n_1 ;
  wire \section_out12_reg[48]_i_1__0_n_2 ;
  wire \section_out12_reg[48]_i_1__0_n_3 ;
  wire \section_out12_reg[48]_i_1__0_n_4 ;
  wire \section_out12_reg[48]_i_1__0_n_5 ;
  wire \section_out12_reg[48]_i_1__0_n_6 ;
  wire \section_out12_reg[48]_i_1__0_n_7 ;
  wire \section_out12_reg[4]_i_1__0_n_0 ;
  wire \section_out12_reg[4]_i_1__0_n_1 ;
  wire \section_out12_reg[4]_i_1__0_n_2 ;
  wire \section_out12_reg[4]_i_1__0_n_3 ;
  wire \section_out12_reg[4]_i_1__0_n_4 ;
  wire \section_out12_reg[4]_i_1__0_n_5 ;
  wire \section_out12_reg[4]_i_1__0_n_6 ;
  wire \section_out12_reg[4]_i_1__0_n_7 ;
  wire \section_out12_reg[52]_i_1__0_n_0 ;
  wire \section_out12_reg[52]_i_1__0_n_1 ;
  wire \section_out12_reg[52]_i_1__0_n_2 ;
  wire \section_out12_reg[52]_i_1__0_n_3 ;
  wire \section_out12_reg[52]_i_1__0_n_4 ;
  wire \section_out12_reg[52]_i_1__0_n_5 ;
  wire \section_out12_reg[52]_i_1__0_n_6 ;
  wire \section_out12_reg[52]_i_1__0_n_7 ;
  wire \section_out12_reg[56]_i_1__0_n_0 ;
  wire \section_out12_reg[56]_i_1__0_n_1 ;
  wire \section_out12_reg[56]_i_1__0_n_2 ;
  wire \section_out12_reg[56]_i_1__0_n_3 ;
  wire \section_out12_reg[56]_i_1__0_n_4 ;
  wire \section_out12_reg[56]_i_1__0_n_5 ;
  wire \section_out12_reg[56]_i_1__0_n_6 ;
  wire \section_out12_reg[56]_i_1__0_n_7 ;
  wire \section_out12_reg[60]_i_1__0_n_0 ;
  wire \section_out12_reg[60]_i_1__0_n_1 ;
  wire \section_out12_reg[60]_i_1__0_n_2 ;
  wire \section_out12_reg[60]_i_1__0_n_3 ;
  wire \section_out12_reg[60]_i_1__0_n_4 ;
  wire \section_out12_reg[60]_i_1__0_n_5 ;
  wire \section_out12_reg[60]_i_1__0_n_6 ;
  wire \section_out12_reg[60]_i_1__0_n_7 ;
  wire \section_out12_reg[64]_i_1__0_n_0 ;
  wire \section_out12_reg[64]_i_1__0_n_1 ;
  wire \section_out12_reg[64]_i_1__0_n_2 ;
  wire \section_out12_reg[64]_i_1__0_n_3 ;
  wire \section_out12_reg[64]_i_1__0_n_4 ;
  wire \section_out12_reg[64]_i_1__0_n_5 ;
  wire \section_out12_reg[64]_i_1__0_n_6 ;
  wire \section_out12_reg[64]_i_1__0_n_7 ;
  wire \section_out12_reg[68]_i_1__0_n_0 ;
  wire \section_out12_reg[68]_i_1__0_n_1 ;
  wire \section_out12_reg[68]_i_1__0_n_2 ;
  wire \section_out12_reg[68]_i_1__0_n_3 ;
  wire \section_out12_reg[68]_i_1__0_n_4 ;
  wire \section_out12_reg[68]_i_1__0_n_5 ;
  wire \section_out12_reg[68]_i_1__0_n_6 ;
  wire \section_out12_reg[68]_i_1__0_n_7 ;
  wire \section_out12_reg[72]_i_1__0_n_0 ;
  wire \section_out12_reg[72]_i_1__0_n_1 ;
  wire \section_out12_reg[72]_i_1__0_n_2 ;
  wire \section_out12_reg[72]_i_1__0_n_3 ;
  wire \section_out12_reg[72]_i_1__0_n_4 ;
  wire \section_out12_reg[72]_i_1__0_n_5 ;
  wire \section_out12_reg[72]_i_1__0_n_6 ;
  wire \section_out12_reg[72]_i_1__0_n_7 ;
  wire \section_out12_reg[76]_i_1__0_n_0 ;
  wire \section_out12_reg[76]_i_1__0_n_1 ;
  wire \section_out12_reg[76]_i_1__0_n_2 ;
  wire \section_out12_reg[76]_i_1__0_n_3 ;
  wire \section_out12_reg[76]_i_1__0_n_4 ;
  wire \section_out12_reg[76]_i_1__0_n_5 ;
  wire \section_out12_reg[76]_i_1__0_n_6 ;
  wire \section_out12_reg[76]_i_1__0_n_7 ;
  wire \section_out12_reg[80]_i_1__0_n_0 ;
  wire \section_out12_reg[80]_i_1__0_n_1 ;
  wire \section_out12_reg[80]_i_1__0_n_2 ;
  wire \section_out12_reg[80]_i_1__0_n_3 ;
  wire \section_out12_reg[80]_i_1__0_n_4 ;
  wire \section_out12_reg[80]_i_1__0_n_5 ;
  wire \section_out12_reg[80]_i_1__0_n_6 ;
  wire \section_out12_reg[80]_i_1__0_n_7 ;
  wire \section_out12_reg[84]_i_1__0_n_0 ;
  wire \section_out12_reg[84]_i_1__0_n_1 ;
  wire \section_out12_reg[84]_i_1__0_n_2 ;
  wire \section_out12_reg[84]_i_1__0_n_3 ;
  wire \section_out12_reg[84]_i_1__0_n_4 ;
  wire \section_out12_reg[84]_i_1__0_n_5 ;
  wire \section_out12_reg[84]_i_1__0_n_6 ;
  wire \section_out12_reg[84]_i_1__0_n_7 ;
  wire \section_out12_reg[88]_i_1__0_n_0 ;
  wire \section_out12_reg[88]_i_1__0_n_1 ;
  wire \section_out12_reg[88]_i_1__0_n_2 ;
  wire \section_out12_reg[88]_i_1__0_n_3 ;
  wire \section_out12_reg[88]_i_1__0_n_4 ;
  wire \section_out12_reg[88]_i_1__0_n_5 ;
  wire \section_out12_reg[88]_i_1__0_n_6 ;
  wire \section_out12_reg[88]_i_1__0_n_7 ;
  wire \section_out12_reg[8]_i_1__0_n_0 ;
  wire \section_out12_reg[8]_i_1__0_n_1 ;
  wire \section_out12_reg[8]_i_1__0_n_2 ;
  wire \section_out12_reg[8]_i_1__0_n_3 ;
  wire \section_out12_reg[8]_i_1__0_n_4 ;
  wire \section_out12_reg[8]_i_1__0_n_5 ;
  wire \section_out12_reg[8]_i_1__0_n_6 ;
  wire \section_out12_reg[8]_i_1__0_n_7 ;
  wire \section_out12_reg[92]_i_1__0_n_0 ;
  wire \section_out12_reg[92]_i_1__0_n_1 ;
  wire \section_out12_reg[92]_i_1__0_n_2 ;
  wire \section_out12_reg[92]_i_1__0_n_3 ;
  wire \section_out12_reg[92]_i_1__0_n_4 ;
  wire \section_out12_reg[92]_i_1__0_n_5 ;
  wire \section_out12_reg[92]_i_1__0_n_6 ;
  wire \section_out12_reg[92]_i_1__0_n_7 ;
  wire \section_out12_reg[96]_i_1__0_n_0 ;
  wire \section_out12_reg[96]_i_1__0_n_1 ;
  wire \section_out12_reg[96]_i_1__0_n_2 ;
  wire \section_out12_reg[96]_i_1__0_n_3 ;
  wire \section_out12_reg[96]_i_1__0_n_4 ;
  wire \section_out12_reg[96]_i_1__0_n_5 ;
  wire \section_out12_reg[96]_i_1__0_n_6 ;
  wire \section_out12_reg[96]_i_1__0_n_7 ;
  wire \section_out12_reg_n_0_[0] ;
  wire \section_out12_reg_n_0_[100] ;
  wire \section_out12_reg_n_0_[101] ;
  wire \section_out12_reg_n_0_[102] ;
  wire \section_out12_reg_n_0_[103] ;
  wire \section_out12_reg_n_0_[104] ;
  wire \section_out12_reg_n_0_[105] ;
  wire \section_out12_reg_n_0_[106] ;
  wire \section_out12_reg_n_0_[107] ;
  wire \section_out12_reg_n_0_[108] ;
  wire \section_out12_reg_n_0_[10] ;
  wire \section_out12_reg_n_0_[11] ;
  wire \section_out12_reg_n_0_[12] ;
  wire \section_out12_reg_n_0_[13] ;
  wire \section_out12_reg_n_0_[14] ;
  wire \section_out12_reg_n_0_[15] ;
  wire \section_out12_reg_n_0_[16] ;
  wire \section_out12_reg_n_0_[17] ;
  wire \section_out12_reg_n_0_[18] ;
  wire \section_out12_reg_n_0_[19] ;
  wire \section_out12_reg_n_0_[1] ;
  wire \section_out12_reg_n_0_[20] ;
  wire \section_out12_reg_n_0_[21] ;
  wire \section_out12_reg_n_0_[22] ;
  wire \section_out12_reg_n_0_[23] ;
  wire \section_out12_reg_n_0_[24] ;
  wire \section_out12_reg_n_0_[25] ;
  wire \section_out12_reg_n_0_[26] ;
  wire \section_out12_reg_n_0_[27] ;
  wire \section_out12_reg_n_0_[28] ;
  wire \section_out12_reg_n_0_[29] ;
  wire \section_out12_reg_n_0_[2] ;
  wire \section_out12_reg_n_0_[30] ;
  wire \section_out12_reg_n_0_[31] ;
  wire \section_out12_reg_n_0_[32] ;
  wire \section_out12_reg_n_0_[33] ;
  wire \section_out12_reg_n_0_[34] ;
  wire \section_out12_reg_n_0_[35] ;
  wire \section_out12_reg_n_0_[36] ;
  wire \section_out12_reg_n_0_[37] ;
  wire \section_out12_reg_n_0_[38] ;
  wire \section_out12_reg_n_0_[39] ;
  wire \section_out12_reg_n_0_[3] ;
  wire \section_out12_reg_n_0_[40] ;
  wire \section_out12_reg_n_0_[41] ;
  wire \section_out12_reg_n_0_[42] ;
  wire \section_out12_reg_n_0_[43] ;
  wire \section_out12_reg_n_0_[44] ;
  wire \section_out12_reg_n_0_[45] ;
  wire \section_out12_reg_n_0_[46] ;
  wire \section_out12_reg_n_0_[47] ;
  wire \section_out12_reg_n_0_[48] ;
  wire \section_out12_reg_n_0_[49] ;
  wire \section_out12_reg_n_0_[4] ;
  wire \section_out12_reg_n_0_[50] ;
  wire \section_out12_reg_n_0_[51] ;
  wire \section_out12_reg_n_0_[52] ;
  wire \section_out12_reg_n_0_[53] ;
  wire \section_out12_reg_n_0_[54] ;
  wire \section_out12_reg_n_0_[55] ;
  wire \section_out12_reg_n_0_[56] ;
  wire \section_out12_reg_n_0_[57] ;
  wire \section_out12_reg_n_0_[58] ;
  wire \section_out12_reg_n_0_[59] ;
  wire \section_out12_reg_n_0_[5] ;
  wire \section_out12_reg_n_0_[60] ;
  wire \section_out12_reg_n_0_[61] ;
  wire \section_out12_reg_n_0_[62] ;
  wire \section_out12_reg_n_0_[63] ;
  wire \section_out12_reg_n_0_[64] ;
  wire \section_out12_reg_n_0_[65] ;
  wire \section_out12_reg_n_0_[66] ;
  wire \section_out12_reg_n_0_[67] ;
  wire \section_out12_reg_n_0_[68] ;
  wire \section_out12_reg_n_0_[69] ;
  wire \section_out12_reg_n_0_[6] ;
  wire \section_out12_reg_n_0_[70] ;
  wire \section_out12_reg_n_0_[71] ;
  wire \section_out12_reg_n_0_[72] ;
  wire \section_out12_reg_n_0_[73] ;
  wire \section_out12_reg_n_0_[74] ;
  wire \section_out12_reg_n_0_[75] ;
  wire \section_out12_reg_n_0_[76] ;
  wire \section_out12_reg_n_0_[77] ;
  wire \section_out12_reg_n_0_[78] ;
  wire \section_out12_reg_n_0_[79] ;
  wire \section_out12_reg_n_0_[7] ;
  wire \section_out12_reg_n_0_[80] ;
  wire \section_out12_reg_n_0_[81] ;
  wire \section_out12_reg_n_0_[82] ;
  wire \section_out12_reg_n_0_[83] ;
  wire \section_out12_reg_n_0_[84] ;
  wire \section_out12_reg_n_0_[85] ;
  wire \section_out12_reg_n_0_[86] ;
  wire \section_out12_reg_n_0_[87] ;
  wire \section_out12_reg_n_0_[88] ;
  wire \section_out12_reg_n_0_[89] ;
  wire \section_out12_reg_n_0_[8] ;
  wire \section_out12_reg_n_0_[90] ;
  wire \section_out12_reg_n_0_[91] ;
  wire \section_out12_reg_n_0_[92] ;
  wire \section_out12_reg_n_0_[93] ;
  wire \section_out12_reg_n_0_[94] ;
  wire \section_out12_reg_n_0_[95] ;
  wire \section_out12_reg_n_0_[96] ;
  wire \section_out12_reg_n_0_[97] ;
  wire \section_out12_reg_n_0_[98] ;
  wire \section_out12_reg_n_0_[99] ;
  wire \section_out12_reg_n_0_[9] ;
  wire \section_out7[0]_i_2__0_n_0 ;
  wire \section_out7[0]_i_3__0_n_0 ;
  wire \section_out7[0]_i_4__0_n_0 ;
  wire \section_out7[0]_i_5__0_n_0 ;
  wire \section_out7[12]_i_2__0_n_0 ;
  wire \section_out7[12]_i_3__0_n_0 ;
  wire \section_out7[12]_i_4__0_n_0 ;
  wire \section_out7[12]_i_5__0_n_0 ;
  wire \section_out7[16]_i_2__0_n_0 ;
  wire \section_out7[16]_i_3__0_n_0 ;
  wire \section_out7[16]_i_4__0_n_0 ;
  wire \section_out7[16]_i_5__0_n_0 ;
  wire \section_out7[20]_i_2__0_n_0 ;
  wire \section_out7[20]_i_3__0_n_0 ;
  wire \section_out7[20]_i_4__0_n_0 ;
  wire \section_out7[20]_i_5__0_n_0 ;
  wire \section_out7[24]_i_2__0_n_0 ;
  wire \section_out7[24]_i_3__0_n_0 ;
  wire \section_out7[24]_i_4__0_n_0 ;
  wire \section_out7[24]_i_5__0_n_0 ;
  wire \section_out7[28]_i_2__0_n_0 ;
  wire \section_out7[28]_i_3__0_n_0 ;
  wire \section_out7[28]_i_4__0_n_0 ;
  wire \section_out7[28]_i_5__0_n_0 ;
  wire \section_out7[32]_i_2__0_n_0 ;
  wire \section_out7[32]_i_3__0_n_0 ;
  wire \section_out7[32]_i_4__0_n_0 ;
  wire \section_out7[32]_i_5__0_n_0 ;
  wire \section_out7[4]_i_2__0_n_0 ;
  wire \section_out7[4]_i_3__0_n_0 ;
  wire \section_out7[4]_i_4__0_n_0 ;
  wire \section_out7[4]_i_5__0_n_0 ;
  wire \section_out7[8]_i_2__0_n_0 ;
  wire \section_out7[8]_i_3__0_n_0 ;
  wire \section_out7[8]_i_4__0_n_0 ;
  wire \section_out7[8]_i_5__0_n_0 ;
  wire [35:0]section_out7_reg;
  wire \section_out7_reg[0]_i_1__0_n_0 ;
  wire \section_out7_reg[0]_i_1__0_n_1 ;
  wire \section_out7_reg[0]_i_1__0_n_2 ;
  wire \section_out7_reg[0]_i_1__0_n_3 ;
  wire \section_out7_reg[0]_i_1__0_n_4 ;
  wire \section_out7_reg[0]_i_1__0_n_5 ;
  wire \section_out7_reg[0]_i_1__0_n_6 ;
  wire \section_out7_reg[0]_i_1__0_n_7 ;
  wire \section_out7_reg[12]_i_1__0_n_0 ;
  wire \section_out7_reg[12]_i_1__0_n_1 ;
  wire \section_out7_reg[12]_i_1__0_n_2 ;
  wire \section_out7_reg[12]_i_1__0_n_3 ;
  wire \section_out7_reg[12]_i_1__0_n_4 ;
  wire \section_out7_reg[12]_i_1__0_n_5 ;
  wire \section_out7_reg[12]_i_1__0_n_6 ;
  wire \section_out7_reg[12]_i_1__0_n_7 ;
  wire \section_out7_reg[16]_i_1__0_n_0 ;
  wire \section_out7_reg[16]_i_1__0_n_1 ;
  wire \section_out7_reg[16]_i_1__0_n_2 ;
  wire \section_out7_reg[16]_i_1__0_n_3 ;
  wire \section_out7_reg[16]_i_1__0_n_4 ;
  wire \section_out7_reg[16]_i_1__0_n_5 ;
  wire \section_out7_reg[16]_i_1__0_n_6 ;
  wire \section_out7_reg[16]_i_1__0_n_7 ;
  wire \section_out7_reg[20]_i_1__0_n_0 ;
  wire \section_out7_reg[20]_i_1__0_n_1 ;
  wire \section_out7_reg[20]_i_1__0_n_2 ;
  wire \section_out7_reg[20]_i_1__0_n_3 ;
  wire \section_out7_reg[20]_i_1__0_n_4 ;
  wire \section_out7_reg[20]_i_1__0_n_5 ;
  wire \section_out7_reg[20]_i_1__0_n_6 ;
  wire \section_out7_reg[20]_i_1__0_n_7 ;
  wire \section_out7_reg[24]_i_1__0_n_0 ;
  wire \section_out7_reg[24]_i_1__0_n_1 ;
  wire \section_out7_reg[24]_i_1__0_n_2 ;
  wire \section_out7_reg[24]_i_1__0_n_3 ;
  wire \section_out7_reg[24]_i_1__0_n_4 ;
  wire \section_out7_reg[24]_i_1__0_n_5 ;
  wire \section_out7_reg[24]_i_1__0_n_6 ;
  wire \section_out7_reg[24]_i_1__0_n_7 ;
  wire \section_out7_reg[28]_i_1__0_n_0 ;
  wire \section_out7_reg[28]_i_1__0_n_1 ;
  wire \section_out7_reg[28]_i_1__0_n_2 ;
  wire \section_out7_reg[28]_i_1__0_n_3 ;
  wire \section_out7_reg[28]_i_1__0_n_4 ;
  wire \section_out7_reg[28]_i_1__0_n_5 ;
  wire \section_out7_reg[28]_i_1__0_n_6 ;
  wire \section_out7_reg[28]_i_1__0_n_7 ;
  wire \section_out7_reg[32]_i_1__0_n_1 ;
  wire \section_out7_reg[32]_i_1__0_n_2 ;
  wire \section_out7_reg[32]_i_1__0_n_3 ;
  wire \section_out7_reg[32]_i_1__0_n_4 ;
  wire \section_out7_reg[32]_i_1__0_n_5 ;
  wire \section_out7_reg[32]_i_1__0_n_6 ;
  wire \section_out7_reg[32]_i_1__0_n_7 ;
  wire \section_out7_reg[4]_i_1__0_n_0 ;
  wire \section_out7_reg[4]_i_1__0_n_1 ;
  wire \section_out7_reg[4]_i_1__0_n_2 ;
  wire \section_out7_reg[4]_i_1__0_n_3 ;
  wire \section_out7_reg[4]_i_1__0_n_4 ;
  wire \section_out7_reg[4]_i_1__0_n_5 ;
  wire \section_out7_reg[4]_i_1__0_n_6 ;
  wire \section_out7_reg[4]_i_1__0_n_7 ;
  wire \section_out7_reg[8]_i_1__0_n_0 ;
  wire \section_out7_reg[8]_i_1__0_n_1 ;
  wire \section_out7_reg[8]_i_1__0_n_2 ;
  wire \section_out7_reg[8]_i_1__0_n_3 ;
  wire \section_out7_reg[8]_i_1__0_n_4 ;
  wire \section_out7_reg[8]_i_1__0_n_5 ;
  wire \section_out7_reg[8]_i_1__0_n_6 ;
  wire \section_out7_reg[8]_i_1__0_n_7 ;
  wire \section_out8[0]_i_2__0_n_0 ;
  wire \section_out8[0]_i_3__0_n_0 ;
  wire \section_out8[0]_i_4__0_n_0 ;
  wire \section_out8[0]_i_5__0_n_0 ;
  wire \section_out8[12]_i_2__0_n_0 ;
  wire \section_out8[12]_i_3__0_n_0 ;
  wire \section_out8[12]_i_4__0_n_0 ;
  wire \section_out8[12]_i_5__0_n_0 ;
  wire \section_out8[16]_i_2__0_n_0 ;
  wire \section_out8[16]_i_3__0_n_0 ;
  wire \section_out8[16]_i_4__0_n_0 ;
  wire \section_out8[16]_i_5__0_n_0 ;
  wire \section_out8[20]_i_2__0_n_0 ;
  wire \section_out8[20]_i_3__0_n_0 ;
  wire \section_out8[20]_i_4__0_n_0 ;
  wire \section_out8[20]_i_5__0_n_0 ;
  wire \section_out8[24]_i_2__0_n_0 ;
  wire \section_out8[24]_i_3__0_n_0 ;
  wire \section_out8[24]_i_4__0_n_0 ;
  wire \section_out8[24]_i_5__0_n_0 ;
  wire \section_out8[28]_i_2__0_n_0 ;
  wire \section_out8[28]_i_3__0_n_0 ;
  wire \section_out8[28]_i_4__0_n_0 ;
  wire \section_out8[28]_i_5__0_n_0 ;
  wire \section_out8[32]_i_2__0_n_0 ;
  wire \section_out8[32]_i_3__0_n_0 ;
  wire \section_out8[32]_i_4__0_n_0 ;
  wire \section_out8[32]_i_5__0_n_0 ;
  wire \section_out8[36]_i_2__0_n_0 ;
  wire \section_out8[36]_i_3__0_n_0 ;
  wire \section_out8[36]_i_4__0_n_0 ;
  wire \section_out8[36]_i_5__0_n_0 ;
  wire \section_out8[40]_i_2__0_n_0 ;
  wire \section_out8[40]_i_3__0_n_0 ;
  wire \section_out8[40]_i_4__0_n_0 ;
  wire \section_out8[40]_i_5__0_n_0 ;
  wire \section_out8[44]_i_2__0_n_0 ;
  wire \section_out8[44]_i_3__0_n_0 ;
  wire \section_out8[44]_i_4__0_n_0 ;
  wire \section_out8[44]_i_5__0_n_0 ;
  wire \section_out8[48]_i_2__0_n_0 ;
  wire \section_out8[48]_i_3__0_n_0 ;
  wire \section_out8[48]_i_4__0_n_0 ;
  wire \section_out8[4]_i_2__0_n_0 ;
  wire \section_out8[4]_i_3__0_n_0 ;
  wire \section_out8[4]_i_4__0_n_0 ;
  wire \section_out8[4]_i_5__0_n_0 ;
  wire \section_out8[8]_i_2__0_n_0 ;
  wire \section_out8[8]_i_3__0_n_0 ;
  wire \section_out8[8]_i_4__0_n_0 ;
  wire \section_out8[8]_i_5__0_n_0 ;
  wire [50:0]section_out8_reg;
  wire \section_out8_reg[0]_i_1__0_n_0 ;
  wire \section_out8_reg[0]_i_1__0_n_1 ;
  wire \section_out8_reg[0]_i_1__0_n_2 ;
  wire \section_out8_reg[0]_i_1__0_n_3 ;
  wire \section_out8_reg[0]_i_1__0_n_4 ;
  wire \section_out8_reg[0]_i_1__0_n_5 ;
  wire \section_out8_reg[0]_i_1__0_n_6 ;
  wire \section_out8_reg[0]_i_1__0_n_7 ;
  wire \section_out8_reg[12]_i_1__0_n_0 ;
  wire \section_out8_reg[12]_i_1__0_n_1 ;
  wire \section_out8_reg[12]_i_1__0_n_2 ;
  wire \section_out8_reg[12]_i_1__0_n_3 ;
  wire \section_out8_reg[12]_i_1__0_n_4 ;
  wire \section_out8_reg[12]_i_1__0_n_5 ;
  wire \section_out8_reg[12]_i_1__0_n_6 ;
  wire \section_out8_reg[12]_i_1__0_n_7 ;
  wire \section_out8_reg[16]_i_1__0_n_0 ;
  wire \section_out8_reg[16]_i_1__0_n_1 ;
  wire \section_out8_reg[16]_i_1__0_n_2 ;
  wire \section_out8_reg[16]_i_1__0_n_3 ;
  wire \section_out8_reg[16]_i_1__0_n_4 ;
  wire \section_out8_reg[16]_i_1__0_n_5 ;
  wire \section_out8_reg[16]_i_1__0_n_6 ;
  wire \section_out8_reg[16]_i_1__0_n_7 ;
  wire \section_out8_reg[20]_i_1__0_n_0 ;
  wire \section_out8_reg[20]_i_1__0_n_1 ;
  wire \section_out8_reg[20]_i_1__0_n_2 ;
  wire \section_out8_reg[20]_i_1__0_n_3 ;
  wire \section_out8_reg[20]_i_1__0_n_4 ;
  wire \section_out8_reg[20]_i_1__0_n_5 ;
  wire \section_out8_reg[20]_i_1__0_n_6 ;
  wire \section_out8_reg[20]_i_1__0_n_7 ;
  wire \section_out8_reg[24]_i_1__0_n_0 ;
  wire \section_out8_reg[24]_i_1__0_n_1 ;
  wire \section_out8_reg[24]_i_1__0_n_2 ;
  wire \section_out8_reg[24]_i_1__0_n_3 ;
  wire \section_out8_reg[24]_i_1__0_n_4 ;
  wire \section_out8_reg[24]_i_1__0_n_5 ;
  wire \section_out8_reg[24]_i_1__0_n_6 ;
  wire \section_out8_reg[24]_i_1__0_n_7 ;
  wire \section_out8_reg[28]_i_1__0_n_0 ;
  wire \section_out8_reg[28]_i_1__0_n_1 ;
  wire \section_out8_reg[28]_i_1__0_n_2 ;
  wire \section_out8_reg[28]_i_1__0_n_3 ;
  wire \section_out8_reg[28]_i_1__0_n_4 ;
  wire \section_out8_reg[28]_i_1__0_n_5 ;
  wire \section_out8_reg[28]_i_1__0_n_6 ;
  wire \section_out8_reg[28]_i_1__0_n_7 ;
  wire \section_out8_reg[32]_i_1__0_n_0 ;
  wire \section_out8_reg[32]_i_1__0_n_1 ;
  wire \section_out8_reg[32]_i_1__0_n_2 ;
  wire \section_out8_reg[32]_i_1__0_n_3 ;
  wire \section_out8_reg[32]_i_1__0_n_4 ;
  wire \section_out8_reg[32]_i_1__0_n_5 ;
  wire \section_out8_reg[32]_i_1__0_n_6 ;
  wire \section_out8_reg[32]_i_1__0_n_7 ;
  wire \section_out8_reg[36]_i_1__0_n_0 ;
  wire \section_out8_reg[36]_i_1__0_n_1 ;
  wire \section_out8_reg[36]_i_1__0_n_2 ;
  wire \section_out8_reg[36]_i_1__0_n_3 ;
  wire \section_out8_reg[36]_i_1__0_n_4 ;
  wire \section_out8_reg[36]_i_1__0_n_5 ;
  wire \section_out8_reg[36]_i_1__0_n_6 ;
  wire \section_out8_reg[36]_i_1__0_n_7 ;
  wire \section_out8_reg[40]_i_1__0_n_0 ;
  wire \section_out8_reg[40]_i_1__0_n_1 ;
  wire \section_out8_reg[40]_i_1__0_n_2 ;
  wire \section_out8_reg[40]_i_1__0_n_3 ;
  wire \section_out8_reg[40]_i_1__0_n_4 ;
  wire \section_out8_reg[40]_i_1__0_n_5 ;
  wire \section_out8_reg[40]_i_1__0_n_6 ;
  wire \section_out8_reg[40]_i_1__0_n_7 ;
  wire \section_out8_reg[44]_i_1__0_n_0 ;
  wire \section_out8_reg[44]_i_1__0_n_1 ;
  wire \section_out8_reg[44]_i_1__0_n_2 ;
  wire \section_out8_reg[44]_i_1__0_n_3 ;
  wire \section_out8_reg[44]_i_1__0_n_4 ;
  wire \section_out8_reg[44]_i_1__0_n_5 ;
  wire \section_out8_reg[44]_i_1__0_n_6 ;
  wire \section_out8_reg[44]_i_1__0_n_7 ;
  wire \section_out8_reg[48]_i_1__0_n_2 ;
  wire \section_out8_reg[48]_i_1__0_n_3 ;
  wire \section_out8_reg[48]_i_1__0_n_5 ;
  wire \section_out8_reg[48]_i_1__0_n_6 ;
  wire \section_out8_reg[48]_i_1__0_n_7 ;
  wire \section_out8_reg[4]_i_1__0_n_0 ;
  wire \section_out8_reg[4]_i_1__0_n_1 ;
  wire \section_out8_reg[4]_i_1__0_n_2 ;
  wire \section_out8_reg[4]_i_1__0_n_3 ;
  wire \section_out8_reg[4]_i_1__0_n_4 ;
  wire \section_out8_reg[4]_i_1__0_n_5 ;
  wire \section_out8_reg[4]_i_1__0_n_6 ;
  wire \section_out8_reg[4]_i_1__0_n_7 ;
  wire \section_out8_reg[8]_i_1__0_n_0 ;
  wire \section_out8_reg[8]_i_1__0_n_1 ;
  wire \section_out8_reg[8]_i_1__0_n_2 ;
  wire \section_out8_reg[8]_i_1__0_n_3 ;
  wire \section_out8_reg[8]_i_1__0_n_4 ;
  wire \section_out8_reg[8]_i_1__0_n_5 ;
  wire \section_out8_reg[8]_i_1__0_n_6 ;
  wire \section_out8_reg[8]_i_1__0_n_7 ;
  wire \section_out9[0]_i_2__0_n_0 ;
  wire \section_out9[0]_i_3__0_n_0 ;
  wire \section_out9[0]_i_4__0_n_0 ;
  wire \section_out9[0]_i_5__0_n_0 ;
  wire \section_out9[12]_i_2__0_n_0 ;
  wire \section_out9[12]_i_3__0_n_0 ;
  wire \section_out9[12]_i_4__0_n_0 ;
  wire \section_out9[12]_i_5__0_n_0 ;
  wire \section_out9[16]_i_2__0_n_0 ;
  wire \section_out9[16]_i_3__0_n_0 ;
  wire \section_out9[16]_i_4__0_n_0 ;
  wire \section_out9[16]_i_5__0_n_0 ;
  wire \section_out9[20]_i_2__0_n_0 ;
  wire \section_out9[20]_i_3__0_n_0 ;
  wire \section_out9[20]_i_4__0_n_0 ;
  wire \section_out9[20]_i_5__0_n_0 ;
  wire \section_out9[24]_i_2__0_n_0 ;
  wire \section_out9[24]_i_3__0_n_0 ;
  wire \section_out9[24]_i_4__0_n_0 ;
  wire \section_out9[24]_i_5__0_n_0 ;
  wire \section_out9[28]_i_2__0_n_0 ;
  wire \section_out9[28]_i_3__0_n_0 ;
  wire \section_out9[28]_i_4__0_n_0 ;
  wire \section_out9[28]_i_5__0_n_0 ;
  wire \section_out9[32]_i_2__0_n_0 ;
  wire \section_out9[32]_i_3__0_n_0 ;
  wire \section_out9[32]_i_4__0_n_0 ;
  wire \section_out9[32]_i_5__0_n_0 ;
  wire \section_out9[36]_i_2__0_n_0 ;
  wire \section_out9[36]_i_3__0_n_0 ;
  wire \section_out9[36]_i_4__0_n_0 ;
  wire \section_out9[36]_i_5__0_n_0 ;
  wire \section_out9[40]_i_2__0_n_0 ;
  wire \section_out9[40]_i_3__0_n_0 ;
  wire \section_out9[40]_i_4__0_n_0 ;
  wire \section_out9[40]_i_5__0_n_0 ;
  wire \section_out9[44]_i_2__0_n_0 ;
  wire \section_out9[44]_i_3__0_n_0 ;
  wire \section_out9[44]_i_4__0_n_0 ;
  wire \section_out9[44]_i_5__0_n_0 ;
  wire \section_out9[48]_i_2__0_n_0 ;
  wire \section_out9[48]_i_3__0_n_0 ;
  wire \section_out9[48]_i_4__0_n_0 ;
  wire \section_out9[48]_i_5__0_n_0 ;
  wire \section_out9[4]_i_2__0_n_0 ;
  wire \section_out9[4]_i_3__0_n_0 ;
  wire \section_out9[4]_i_4__0_n_0 ;
  wire \section_out9[4]_i_5__0_n_0 ;
  wire \section_out9[52]_i_2__0_n_0 ;
  wire \section_out9[52]_i_3__0_n_0 ;
  wire \section_out9[52]_i_4__0_n_0 ;
  wire \section_out9[52]_i_5__0_n_0 ;
  wire \section_out9[56]_i_2__0_n_0 ;
  wire \section_out9[56]_i_3__0_n_0 ;
  wire \section_out9[56]_i_4__0_n_0 ;
  wire \section_out9[56]_i_5__0_n_0 ;
  wire \section_out9[60]_i_2__0_n_0 ;
  wire \section_out9[60]_i_3__0_n_0 ;
  wire \section_out9[60]_i_4__0_n_0 ;
  wire \section_out9[60]_i_5__0_n_0 ;
  wire \section_out9[64]_i_2__0_n_0 ;
  wire \section_out9[64]_i_3__0_n_0 ;
  wire \section_out9[8]_i_2__0_n_0 ;
  wire \section_out9[8]_i_3__0_n_0 ;
  wire \section_out9[8]_i_4__0_n_0 ;
  wire \section_out9[8]_i_5__0_n_0 ;
  wire [65:0]section_out9_reg;
  wire \section_out9_reg[0]_i_1__0_n_0 ;
  wire \section_out9_reg[0]_i_1__0_n_1 ;
  wire \section_out9_reg[0]_i_1__0_n_2 ;
  wire \section_out9_reg[0]_i_1__0_n_3 ;
  wire \section_out9_reg[0]_i_1__0_n_4 ;
  wire \section_out9_reg[0]_i_1__0_n_5 ;
  wire \section_out9_reg[0]_i_1__0_n_6 ;
  wire \section_out9_reg[0]_i_1__0_n_7 ;
  wire \section_out9_reg[12]_i_1__0_n_0 ;
  wire \section_out9_reg[12]_i_1__0_n_1 ;
  wire \section_out9_reg[12]_i_1__0_n_2 ;
  wire \section_out9_reg[12]_i_1__0_n_3 ;
  wire \section_out9_reg[12]_i_1__0_n_4 ;
  wire \section_out9_reg[12]_i_1__0_n_5 ;
  wire \section_out9_reg[12]_i_1__0_n_6 ;
  wire \section_out9_reg[12]_i_1__0_n_7 ;
  wire \section_out9_reg[16]_i_1__0_n_0 ;
  wire \section_out9_reg[16]_i_1__0_n_1 ;
  wire \section_out9_reg[16]_i_1__0_n_2 ;
  wire \section_out9_reg[16]_i_1__0_n_3 ;
  wire \section_out9_reg[16]_i_1__0_n_4 ;
  wire \section_out9_reg[16]_i_1__0_n_5 ;
  wire \section_out9_reg[16]_i_1__0_n_6 ;
  wire \section_out9_reg[16]_i_1__0_n_7 ;
  wire \section_out9_reg[20]_i_1__0_n_0 ;
  wire \section_out9_reg[20]_i_1__0_n_1 ;
  wire \section_out9_reg[20]_i_1__0_n_2 ;
  wire \section_out9_reg[20]_i_1__0_n_3 ;
  wire \section_out9_reg[20]_i_1__0_n_4 ;
  wire \section_out9_reg[20]_i_1__0_n_5 ;
  wire \section_out9_reg[20]_i_1__0_n_6 ;
  wire \section_out9_reg[20]_i_1__0_n_7 ;
  wire \section_out9_reg[24]_i_1__0_n_0 ;
  wire \section_out9_reg[24]_i_1__0_n_1 ;
  wire \section_out9_reg[24]_i_1__0_n_2 ;
  wire \section_out9_reg[24]_i_1__0_n_3 ;
  wire \section_out9_reg[24]_i_1__0_n_4 ;
  wire \section_out9_reg[24]_i_1__0_n_5 ;
  wire \section_out9_reg[24]_i_1__0_n_6 ;
  wire \section_out9_reg[24]_i_1__0_n_7 ;
  wire \section_out9_reg[28]_i_1__0_n_0 ;
  wire \section_out9_reg[28]_i_1__0_n_1 ;
  wire \section_out9_reg[28]_i_1__0_n_2 ;
  wire \section_out9_reg[28]_i_1__0_n_3 ;
  wire \section_out9_reg[28]_i_1__0_n_4 ;
  wire \section_out9_reg[28]_i_1__0_n_5 ;
  wire \section_out9_reg[28]_i_1__0_n_6 ;
  wire \section_out9_reg[28]_i_1__0_n_7 ;
  wire \section_out9_reg[32]_i_1__0_n_0 ;
  wire \section_out9_reg[32]_i_1__0_n_1 ;
  wire \section_out9_reg[32]_i_1__0_n_2 ;
  wire \section_out9_reg[32]_i_1__0_n_3 ;
  wire \section_out9_reg[32]_i_1__0_n_4 ;
  wire \section_out9_reg[32]_i_1__0_n_5 ;
  wire \section_out9_reg[32]_i_1__0_n_6 ;
  wire \section_out9_reg[32]_i_1__0_n_7 ;
  wire \section_out9_reg[36]_i_1__0_n_0 ;
  wire \section_out9_reg[36]_i_1__0_n_1 ;
  wire \section_out9_reg[36]_i_1__0_n_2 ;
  wire \section_out9_reg[36]_i_1__0_n_3 ;
  wire \section_out9_reg[36]_i_1__0_n_4 ;
  wire \section_out9_reg[36]_i_1__0_n_5 ;
  wire \section_out9_reg[36]_i_1__0_n_6 ;
  wire \section_out9_reg[36]_i_1__0_n_7 ;
  wire \section_out9_reg[40]_i_1__0_n_0 ;
  wire \section_out9_reg[40]_i_1__0_n_1 ;
  wire \section_out9_reg[40]_i_1__0_n_2 ;
  wire \section_out9_reg[40]_i_1__0_n_3 ;
  wire \section_out9_reg[40]_i_1__0_n_4 ;
  wire \section_out9_reg[40]_i_1__0_n_5 ;
  wire \section_out9_reg[40]_i_1__0_n_6 ;
  wire \section_out9_reg[40]_i_1__0_n_7 ;
  wire \section_out9_reg[44]_i_1__0_n_0 ;
  wire \section_out9_reg[44]_i_1__0_n_1 ;
  wire \section_out9_reg[44]_i_1__0_n_2 ;
  wire \section_out9_reg[44]_i_1__0_n_3 ;
  wire \section_out9_reg[44]_i_1__0_n_4 ;
  wire \section_out9_reg[44]_i_1__0_n_5 ;
  wire \section_out9_reg[44]_i_1__0_n_6 ;
  wire \section_out9_reg[44]_i_1__0_n_7 ;
  wire \section_out9_reg[48]_i_1__0_n_0 ;
  wire \section_out9_reg[48]_i_1__0_n_1 ;
  wire \section_out9_reg[48]_i_1__0_n_2 ;
  wire \section_out9_reg[48]_i_1__0_n_3 ;
  wire \section_out9_reg[48]_i_1__0_n_4 ;
  wire \section_out9_reg[48]_i_1__0_n_5 ;
  wire \section_out9_reg[48]_i_1__0_n_6 ;
  wire \section_out9_reg[48]_i_1__0_n_7 ;
  wire \section_out9_reg[4]_i_1__0_n_0 ;
  wire \section_out9_reg[4]_i_1__0_n_1 ;
  wire \section_out9_reg[4]_i_1__0_n_2 ;
  wire \section_out9_reg[4]_i_1__0_n_3 ;
  wire \section_out9_reg[4]_i_1__0_n_4 ;
  wire \section_out9_reg[4]_i_1__0_n_5 ;
  wire \section_out9_reg[4]_i_1__0_n_6 ;
  wire \section_out9_reg[4]_i_1__0_n_7 ;
  wire \section_out9_reg[52]_i_1__0_n_0 ;
  wire \section_out9_reg[52]_i_1__0_n_1 ;
  wire \section_out9_reg[52]_i_1__0_n_2 ;
  wire \section_out9_reg[52]_i_1__0_n_3 ;
  wire \section_out9_reg[52]_i_1__0_n_4 ;
  wire \section_out9_reg[52]_i_1__0_n_5 ;
  wire \section_out9_reg[52]_i_1__0_n_6 ;
  wire \section_out9_reg[52]_i_1__0_n_7 ;
  wire \section_out9_reg[56]_i_1__0_n_0 ;
  wire \section_out9_reg[56]_i_1__0_n_1 ;
  wire \section_out9_reg[56]_i_1__0_n_2 ;
  wire \section_out9_reg[56]_i_1__0_n_3 ;
  wire \section_out9_reg[56]_i_1__0_n_4 ;
  wire \section_out9_reg[56]_i_1__0_n_5 ;
  wire \section_out9_reg[56]_i_1__0_n_6 ;
  wire \section_out9_reg[56]_i_1__0_n_7 ;
  wire \section_out9_reg[60]_i_1__0_n_0 ;
  wire \section_out9_reg[60]_i_1__0_n_1 ;
  wire \section_out9_reg[60]_i_1__0_n_2 ;
  wire \section_out9_reg[60]_i_1__0_n_3 ;
  wire \section_out9_reg[60]_i_1__0_n_4 ;
  wire \section_out9_reg[60]_i_1__0_n_5 ;
  wire \section_out9_reg[60]_i_1__0_n_6 ;
  wire \section_out9_reg[60]_i_1__0_n_7 ;
  wire \section_out9_reg[64]_i_1__0_n_3 ;
  wire \section_out9_reg[64]_i_1__0_n_6 ;
  wire \section_out9_reg[64]_i_1__0_n_7 ;
  wire \section_out9_reg[8]_i_1__0_n_0 ;
  wire \section_out9_reg[8]_i_1__0_n_1 ;
  wire \section_out9_reg[8]_i_1__0_n_2 ;
  wire \section_out9_reg[8]_i_1__0_n_3 ;
  wire \section_out9_reg[8]_i_1__0_n_4 ;
  wire \section_out9_reg[8]_i_1__0_n_5 ;
  wire \section_out9_reg[8]_i_1__0_n_6 ;
  wire \section_out9_reg[8]_i_1__0_n_7 ;
  wire [31:0]sub_temp;
  wire [32:0]sub_temp_1;
  wire sub_temp_1_carry__0_i_1__0_n_0;
  wire sub_temp_1_carry__0_i_2__0_n_0;
  wire sub_temp_1_carry__0_i_3__0_n_0;
  wire sub_temp_1_carry__0_i_4__0_n_0;
  wire sub_temp_1_carry__0_n_0;
  wire sub_temp_1_carry__0_n_1;
  wire sub_temp_1_carry__0_n_2;
  wire sub_temp_1_carry__0_n_3;
  wire sub_temp_1_carry__1_i_1__0_n_0;
  wire sub_temp_1_carry__1_i_2__0_n_0;
  wire sub_temp_1_carry__1_i_3__0_n_0;
  wire sub_temp_1_carry__1_i_4__0_n_0;
  wire sub_temp_1_carry__1_n_0;
  wire sub_temp_1_carry__1_n_1;
  wire sub_temp_1_carry__1_n_2;
  wire sub_temp_1_carry__1_n_3;
  wire sub_temp_1_carry__2_i_1__0_n_0;
  wire sub_temp_1_carry__2_i_2__0_n_0;
  wire sub_temp_1_carry__2_i_3__0_n_0;
  wire sub_temp_1_carry__2_i_4__0_n_0;
  wire sub_temp_1_carry__2_n_0;
  wire sub_temp_1_carry__2_n_1;
  wire sub_temp_1_carry__2_n_2;
  wire sub_temp_1_carry__2_n_3;
  wire sub_temp_1_carry__3_i_1__0_n_0;
  wire sub_temp_1_carry__3_i_2__0_n_0;
  wire sub_temp_1_carry__3_i_3__0_n_0;
  wire sub_temp_1_carry__3_i_4__0_n_0;
  wire sub_temp_1_carry__3_n_0;
  wire sub_temp_1_carry__3_n_1;
  wire sub_temp_1_carry__3_n_2;
  wire sub_temp_1_carry__3_n_3;
  wire sub_temp_1_carry__4_i_1__0_n_0;
  wire sub_temp_1_carry__4_i_2__0_n_0;
  wire sub_temp_1_carry__4_i_3__0_n_0;
  wire sub_temp_1_carry__4_i_4__0_n_0;
  wire sub_temp_1_carry__4_n_0;
  wire sub_temp_1_carry__4_n_1;
  wire sub_temp_1_carry__4_n_2;
  wire sub_temp_1_carry__4_n_3;
  wire sub_temp_1_carry__5_i_1__0_n_0;
  wire sub_temp_1_carry__5_i_2__0_n_0;
  wire sub_temp_1_carry__5_i_3__0_n_0;
  wire sub_temp_1_carry__5_i_4__0_n_0;
  wire sub_temp_1_carry__5_n_0;
  wire sub_temp_1_carry__5_n_1;
  wire sub_temp_1_carry__5_n_2;
  wire sub_temp_1_carry__5_n_3;
  wire sub_temp_1_carry__6_i_1__0_n_0;
  wire sub_temp_1_carry__6_i_2__0_n_0;
  wire sub_temp_1_carry__6_i_3__0_n_0;
  wire sub_temp_1_carry__6_i_4__0_n_0;
  wire sub_temp_1_carry__6_n_0;
  wire sub_temp_1_carry__6_n_1;
  wire sub_temp_1_carry__6_n_2;
  wire sub_temp_1_carry__6_n_3;
  wire sub_temp_1_carry_i_1__0_n_0;
  wire sub_temp_1_carry_i_2__0_n_0;
  wire sub_temp_1_carry_i_3__0_n_0;
  wire sub_temp_1_carry_i_4__0_n_0;
  wire sub_temp_1_carry_n_0;
  wire sub_temp_1_carry_n_1;
  wire sub_temp_1_carry_n_2;
  wire sub_temp_1_carry_n_3;
  wire [33:0]sub_temp_2;
  wire sub_temp_2_carry__0_i_1__0_n_0;
  wire sub_temp_2_carry__0_i_2__0_n_0;
  wire sub_temp_2_carry__0_i_3__0_n_0;
  wire sub_temp_2_carry__0_i_4__0_n_0;
  wire sub_temp_2_carry__0_n_0;
  wire sub_temp_2_carry__0_n_1;
  wire sub_temp_2_carry__0_n_2;
  wire sub_temp_2_carry__0_n_3;
  wire sub_temp_2_carry__1_i_1__0_n_0;
  wire sub_temp_2_carry__1_i_2__0_n_0;
  wire sub_temp_2_carry__1_i_3__0_n_0;
  wire sub_temp_2_carry__1_i_4__0_n_0;
  wire sub_temp_2_carry__1_n_0;
  wire sub_temp_2_carry__1_n_1;
  wire sub_temp_2_carry__1_n_2;
  wire sub_temp_2_carry__1_n_3;
  wire sub_temp_2_carry__2_i_1__0_n_0;
  wire sub_temp_2_carry__2_i_2__0_n_0;
  wire sub_temp_2_carry__2_i_3__0_n_0;
  wire sub_temp_2_carry__2_i_4__0_n_0;
  wire sub_temp_2_carry__2_n_0;
  wire sub_temp_2_carry__2_n_1;
  wire sub_temp_2_carry__2_n_2;
  wire sub_temp_2_carry__2_n_3;
  wire sub_temp_2_carry__3_i_1__0_n_0;
  wire sub_temp_2_carry__3_i_2__0_n_0;
  wire sub_temp_2_carry__3_i_3__0_n_0;
  wire sub_temp_2_carry__3_i_4__0_n_0;
  wire sub_temp_2_carry__3_n_0;
  wire sub_temp_2_carry__3_n_1;
  wire sub_temp_2_carry__3_n_2;
  wire sub_temp_2_carry__3_n_3;
  wire sub_temp_2_carry__4_i_1__0_n_0;
  wire sub_temp_2_carry__4_i_2__0_n_0;
  wire sub_temp_2_carry__4_i_3__0_n_0;
  wire sub_temp_2_carry__4_i_4__0_n_0;
  wire sub_temp_2_carry__4_n_0;
  wire sub_temp_2_carry__4_n_1;
  wire sub_temp_2_carry__4_n_2;
  wire sub_temp_2_carry__4_n_3;
  wire sub_temp_2_carry__5_i_1__0_n_0;
  wire sub_temp_2_carry__5_i_2__0_n_0;
  wire sub_temp_2_carry__5_i_3__0_n_0;
  wire sub_temp_2_carry__5_i_4__0_n_0;
  wire sub_temp_2_carry__5_n_0;
  wire sub_temp_2_carry__5_n_1;
  wire sub_temp_2_carry__5_n_2;
  wire sub_temp_2_carry__5_n_3;
  wire sub_temp_2_carry__6_i_1__0_n_0;
  wire sub_temp_2_carry__6_i_2__0_n_0;
  wire sub_temp_2_carry__6_i_3__0_n_0;
  wire sub_temp_2_carry__6_i_4__0_n_0;
  wire sub_temp_2_carry__6_n_0;
  wire sub_temp_2_carry__6_n_1;
  wire sub_temp_2_carry__6_n_2;
  wire sub_temp_2_carry__6_n_3;
  wire sub_temp_2_carry__7_i_1__0_n_0;
  wire sub_temp_2_carry__7_n_3;
  wire sub_temp_2_carry_i_1__0_n_0;
  wire sub_temp_2_carry_i_2__0_n_0;
  wire sub_temp_2_carry_i_3__0_n_0;
  wire sub_temp_2_carry_i_4__0_n_0;
  wire sub_temp_2_carry_n_0;
  wire sub_temp_2_carry_n_1;
  wire sub_temp_2_carry_n_2;
  wire sub_temp_2_carry_n_3;
  wire [34:0]sub_temp_3;
  wire sub_temp_3_carry__0_i_1__0_n_0;
  wire sub_temp_3_carry__0_i_2__0_n_0;
  wire sub_temp_3_carry__0_i_3__0_n_0;
  wire sub_temp_3_carry__0_i_4__0_n_0;
  wire sub_temp_3_carry__0_n_0;
  wire sub_temp_3_carry__0_n_1;
  wire sub_temp_3_carry__0_n_2;
  wire sub_temp_3_carry__0_n_3;
  wire sub_temp_3_carry__1_i_1__0_n_0;
  wire sub_temp_3_carry__1_i_2__0_n_0;
  wire sub_temp_3_carry__1_i_3__0_n_0;
  wire sub_temp_3_carry__1_i_4__0_n_0;
  wire sub_temp_3_carry__1_n_0;
  wire sub_temp_3_carry__1_n_1;
  wire sub_temp_3_carry__1_n_2;
  wire sub_temp_3_carry__1_n_3;
  wire sub_temp_3_carry__2_i_1__0_n_0;
  wire sub_temp_3_carry__2_i_2__0_n_0;
  wire sub_temp_3_carry__2_i_3__0_n_0;
  wire sub_temp_3_carry__2_i_4__0_n_0;
  wire sub_temp_3_carry__2_n_0;
  wire sub_temp_3_carry__2_n_1;
  wire sub_temp_3_carry__2_n_2;
  wire sub_temp_3_carry__2_n_3;
  wire sub_temp_3_carry__3_i_1__0_n_0;
  wire sub_temp_3_carry__3_i_2__0_n_0;
  wire sub_temp_3_carry__3_i_3__0_n_0;
  wire sub_temp_3_carry__3_i_4__0_n_0;
  wire sub_temp_3_carry__3_n_0;
  wire sub_temp_3_carry__3_n_1;
  wire sub_temp_3_carry__3_n_2;
  wire sub_temp_3_carry__3_n_3;
  wire sub_temp_3_carry__4_i_1__0_n_0;
  wire sub_temp_3_carry__4_i_2__0_n_0;
  wire sub_temp_3_carry__4_i_3__0_n_0;
  wire sub_temp_3_carry__4_i_4__0_n_0;
  wire sub_temp_3_carry__4_n_0;
  wire sub_temp_3_carry__4_n_1;
  wire sub_temp_3_carry__4_n_2;
  wire sub_temp_3_carry__4_n_3;
  wire sub_temp_3_carry__5_i_1__0_n_0;
  wire sub_temp_3_carry__5_i_2__0_n_0;
  wire sub_temp_3_carry__5_i_3__0_n_0;
  wire sub_temp_3_carry__5_i_4__0_n_0;
  wire sub_temp_3_carry__5_n_0;
  wire sub_temp_3_carry__5_n_1;
  wire sub_temp_3_carry__5_n_2;
  wire sub_temp_3_carry__5_n_3;
  wire sub_temp_3_carry__6_i_1__0_n_0;
  wire sub_temp_3_carry__6_i_2__0_n_0;
  wire sub_temp_3_carry__6_i_3__0_n_0;
  wire sub_temp_3_carry__6_i_4__0_n_0;
  wire sub_temp_3_carry__6_n_0;
  wire sub_temp_3_carry__6_n_1;
  wire sub_temp_3_carry__6_n_2;
  wire sub_temp_3_carry__6_n_3;
  wire sub_temp_3_carry__7_i_1__0_n_0;
  wire sub_temp_3_carry__7_i_2__0_n_0;
  wire sub_temp_3_carry__7_n_2;
  wire sub_temp_3_carry__7_n_3;
  wire sub_temp_3_carry_i_1__0_n_0;
  wire sub_temp_3_carry_i_2__0_n_0;
  wire sub_temp_3_carry_i_3__0_n_0;
  wire sub_temp_3_carry_i_4__0_n_0;
  wire sub_temp_3_carry_n_0;
  wire sub_temp_3_carry_n_1;
  wire sub_temp_3_carry_n_2;
  wire sub_temp_3_carry_n_3;
  wire [35:0]sub_temp_4;
  wire sub_temp_4_carry__0_i_1__0_n_0;
  wire sub_temp_4_carry__0_i_2__0_n_0;
  wire sub_temp_4_carry__0_i_3__0_n_0;
  wire sub_temp_4_carry__0_i_4__0_n_0;
  wire sub_temp_4_carry__0_n_0;
  wire sub_temp_4_carry__0_n_1;
  wire sub_temp_4_carry__0_n_2;
  wire sub_temp_4_carry__0_n_3;
  wire sub_temp_4_carry__1_i_1__0_n_0;
  wire sub_temp_4_carry__1_i_2__0_n_0;
  wire sub_temp_4_carry__1_i_3__0_n_0;
  wire sub_temp_4_carry__1_i_4__0_n_0;
  wire sub_temp_4_carry__1_n_0;
  wire sub_temp_4_carry__1_n_1;
  wire sub_temp_4_carry__1_n_2;
  wire sub_temp_4_carry__1_n_3;
  wire sub_temp_4_carry__2_i_1__0_n_0;
  wire sub_temp_4_carry__2_i_2__0_n_0;
  wire sub_temp_4_carry__2_i_3__0_n_0;
  wire sub_temp_4_carry__2_i_4__0_n_0;
  wire sub_temp_4_carry__2_n_0;
  wire sub_temp_4_carry__2_n_1;
  wire sub_temp_4_carry__2_n_2;
  wire sub_temp_4_carry__2_n_3;
  wire sub_temp_4_carry__3_i_1__0_n_0;
  wire sub_temp_4_carry__3_i_2__0_n_0;
  wire sub_temp_4_carry__3_i_3__0_n_0;
  wire sub_temp_4_carry__3_i_4__0_n_0;
  wire sub_temp_4_carry__3_n_0;
  wire sub_temp_4_carry__3_n_1;
  wire sub_temp_4_carry__3_n_2;
  wire sub_temp_4_carry__3_n_3;
  wire sub_temp_4_carry__4_i_1__0_n_0;
  wire sub_temp_4_carry__4_i_2__0_n_0;
  wire sub_temp_4_carry__4_i_3__0_n_0;
  wire sub_temp_4_carry__4_i_4__0_n_0;
  wire sub_temp_4_carry__4_n_0;
  wire sub_temp_4_carry__4_n_1;
  wire sub_temp_4_carry__4_n_2;
  wire sub_temp_4_carry__4_n_3;
  wire sub_temp_4_carry__5_i_1__0_n_0;
  wire sub_temp_4_carry__5_i_2__0_n_0;
  wire sub_temp_4_carry__5_i_3__0_n_0;
  wire sub_temp_4_carry__5_i_4__0_n_0;
  wire sub_temp_4_carry__5_n_0;
  wire sub_temp_4_carry__5_n_1;
  wire sub_temp_4_carry__5_n_2;
  wire sub_temp_4_carry__5_n_3;
  wire sub_temp_4_carry__6_i_1__0_n_0;
  wire sub_temp_4_carry__6_i_2__0_n_0;
  wire sub_temp_4_carry__6_i_3__0_n_0;
  wire sub_temp_4_carry__6_i_4__0_n_0;
  wire sub_temp_4_carry__6_n_0;
  wire sub_temp_4_carry__6_n_1;
  wire sub_temp_4_carry__6_n_2;
  wire sub_temp_4_carry__6_n_3;
  wire sub_temp_4_carry__7_i_1__0_n_0;
  wire sub_temp_4_carry__7_i_2__0_n_0;
  wire sub_temp_4_carry__7_i_3__0_n_0;
  wire sub_temp_4_carry__7_n_1;
  wire sub_temp_4_carry__7_n_2;
  wire sub_temp_4_carry__7_n_3;
  wire sub_temp_4_carry_i_1__0_n_0;
  wire sub_temp_4_carry_i_2__0_n_0;
  wire sub_temp_4_carry_i_3__0_n_0;
  wire sub_temp_4_carry_i_4__0_n_0;
  wire sub_temp_4_carry_n_0;
  wire sub_temp_4_carry_n_1;
  wire sub_temp_4_carry_n_2;
  wire sub_temp_4_carry_n_3;
  wire [35:0]sub_temp_5;
  wire sub_temp_5_carry__0_i_1__0_n_0;
  wire sub_temp_5_carry__0_i_2__0_n_0;
  wire sub_temp_5_carry__0_i_3__0_n_0;
  wire sub_temp_5_carry__0_i_4__0_n_0;
  wire sub_temp_5_carry__0_n_0;
  wire sub_temp_5_carry__0_n_1;
  wire sub_temp_5_carry__0_n_2;
  wire sub_temp_5_carry__0_n_3;
  wire sub_temp_5_carry__1_i_1__0_n_0;
  wire sub_temp_5_carry__1_i_2__0_n_0;
  wire sub_temp_5_carry__1_i_3__0_n_0;
  wire sub_temp_5_carry__1_i_4__0_n_0;
  wire sub_temp_5_carry__1_n_0;
  wire sub_temp_5_carry__1_n_1;
  wire sub_temp_5_carry__1_n_2;
  wire sub_temp_5_carry__1_n_3;
  wire sub_temp_5_carry__2_i_1__0_n_0;
  wire sub_temp_5_carry__2_i_2__0_n_0;
  wire sub_temp_5_carry__2_i_3__0_n_0;
  wire sub_temp_5_carry__2_i_4__0_n_0;
  wire sub_temp_5_carry__2_n_0;
  wire sub_temp_5_carry__2_n_1;
  wire sub_temp_5_carry__2_n_2;
  wire sub_temp_5_carry__2_n_3;
  wire sub_temp_5_carry__3_i_1__0_n_0;
  wire sub_temp_5_carry__3_i_2__0_n_0;
  wire sub_temp_5_carry__3_i_3__0_n_0;
  wire sub_temp_5_carry__3_i_4__0_n_0;
  wire sub_temp_5_carry__3_n_0;
  wire sub_temp_5_carry__3_n_1;
  wire sub_temp_5_carry__3_n_2;
  wire sub_temp_5_carry__3_n_3;
  wire sub_temp_5_carry__4_i_1__0_n_0;
  wire sub_temp_5_carry__4_i_2__0_n_0;
  wire sub_temp_5_carry__4_i_3__0_n_0;
  wire sub_temp_5_carry__4_i_4__0_n_0;
  wire sub_temp_5_carry__4_n_0;
  wire sub_temp_5_carry__4_n_1;
  wire sub_temp_5_carry__4_n_2;
  wire sub_temp_5_carry__4_n_3;
  wire sub_temp_5_carry__5_i_1__0_n_0;
  wire sub_temp_5_carry__5_i_2__0_n_0;
  wire sub_temp_5_carry__5_i_3__0_n_0;
  wire sub_temp_5_carry__5_i_4__0_n_0;
  wire sub_temp_5_carry__5_n_0;
  wire sub_temp_5_carry__5_n_1;
  wire sub_temp_5_carry__5_n_2;
  wire sub_temp_5_carry__5_n_3;
  wire sub_temp_5_carry__6_i_1__0_n_0;
  wire sub_temp_5_carry__6_i_2__0_n_0;
  wire sub_temp_5_carry__6_i_3__0_n_0;
  wire sub_temp_5_carry__6_i_4__0_n_0;
  wire sub_temp_5_carry__6_n_0;
  wire sub_temp_5_carry__6_n_1;
  wire sub_temp_5_carry__6_n_2;
  wire sub_temp_5_carry__6_n_3;
  wire sub_temp_5_carry__7_i_1__0_n_0;
  wire sub_temp_5_carry__7_i_2__0_n_0;
  wire sub_temp_5_carry__7_i_3__0_n_0;
  wire sub_temp_5_carry__7_i_4__0_n_0;
  wire sub_temp_5_carry__7_n_1;
  wire sub_temp_5_carry__7_n_2;
  wire sub_temp_5_carry__7_n_3;
  wire sub_temp_5_carry_i_1__0_n_0;
  wire sub_temp_5_carry_i_2__0_n_0;
  wire sub_temp_5_carry_i_3__0_n_0;
  wire sub_temp_5_carry_i_4__0_n_0;
  wire sub_temp_5_carry_n_0;
  wire sub_temp_5_carry_n_1;
  wire sub_temp_5_carry_n_2;
  wire sub_temp_5_carry_n_3;
  wire sub_temp_carry__0_i_1__0_n_0;
  wire sub_temp_carry__0_i_2__0_n_0;
  wire sub_temp_carry__0_i_3__0_n_0;
  wire sub_temp_carry__0_i_4__0_n_0;
  wire sub_temp_carry__0_n_0;
  wire sub_temp_carry__0_n_1;
  wire sub_temp_carry__0_n_2;
  wire sub_temp_carry__0_n_3;
  wire sub_temp_carry__1_i_1__0_n_0;
  wire sub_temp_carry__1_i_2__0_n_0;
  wire sub_temp_carry__1_i_3__0_n_0;
  wire sub_temp_carry__1_i_4__0_n_0;
  wire sub_temp_carry__1_n_0;
  wire sub_temp_carry__1_n_1;
  wire sub_temp_carry__1_n_2;
  wire sub_temp_carry__1_n_3;
  wire sub_temp_carry__2_i_1__0_n_0;
  wire sub_temp_carry__2_i_2__0_n_0;
  wire sub_temp_carry__2_i_3__0_n_0;
  wire sub_temp_carry__2_i_4__0_n_0;
  wire sub_temp_carry__2_n_0;
  wire sub_temp_carry__2_n_1;
  wire sub_temp_carry__2_n_2;
  wire sub_temp_carry__2_n_3;
  wire sub_temp_carry__3_i_1__0_n_0;
  wire sub_temp_carry__3_i_2__0_n_0;
  wire sub_temp_carry__3_i_3__0_n_0;
  wire sub_temp_carry__3_i_4__0_n_0;
  wire sub_temp_carry__3_n_0;
  wire sub_temp_carry__3_n_1;
  wire sub_temp_carry__3_n_2;
  wire sub_temp_carry__3_n_3;
  wire sub_temp_carry__4_i_1__0_n_0;
  wire sub_temp_carry__4_i_2__0_n_0;
  wire sub_temp_carry__4_i_3__0_n_0;
  wire sub_temp_carry__4_i_4__0_n_0;
  wire sub_temp_carry__4_n_0;
  wire sub_temp_carry__4_n_1;
  wire sub_temp_carry__4_n_2;
  wire sub_temp_carry__4_n_3;
  wire sub_temp_carry__5_i_1__0_n_0;
  wire sub_temp_carry__5_i_2__0_n_0;
  wire sub_temp_carry__5_i_3__0_n_0;
  wire sub_temp_carry__5_i_4__0_n_0;
  wire sub_temp_carry__5_n_0;
  wire sub_temp_carry__5_n_1;
  wire sub_temp_carry__5_n_2;
  wire sub_temp_carry__5_n_3;
  wire sub_temp_carry__6_i_1__0_n_0;
  wire sub_temp_carry__6_i_2__0_n_0;
  wire sub_temp_carry__6_i_3__0_n_0;
  wire sub_temp_carry__6_n_1;
  wire sub_temp_carry__6_n_2;
  wire sub_temp_carry__6_n_3;
  wire sub_temp_carry_i_1__0_n_0;
  wire sub_temp_carry_i_2__0_n_0;
  wire sub_temp_carry_i_3__0_n_0;
  wire sub_temp_carry_i_4__0_n_0;
  wire sub_temp_carry_n_0;
  wire sub_temp_carry_n_1;
  wire sub_temp_carry_n_2;
  wire sub_temp_carry_n_3;
  wire [3:0]NLW_cur_count1_carry_O_UNCONNECTED;
  wire [3:0]NLW_cur_count1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_cur_count1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_cur_count1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cur_count2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_cur_count2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_cur_count_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_section_out10_reg[76]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out11_reg[92]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_section_out11_reg[92]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_section_out12_reg[108]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_section_out12_reg[108]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_section_out7_reg[32]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out8_reg[48]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_section_out8_reg[48]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_section_out9_reg[64]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out9_reg[64]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_sub_temp_1_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_sub_temp_1_carry__7_O_UNCONNECTED;
  wire [3:1]NLW_sub_temp_2_carry__7_CO_UNCONNECTED;
  wire [3:2]NLW_sub_temp_2_carry__7_O_UNCONNECTED;
  wire [3:2]NLW_sub_temp_3_carry__7_CO_UNCONNECTED;
  wire [3:3]NLW_sub_temp_3_carry__7_O_UNCONNECTED;
  wire [3:3]NLW_sub_temp_4_carry__7_CO_UNCONNECTED;
  wire [3:3]NLW_sub_temp_5_carry__7_CO_UNCONNECTED;
  wire [3:3]NLW_sub_temp_carry__6_CO_UNCONNECTED;

  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[0]),
        .Q(cic_pipeline1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[10]),
        .Q(cic_pipeline1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[11]),
        .Q(cic_pipeline1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[12]),
        .Q(cic_pipeline1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[13]),
        .Q(cic_pipeline1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[14]),
        .Q(cic_pipeline1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[15]),
        .Q(cic_pipeline1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[16]),
        .Q(cic_pipeline1[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[17]),
        .Q(cic_pipeline1[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[18]),
        .Q(cic_pipeline1[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[19]),
        .Q(cic_pipeline1[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[1]),
        .Q(cic_pipeline1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[20]),
        .Q(cic_pipeline1[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[21]),
        .Q(cic_pipeline1[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[22]),
        .Q(cic_pipeline1[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[23]),
        .Q(cic_pipeline1[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[24]),
        .Q(cic_pipeline1[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[25]),
        .Q(cic_pipeline1[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[26]),
        .Q(cic_pipeline1[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[27]),
        .Q(cic_pipeline1[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[28]),
        .Q(cic_pipeline1[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[29]),
        .Q(cic_pipeline1[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[2]),
        .Q(cic_pipeline1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[30]),
        .Q(cic_pipeline1[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[31]),
        .Q(cic_pipeline1[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[3]),
        .Q(cic_pipeline1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[4]),
        .Q(cic_pipeline1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[5]),
        .Q(cic_pipeline1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[6]),
        .Q(cic_pipeline1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[7]),
        .Q(cic_pipeline1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[8]),
        .Q(cic_pipeline1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[9]),
        .Q(cic_pipeline1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[0]),
        .Q(cic_pipeline2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[10]),
        .Q(cic_pipeline2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[11]),
        .Q(cic_pipeline2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[12]),
        .Q(cic_pipeline2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[13]),
        .Q(cic_pipeline2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[14]),
        .Q(cic_pipeline2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[15]),
        .Q(cic_pipeline2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[16]),
        .Q(cic_pipeline2[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[17]),
        .Q(cic_pipeline2[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[18]),
        .Q(cic_pipeline2[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[19]),
        .Q(cic_pipeline2[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[1]),
        .Q(cic_pipeline2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[20]),
        .Q(cic_pipeline2[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[21]),
        .Q(cic_pipeline2[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[22]),
        .Q(cic_pipeline2[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[23]),
        .Q(cic_pipeline2[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[24]),
        .Q(cic_pipeline2[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[25]),
        .Q(cic_pipeline2[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[26]),
        .Q(cic_pipeline2[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[27]),
        .Q(cic_pipeline2[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[28]),
        .Q(cic_pipeline2[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[29]),
        .Q(cic_pipeline2[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[2]),
        .Q(cic_pipeline2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[30]),
        .Q(cic_pipeline2[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[31]),
        .Q(cic_pipeline2[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[32]),
        .Q(cic_pipeline2[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[3]),
        .Q(cic_pipeline2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[4]),
        .Q(cic_pipeline2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[5]),
        .Q(cic_pipeline2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[6]),
        .Q(cic_pipeline2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[7]),
        .Q(cic_pipeline2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[8]),
        .Q(cic_pipeline2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[9]),
        .Q(cic_pipeline2[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[0]),
        .Q(cic_pipeline3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[10]),
        .Q(cic_pipeline3[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[11]),
        .Q(cic_pipeline3[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[12]),
        .Q(cic_pipeline3[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[13]),
        .Q(cic_pipeline3[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[14]),
        .Q(cic_pipeline3[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[15]),
        .Q(cic_pipeline3[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[16]),
        .Q(cic_pipeline3[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[17]),
        .Q(cic_pipeline3[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[18]),
        .Q(cic_pipeline3[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[19]),
        .Q(cic_pipeline3[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[1]),
        .Q(cic_pipeline3[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[20]),
        .Q(cic_pipeline3[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[21]),
        .Q(cic_pipeline3[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[22]),
        .Q(cic_pipeline3[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[23]),
        .Q(cic_pipeline3[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[24]),
        .Q(cic_pipeline3[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[25]),
        .Q(cic_pipeline3[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[26]),
        .Q(cic_pipeline3[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[27]),
        .Q(cic_pipeline3[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[28]),
        .Q(cic_pipeline3[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[29]),
        .Q(cic_pipeline3[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[2]),
        .Q(cic_pipeline3[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[30]),
        .Q(cic_pipeline3[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[31]),
        .Q(cic_pipeline3[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[32]),
        .Q(cic_pipeline3[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[33]),
        .Q(cic_pipeline3[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[3]),
        .Q(cic_pipeline3[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[4]),
        .Q(cic_pipeline3[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[5]),
        .Q(cic_pipeline3[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[6]),
        .Q(cic_pipeline3[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[7]),
        .Q(cic_pipeline3[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[8]),
        .Q(cic_pipeline3[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[9]),
        .Q(cic_pipeline3[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[0]),
        .Q(cic_pipeline4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[10]),
        .Q(cic_pipeline4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[11]),
        .Q(cic_pipeline4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[12]),
        .Q(cic_pipeline4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[13]),
        .Q(cic_pipeline4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[14]),
        .Q(cic_pipeline4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[15]),
        .Q(cic_pipeline4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[16]),
        .Q(cic_pipeline4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[17]),
        .Q(cic_pipeline4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[18]),
        .Q(cic_pipeline4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[19]),
        .Q(cic_pipeline4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[1]),
        .Q(cic_pipeline4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[20]),
        .Q(cic_pipeline4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[21]),
        .Q(cic_pipeline4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[22]),
        .Q(cic_pipeline4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[23]),
        .Q(cic_pipeline4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[24]),
        .Q(cic_pipeline4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[25]),
        .Q(cic_pipeline4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[26]),
        .Q(cic_pipeline4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[27]),
        .Q(cic_pipeline4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[28]),
        .Q(cic_pipeline4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[29]),
        .Q(cic_pipeline4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[2]),
        .Q(cic_pipeline4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[30]),
        .Q(cic_pipeline4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[31]),
        .Q(cic_pipeline4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[32]),
        .Q(cic_pipeline4[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[33]),
        .Q(cic_pipeline4[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[34]),
        .Q(cic_pipeline4[34]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[3]),
        .Q(cic_pipeline4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[4]),
        .Q(cic_pipeline4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[5]),
        .Q(cic_pipeline4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[6]),
        .Q(cic_pipeline4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[7]),
        .Q(cic_pipeline4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[8]),
        .Q(cic_pipeline4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[9]),
        .Q(cic_pipeline4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[0]),
        .Q(cic_pipeline5[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[10]),
        .Q(cic_pipeline5[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[11]),
        .Q(cic_pipeline5[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[12]),
        .Q(cic_pipeline5[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[13]),
        .Q(cic_pipeline5[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[14]),
        .Q(cic_pipeline5[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[15]),
        .Q(cic_pipeline5[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[16]),
        .Q(cic_pipeline5[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[17]),
        .Q(cic_pipeline5[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[18]),
        .Q(cic_pipeline5[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[19]),
        .Q(cic_pipeline5[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[1]),
        .Q(cic_pipeline5[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[20]),
        .Q(cic_pipeline5[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[21]),
        .Q(cic_pipeline5[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[22]),
        .Q(cic_pipeline5[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[23]),
        .Q(cic_pipeline5[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[24]),
        .Q(cic_pipeline5[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[25]),
        .Q(cic_pipeline5[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[26]),
        .Q(cic_pipeline5[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[27]),
        .Q(cic_pipeline5[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[28]),
        .Q(cic_pipeline5[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[29]),
        .Q(cic_pipeline5[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[2]),
        .Q(cic_pipeline5[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[30]),
        .Q(cic_pipeline5[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[31]),
        .Q(cic_pipeline5[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[32]),
        .Q(cic_pipeline5[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[33]),
        .Q(cic_pipeline5[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[34]),
        .Q(cic_pipeline5[34]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[35] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[35]),
        .Q(cic_pipeline5[35]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[3]),
        .Q(cic_pipeline5[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[4]),
        .Q(cic_pipeline5[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[5]),
        .Q(cic_pipeline5[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[6]),
        .Q(cic_pipeline5[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[7]),
        .Q(cic_pipeline5[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[8]),
        .Q(cic_pipeline5[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[9]),
        .Q(cic_pipeline5[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[0]),
        .Q(cic_pipeline6[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[10]),
        .Q(cic_pipeline6[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[11]),
        .Q(cic_pipeline6[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[12]),
        .Q(cic_pipeline6[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[13]),
        .Q(cic_pipeline6[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[14]),
        .Q(cic_pipeline6[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[15]),
        .Q(cic_pipeline6[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[16]),
        .Q(cic_pipeline6[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[17]),
        .Q(cic_pipeline6[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[18]),
        .Q(cic_pipeline6[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[19]),
        .Q(cic_pipeline6[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[1]),
        .Q(cic_pipeline6[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[20]),
        .Q(cic_pipeline6[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[21]),
        .Q(cic_pipeline6[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[22]),
        .Q(cic_pipeline6[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[23]),
        .Q(cic_pipeline6[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[24]),
        .Q(cic_pipeline6[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[25]),
        .Q(cic_pipeline6[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[26]),
        .Q(cic_pipeline6[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[27]),
        .Q(cic_pipeline6[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[28]),
        .Q(cic_pipeline6[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[29]),
        .Q(cic_pipeline6[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[2]),
        .Q(cic_pipeline6[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[30]),
        .Q(cic_pipeline6[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[31]),
        .Q(cic_pipeline6[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[32]),
        .Q(cic_pipeline6[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[33]),
        .Q(cic_pipeline6[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[34]),
        .Q(cic_pipeline6[34]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[35] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[35]),
        .Q(cic_pipeline6[35]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[3]),
        .Q(cic_pipeline6[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[4]),
        .Q(cic_pipeline6[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[5]),
        .Q(cic_pipeline6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[6]),
        .Q(cic_pipeline6[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[7]),
        .Q(cic_pipeline6[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[8]),
        .Q(cic_pipeline6[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[9]),
        .Q(cic_pipeline6[9]));
  CARRY4 cur_count1_carry
       (.CI(1'b0),
        .CO({cur_count1_carry_n_0,cur_count1_carry_n_1,cur_count1_carry_n_2,cur_count1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cur_count1_carry_O_UNCONNECTED[3:0]),
        .S({cur_count1_carry_i_1__0_n_0,cur_count1_carry_i_2__0_n_0,cur_count1_carry_i_3__0_n_0,cur_count1_carry_i_4__0_n_0}));
  CARRY4 cur_count1_carry__0
       (.CI(cur_count1_carry_n_0),
        .CO({cur_count1_carry__0_n_0,cur_count1_carry__0_n_1,cur_count1_carry__0_n_2,cur_count1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cur_count1_carry__0_O_UNCONNECTED[3:0]),
        .S({cur_count1_carry__1_0[1],cur_count1_carry__1_0,cur_count1_carry__0_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    cur_count1_carry__0_i_3__0
       (.I0(cur_count[12]),
        .I1(cur_count1_carry__0_0[0]),
        .I2(cur_count1_carry__0_0[1]),
        .I3(cur_count[14]),
        .I4(cur_count[13]),
        .I5(cur_count1_carry__0_1),
        .O(cur_count1_carry__0_i_3__0_n_0));
  CARRY4 cur_count1_carry__1
       (.CI(cur_count1_carry__0_n_0),
        .CO({NLW_cur_count1_carry__1_CO_UNCONNECTED[3],load,cur_count1_carry__1_n_2,cur_count1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cur_count1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,cur_count1_carry__1_0[1],cur_count1_carry__1_0[1],cur_count1_carry__1_0[1]}));
  LUT5 #(
    .INIT(32'h00099000)) 
    cur_count1_carry_i_1__0
       (.I0(cur_count2[9]),
        .I1(cur_count[9]),
        .I2(cur_count[11]),
        .I3(cur_count[10]),
        .I4(\d_data_cntrl_int_reg[4] ),
        .O(cur_count1_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cur_count1_carry_i_2__0
       (.I0(cur_count[6]),
        .I1(cur_count2[6]),
        .I2(cur_count2[8]),
        .I3(cur_count[8]),
        .I4(cur_count[7]),
        .I5(cur_count2[7]),
        .O(cur_count1_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cur_count1_carry_i_3__0
       (.I0(cur_count[3]),
        .I1(cur_count2[3]),
        .I2(cur_count2[4]),
        .I3(cur_count[4]),
        .I4(cur_count[5]),
        .I5(cur_count2[5]),
        .O(cur_count1_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cur_count1_carry_i_4__0
       (.I0(cur_count[0]),
        .I1(Q[1]),
        .I2(cur_count2[2]),
        .I3(cur_count[2]),
        .I4(cur_count[1]),
        .I5(cur_count2[1]),
        .O(cur_count1_carry_i_4__0_n_0));
  CARRY4 cur_count2_carry
       (.CI(1'b0),
        .CO({cur_count2_carry_n_0,cur_count2_carry_n_1,cur_count2_carry_n_2,cur_count2_carry_n_3}),
        .CYINIT(cur_count1_carry_i_1__0_0[0]),
        .DI({cur_count1_carry_i_1__0_0[3],cur_count1_carry_i_4__0_0,cur_count1_carry_i_1__0_0[2:1]}),
        .O(cur_count2[4:1]),
        .S(cur_count1_carry_i_4__0_1));
  CARRY4 cur_count2_carry__0
       (.CI(cur_count2_carry_n_0),
        .CO({cur_count2_carry__0_n_0,cur_count2_carry__0_n_1,cur_count2_carry__0_n_2,cur_count2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cur_count1_carry_i_1__0_0[6:4],cur_count1_carry_i_3__0_0}),
        .O(cur_count2[8:5]),
        .S(cur_count1_carry_i_3__0_1));
  CARRY4 cur_count2_carry__1
       (.CI(cur_count2_carry__0_n_0),
        .CO({NLW_cur_count2_carry__1_CO_UNCONNECTED[3:2],\d_data_cntrl_int_reg[4] ,NLW_cur_count2_carry__1_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,cur_count1_carry_i_1__0_0[7]}),
        .O({NLW_cur_count2_carry__1_O_UNCONNECTED[3:1],cur_count2[9]}),
        .S({1'b0,1'b0,1'b1,cur_count1_carry_i_1__0_1}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \cur_count[0]_i_1__0 
       (.I0(cur_count[2]),
        .I1(cur_count[1]),
        .I2(cur_count[0]),
        .I3(\cur_count[0]_i_3__1_n_0 ),
        .I4(\cur_count[0]_i_4__1_n_0 ),
        .I5(\cur_count[0]_i_5__1_n_0 ),
        .O(\cur_count_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[0]_i_2__2 
       (.I0(cur_count[0]),
        .I1(load),
        .O(\cur_count[0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_count[0]_i_3__1 
       (.I0(cur_count[6]),
        .I1(cur_count[5]),
        .I2(cur_count[4]),
        .I3(cur_count[3]),
        .O(\cur_count[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[0]_i_3__2 
       (.I0(cur_count[3]),
        .I1(load),
        .O(\cur_count[0]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_count[0]_i_4__1 
       (.I0(cur_count[10]),
        .I1(cur_count[9]),
        .I2(cur_count[8]),
        .I3(cur_count[7]),
        .O(\cur_count[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[0]_i_4__2 
       (.I0(cur_count[2]),
        .I1(load),
        .O(\cur_count[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cur_count[0]_i_5__1 
       (.I0(cur_count[11]),
        .I1(cur_count[12]),
        .I2(cur_count[13]),
        .I3(cur_count[14]),
        .I4(\cur_count_reg[15]_0 ),
        .I5(E),
        .O(\cur_count[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[0]_i_5__2 
       (.I0(cur_count[1]),
        .I1(load),
        .O(\cur_count[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cur_count[0]_i_6__1 
       (.I0(cur_count[0]),
        .I1(load),
        .O(\cur_count[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[12]_i_2__0 
       (.I0(\cur_count_reg[15]_0 ),
        .I1(load),
        .O(\cur_count[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[12]_i_3__0 
       (.I0(cur_count[14]),
        .I1(load),
        .O(\cur_count[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[12]_i_4__0 
       (.I0(cur_count[13]),
        .I1(load),
        .O(\cur_count[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[12]_i_5__0 
       (.I0(cur_count[12]),
        .I1(load),
        .O(\cur_count[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[4]_i_2__0 
       (.I0(cur_count[7]),
        .I1(load),
        .O(\cur_count[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[4]_i_3__0 
       (.I0(cur_count[6]),
        .I1(load),
        .O(\cur_count[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[4]_i_4__0 
       (.I0(cur_count[5]),
        .I1(load),
        .O(\cur_count[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[4]_i_5__0 
       (.I0(cur_count[4]),
        .I1(load),
        .O(\cur_count[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[8]_i_2__0 
       (.I0(cur_count[11]),
        .I1(load),
        .O(\cur_count[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[8]_i_3__0 
       (.I0(cur_count[10]),
        .I1(load),
        .O(\cur_count[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[8]_i_4__0 
       (.I0(cur_count[9]),
        .I1(load),
        .O(\cur_count[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[8]_i_5__0 
       (.I0(cur_count[8]),
        .I1(load),
        .O(\cur_count[8]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[0]_i_1__0_n_7 ),
        .Q(cur_count[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cur_count_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\cur_count_reg[0]_i_1__0_n_0 ,\cur_count_reg[0]_i_1__0_n_1 ,\cur_count_reg[0]_i_1__0_n_2 ,\cur_count_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cur_count[0]_i_2__2_n_0 }),
        .O({\cur_count_reg[0]_i_1__0_n_4 ,\cur_count_reg[0]_i_1__0_n_5 ,\cur_count_reg[0]_i_1__0_n_6 ,\cur_count_reg[0]_i_1__0_n_7 }),
        .S({\cur_count[0]_i_3__2_n_0 ,\cur_count[0]_i_4__2_n_0 ,\cur_count[0]_i_5__2_n_0 ,\cur_count[0]_i_6__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[8]_i_1__0_n_5 ),
        .Q(cur_count[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[8]_i_1__0_n_4 ),
        .Q(cur_count[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[12]_i_1__0_n_7 ),
        .Q(cur_count[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cur_count_reg[12]_i_1__0 
       (.CI(\cur_count_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_cur_count_reg[12]_i_1__0_CO_UNCONNECTED [3],\cur_count_reg[12]_i_1__0_n_1 ,\cur_count_reg[12]_i_1__0_n_2 ,\cur_count_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_count_reg[12]_i_1__0_n_4 ,\cur_count_reg[12]_i_1__0_n_5 ,\cur_count_reg[12]_i_1__0_n_6 ,\cur_count_reg[12]_i_1__0_n_7 }),
        .S({\cur_count[12]_i_2__0_n_0 ,\cur_count[12]_i_3__0_n_0 ,\cur_count[12]_i_4__0_n_0 ,\cur_count[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[12]_i_1__0_n_6 ),
        .Q(cur_count[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[12]_i_1__0_n_5 ),
        .Q(cur_count[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[12]_i_1__0_n_4 ),
        .Q(\cur_count_reg[15]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[0]_i_1__0_n_6 ),
        .Q(cur_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[0]_i_1__0_n_5 ),
        .Q(cur_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[0]_i_1__0_n_4 ),
        .Q(cur_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[4]_i_1__0_n_7 ),
        .Q(cur_count[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cur_count_reg[4]_i_1__0 
       (.CI(\cur_count_reg[0]_i_1__0_n_0 ),
        .CO({\cur_count_reg[4]_i_1__0_n_0 ,\cur_count_reg[4]_i_1__0_n_1 ,\cur_count_reg[4]_i_1__0_n_2 ,\cur_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_count_reg[4]_i_1__0_n_4 ,\cur_count_reg[4]_i_1__0_n_5 ,\cur_count_reg[4]_i_1__0_n_6 ,\cur_count_reg[4]_i_1__0_n_7 }),
        .S({\cur_count[4]_i_2__0_n_0 ,\cur_count[4]_i_3__0_n_0 ,\cur_count[4]_i_4__0_n_0 ,\cur_count[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[4]_i_1__0_n_6 ),
        .Q(cur_count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[4]_i_1__0_n_5 ),
        .Q(cur_count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[4]_i_1__0_n_4 ),
        .Q(cur_count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[8]_i_1__0_n_7 ),
        .Q(cur_count[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cur_count_reg[8]_i_1__0 
       (.CI(\cur_count_reg[4]_i_1__0_n_0 ),
        .CO({\cur_count_reg[8]_i_1__0_n_0 ,\cur_count_reg[8]_i_1__0_n_1 ,\cur_count_reg[8]_i_1__0_n_2 ,\cur_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_count_reg[8]_i_1__0_n_4 ,\cur_count_reg[8]_i_1__0_n_5 ,\cur_count_reg[8]_i_1__0_n_6 ,\cur_count_reg[8]_i_1__0_n_7 }),
        .S({\cur_count[8]_i_2__0_n_0 ,\cur_count[8]_i_3__0_n_0 ,\cur_count[8]_i_4__0_n_0 ,\cur_count[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[8]_i_1__0_n_6 ),
        .Q(cur_count[9]));
  LUT6 #(
    .INIT(64'h0202000200020002)) 
    dac_int_ready_i_1__0
       (.I0(dac_int_ready_reg),
        .I1(dac_int_ready_reg_0),
        .I2(dac_int_ready_reg_1),
        .I3(dac_int_ready_reg_2),
        .I4(\cur_count_reg[2]_0 ),
        .I5(B),
        .O(\cur_count_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[0]),
        .Q(diff1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[10]),
        .Q(diff1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[11]),
        .Q(diff1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[12]),
        .Q(diff1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[13]),
        .Q(diff1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[14]),
        .Q(diff1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[15]),
        .Q(diff1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[16]),
        .Q(diff1[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[17]),
        .Q(diff1[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[18]),
        .Q(diff1[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[19]),
        .Q(diff1[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[1]),
        .Q(diff1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[20]),
        .Q(diff1[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[21]),
        .Q(diff1[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[22]),
        .Q(diff1[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[23]),
        .Q(diff1[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[24]),
        .Q(diff1[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[25]),
        .Q(diff1[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[26]),
        .Q(diff1[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[27]),
        .Q(diff1[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[28]),
        .Q(diff1[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[29]),
        .Q(diff1[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[2]),
        .Q(diff1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[30]),
        .Q(diff1[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[3]),
        .Q(diff1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[4]),
        .Q(diff1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[5]),
        .Q(diff1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[6]),
        .Q(diff1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[7]),
        .Q(diff1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[8]),
        .Q(diff1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[9]),
        .Q(diff1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[0]),
        .Q(diff2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[10]),
        .Q(diff2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[11]),
        .Q(diff2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[12]),
        .Q(diff2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[13]),
        .Q(diff2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[14]),
        .Q(diff2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[15]),
        .Q(diff2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[16]),
        .Q(diff2[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[17]),
        .Q(diff2[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[18]),
        .Q(diff2[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[19]),
        .Q(diff2[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[1]),
        .Q(diff2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[20]),
        .Q(diff2[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[21]),
        .Q(diff2[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[22]),
        .Q(diff2[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[23]),
        .Q(diff2[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[24]),
        .Q(diff2[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[25]),
        .Q(diff2[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[26]),
        .Q(diff2[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[27]),
        .Q(diff2[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[28]),
        .Q(diff2[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[29]),
        .Q(diff2[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[2]),
        .Q(diff2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[30]),
        .Q(diff2[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[31]),
        .Q(diff2[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[3]),
        .Q(diff2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[4]),
        .Q(diff2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[5]),
        .Q(diff2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[6]),
        .Q(diff2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[7]),
        .Q(diff2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[8]),
        .Q(diff2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[9]),
        .Q(diff2[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[0]),
        .Q(diff3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[10]),
        .Q(diff3[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[11]),
        .Q(diff3[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[12]),
        .Q(diff3[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[13]),
        .Q(diff3[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[14]),
        .Q(diff3[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[15]),
        .Q(diff3[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[16]),
        .Q(diff3[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[17]),
        .Q(diff3[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[18]),
        .Q(diff3[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[19]),
        .Q(diff3[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[1]),
        .Q(diff3[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[20]),
        .Q(diff3[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[21]),
        .Q(diff3[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[22]),
        .Q(diff3[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[23]),
        .Q(diff3[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[24]),
        .Q(diff3[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[25]),
        .Q(diff3[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[26]),
        .Q(diff3[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[27]),
        .Q(diff3[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[28]),
        .Q(diff3[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[29]),
        .Q(diff3[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[2]),
        .Q(diff3[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[30]),
        .Q(diff3[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[31]),
        .Q(diff3[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[32]),
        .Q(diff3[32]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[3]),
        .Q(diff3[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[4]),
        .Q(diff3[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[5]),
        .Q(diff3[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[6]),
        .Q(diff3[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[7]),
        .Q(diff3[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[8]),
        .Q(diff3[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[9]),
        .Q(diff3[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[0]),
        .Q(diff4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[10]),
        .Q(diff4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[11]),
        .Q(diff4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[12]),
        .Q(diff4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[13]),
        .Q(diff4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[14]),
        .Q(diff4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[15]),
        .Q(diff4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[16]),
        .Q(diff4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[17]),
        .Q(diff4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[18]),
        .Q(diff4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[19]),
        .Q(diff4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[1]),
        .Q(diff4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[20]),
        .Q(diff4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[21]),
        .Q(diff4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[22]),
        .Q(diff4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[23]),
        .Q(diff4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[24]),
        .Q(diff4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[25]),
        .Q(diff4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[26]),
        .Q(diff4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[27]),
        .Q(diff4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[28]),
        .Q(diff4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[29]),
        .Q(diff4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[2]),
        .Q(diff4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[30]),
        .Q(diff4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[31]),
        .Q(diff4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[32]),
        .Q(diff4[32]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[33]),
        .Q(diff4[33]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[3]),
        .Q(diff4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[4]),
        .Q(diff4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[5]),
        .Q(diff4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[6]),
        .Q(diff4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[7]),
        .Q(diff4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[8]),
        .Q(diff4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[9]),
        .Q(diff4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[0]),
        .Q(diff5[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[10]),
        .Q(diff5[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[11]),
        .Q(diff5[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[12]),
        .Q(diff5[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[13]),
        .Q(diff5[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[14]),
        .Q(diff5[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[15]),
        .Q(diff5[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[16]),
        .Q(diff5[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[17]),
        .Q(diff5[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[18]),
        .Q(diff5[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[19]),
        .Q(diff5[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[1]),
        .Q(diff5[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[20]),
        .Q(diff5[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[21]),
        .Q(diff5[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[22]),
        .Q(diff5[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[23]),
        .Q(diff5[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[24]),
        .Q(diff5[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[25]),
        .Q(diff5[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[26]),
        .Q(diff5[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[27]),
        .Q(diff5[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[28]),
        .Q(diff5[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[29]),
        .Q(diff5[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[2]),
        .Q(diff5[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[30]),
        .Q(diff5[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[31]),
        .Q(diff5[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[32]),
        .Q(diff5[32]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[33]),
        .Q(diff5[33]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[34]),
        .Q(diff5[34]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[3]),
        .Q(diff5[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[4]),
        .Q(diff5[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[5]),
        .Q(diff5[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[6]),
        .Q(diff5[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[7]),
        .Q(diff5[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[8]),
        .Q(diff5[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[9]),
        .Q(diff5[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[0]),
        .Q(diff6[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[10]),
        .Q(diff6[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[11]),
        .Q(diff6[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[12]),
        .Q(diff6[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[13]),
        .Q(diff6[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[14]),
        .Q(diff6[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[15]),
        .Q(diff6[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[16]),
        .Q(diff6[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[17]),
        .Q(diff6[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[18]),
        .Q(diff6[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[19]),
        .Q(diff6[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[1]),
        .Q(diff6[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[20]),
        .Q(diff6[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[21]),
        .Q(diff6[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[22]),
        .Q(diff6[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[23]),
        .Q(diff6[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[24]),
        .Q(diff6[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[25]),
        .Q(diff6[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[26]),
        .Q(diff6[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[27]),
        .Q(diff6[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[28]),
        .Q(diff6[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[29]),
        .Q(diff6[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[2]),
        .Q(diff6[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[30]),
        .Q(diff6[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[31]),
        .Q(diff6[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[32]),
        .Q(diff6[32]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[33]),
        .Q(diff6[33]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[34]),
        .Q(diff6[34]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[35] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[35]),
        .Q(diff6[35]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[3]),
        .Q(diff6[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[4]),
        .Q(diff6[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[5]),
        .Q(diff6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[6]),
        .Q(diff6[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[7]),
        .Q(diff6[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[8]),
        .Q(diff6[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[9]),
        .Q(diff6[9]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [0]),
        .Q(input_register[0]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [10]),
        .Q(input_register[10]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [11]),
        .Q(input_register[11]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [12]),
        .Q(input_register[12]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [13]),
        .Q(input_register[13]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [14]),
        .Q(input_register[14]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [15]),
        .Q(input_register[15]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [16]),
        .Q(input_register[16]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [17]),
        .Q(input_register[17]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [18]),
        .Q(input_register[18]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [19]),
        .Q(input_register[19]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [1]),
        .Q(input_register[1]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [20]),
        .Q(input_register[20]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [21]),
        .Q(input_register[21]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [22]),
        .Q(input_register[22]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [23]),
        .Q(input_register[23]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [24]),
        .Q(input_register[24]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [25]),
        .Q(input_register[25]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [26]),
        .Q(input_register[26]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [27]),
        .Q(input_register[27]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [28]),
        .Q(input_register[28]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [29]),
        .Q(input_register[29]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [2]),
        .Q(input_register[2]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [30]),
        .Q(input_register[30]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [3]),
        .Q(input_register[3]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [4]),
        .Q(input_register[4]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [5]),
        .Q(input_register[5]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [6]),
        .Q(input_register[6]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [7]),
        .Q(input_register[7]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [8]),
        .Q(input_register[8]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [9]),
        .Q(input_register[9]));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[16]_i_1__0 
       (.I0(\output_register[16]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[43] ),
        .I5(\section_out12_reg_n_0_[76] ),
        .O(p_0_out[16]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[16]_i_2__0 
       (.I0(\section_out12_reg_n_0_[26] ),
        .I1(\section_out12_reg_n_0_[59] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[93] ),
        .O(\output_register[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[17]_i_1__0 
       (.I0(\output_register[17]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[44] ),
        .I5(\section_out12_reg_n_0_[77] ),
        .O(p_0_out[17]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[17]_i_2__0 
       (.I0(\section_out12_reg_n_0_[27] ),
        .I1(\section_out12_reg_n_0_[60] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[94] ),
        .O(\output_register[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[18]_i_1__0 
       (.I0(\output_register[18]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[45] ),
        .I5(\section_out12_reg_n_0_[78] ),
        .O(p_0_out[18]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[18]_i_2__0 
       (.I0(\section_out12_reg_n_0_[28] ),
        .I1(\section_out12_reg_n_0_[61] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[95] ),
        .O(\output_register[18]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[19]_i_1__0 
       (.I0(\output_register[19]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[46] ),
        .I5(\section_out12_reg_n_0_[79] ),
        .O(p_0_out[19]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[19]_i_2__0 
       (.I0(\section_out12_reg_n_0_[29] ),
        .I1(\section_out12_reg_n_0_[62] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[96] ),
        .O(\output_register[19]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[20]_i_1__0 
       (.I0(\output_register[20]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[47] ),
        .I5(\section_out12_reg_n_0_[80] ),
        .O(p_0_out[20]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[20]_i_2__0 
       (.I0(\section_out12_reg_n_0_[30] ),
        .I1(\section_out12_reg_n_0_[63] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[97] ),
        .O(\output_register[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[21]_i_1__0 
       (.I0(\output_register[21]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[48] ),
        .I5(\section_out12_reg_n_0_[81] ),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[21]_i_2__0 
       (.I0(\section_out12_reg_n_0_[31] ),
        .I1(\section_out12_reg_n_0_[64] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[98] ),
        .O(\output_register[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[22]_i_1__0 
       (.I0(\output_register[22]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[49] ),
        .I5(\section_out12_reg_n_0_[82] ),
        .O(p_0_out[22]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[22]_i_2__0 
       (.I0(\section_out12_reg_n_0_[32] ),
        .I1(\section_out12_reg_n_0_[65] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[99] ),
        .O(\output_register[22]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[23]_i_1__0 
       (.I0(\output_register[23]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[50] ),
        .I5(\section_out12_reg_n_0_[83] ),
        .O(p_0_out[23]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[23]_i_2__0 
       (.I0(\section_out12_reg_n_0_[33] ),
        .I1(\section_out12_reg_n_0_[66] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[100] ),
        .O(\output_register[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[24]_i_1__0 
       (.I0(\output_register[24]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[51] ),
        .I5(\section_out12_reg_n_0_[84] ),
        .O(p_0_out[24]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[24]_i_2__0 
       (.I0(\section_out12_reg_n_0_[34] ),
        .I1(\section_out12_reg_n_0_[67] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[101] ),
        .O(\output_register[24]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[25]_i_1__0 
       (.I0(\output_register[25]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[52] ),
        .I5(\section_out12_reg_n_0_[85] ),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[25]_i_2__0 
       (.I0(\section_out12_reg_n_0_[35] ),
        .I1(\section_out12_reg_n_0_[68] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[102] ),
        .O(\output_register[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[26]_i_1__0 
       (.I0(\output_register[26]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[53] ),
        .I5(\section_out12_reg_n_0_[86] ),
        .O(p_0_out[26]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[26]_i_2__0 
       (.I0(\section_out12_reg_n_0_[36] ),
        .I1(\section_out12_reg_n_0_[69] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[103] ),
        .O(\output_register[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[27]_i_1__0 
       (.I0(\output_register[27]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[54] ),
        .I5(\section_out12_reg_n_0_[87] ),
        .O(p_0_out[27]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[27]_i_2__0 
       (.I0(\section_out12_reg_n_0_[37] ),
        .I1(\section_out12_reg_n_0_[70] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[104] ),
        .O(\output_register[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[28]_i_1__0 
       (.I0(\output_register[28]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[55] ),
        .I5(\section_out12_reg_n_0_[88] ),
        .O(p_0_out[28]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[28]_i_2__0 
       (.I0(\section_out12_reg_n_0_[38] ),
        .I1(\section_out12_reg_n_0_[71] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[105] ),
        .O(\output_register[28]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[29]_i_1__0 
       (.I0(\output_register[29]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[56] ),
        .I5(\section_out12_reg_n_0_[89] ),
        .O(p_0_out[29]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[29]_i_2__0 
       (.I0(\section_out12_reg_n_0_[39] ),
        .I1(\section_out12_reg_n_0_[72] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[106] ),
        .O(\output_register[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[30]_i_1__0 
       (.I0(\output_register[30]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[57] ),
        .I5(\section_out12_reg_n_0_[90] ),
        .O(p_0_out[30]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[30]_i_2__0 
       (.I0(\section_out12_reg_n_0_[40] ),
        .I1(\section_out12_reg_n_0_[73] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[107] ),
        .O(\output_register[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[31]_i_1__0 
       (.I0(\output_register[31]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[58] ),
        .I5(\section_out12_reg_n_0_[91] ),
        .O(p_0_out[31]));
  LUT6 #(
    .INIT(64'hF000CC00F0F0AAF0)) 
    \output_register[31]_i_2__0 
       (.I0(\section_out12_reg_n_0_[41] ),
        .I1(\section_out12_reg_n_0_[74] ),
        .I2(\section_out12_reg_n_0_[108] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\output_register[31]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[16]),
        .Q(\output_register_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[17]),
        .Q(\output_register_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[18]),
        .Q(\output_register_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[19]),
        .Q(\output_register_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[20]),
        .Q(\output_register_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[21]),
        .Q(\output_register_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[22]),
        .Q(\output_register_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[23]),
        .Q(\output_register_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[24]),
        .Q(\output_register_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[25]),
        .Q(\output_register_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[26]),
        .Q(\output_register_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[27]),
        .Q(\output_register_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[28]),
        .Q(\output_register_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[29]),
        .Q(\output_register_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[30]),
        .Q(\output_register_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[31]),
        .Q(\output_register_reg[31]_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[0]_i_2__0 
       (.I0(section_out9_reg[3]),
        .I1(section_out10_reg[3]),
        .O(\section_out10[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[0]_i_3__0 
       (.I0(section_out9_reg[2]),
        .I1(section_out10_reg[2]),
        .O(\section_out10[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[0]_i_4__0 
       (.I0(section_out9_reg[1]),
        .I1(section_out10_reg[1]),
        .O(\section_out10[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[0]_i_5__0 
       (.I0(section_out9_reg[0]),
        .I1(section_out10_reg[0]),
        .O(\section_out10[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[12]_i_2__0 
       (.I0(section_out9_reg[15]),
        .I1(section_out10_reg[15]),
        .O(\section_out10[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[12]_i_3__0 
       (.I0(section_out9_reg[14]),
        .I1(section_out10_reg[14]),
        .O(\section_out10[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[12]_i_4__0 
       (.I0(section_out9_reg[13]),
        .I1(section_out10_reg[13]),
        .O(\section_out10[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[12]_i_5__0 
       (.I0(section_out9_reg[12]),
        .I1(section_out10_reg[12]),
        .O(\section_out10[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[16]_i_2__0 
       (.I0(section_out9_reg[19]),
        .I1(section_out10_reg[19]),
        .O(\section_out10[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[16]_i_3__0 
       (.I0(section_out9_reg[18]),
        .I1(section_out10_reg[18]),
        .O(\section_out10[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[16]_i_4__0 
       (.I0(section_out9_reg[17]),
        .I1(section_out10_reg[17]),
        .O(\section_out10[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[16]_i_5__0 
       (.I0(section_out9_reg[16]),
        .I1(section_out10_reg[16]),
        .O(\section_out10[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[20]_i_2__0 
       (.I0(section_out9_reg[23]),
        .I1(section_out10_reg[23]),
        .O(\section_out10[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[20]_i_3__0 
       (.I0(section_out9_reg[22]),
        .I1(section_out10_reg[22]),
        .O(\section_out10[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[20]_i_4__0 
       (.I0(section_out9_reg[21]),
        .I1(section_out10_reg[21]),
        .O(\section_out10[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[20]_i_5__0 
       (.I0(section_out9_reg[20]),
        .I1(section_out10_reg[20]),
        .O(\section_out10[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[24]_i_2__0 
       (.I0(section_out9_reg[27]),
        .I1(section_out10_reg[27]),
        .O(\section_out10[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[24]_i_3__0 
       (.I0(section_out9_reg[26]),
        .I1(section_out10_reg[26]),
        .O(\section_out10[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[24]_i_4__0 
       (.I0(section_out9_reg[25]),
        .I1(section_out10_reg[25]),
        .O(\section_out10[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[24]_i_5__0 
       (.I0(section_out9_reg[24]),
        .I1(section_out10_reg[24]),
        .O(\section_out10[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[28]_i_2__0 
       (.I0(section_out9_reg[31]),
        .I1(section_out10_reg[31]),
        .O(\section_out10[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[28]_i_3__0 
       (.I0(section_out9_reg[30]),
        .I1(section_out10_reg[30]),
        .O(\section_out10[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[28]_i_4__0 
       (.I0(section_out9_reg[29]),
        .I1(section_out10_reg[29]),
        .O(\section_out10[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[28]_i_5__0 
       (.I0(section_out9_reg[28]),
        .I1(section_out10_reg[28]),
        .O(\section_out10[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[32]_i_2__0 
       (.I0(section_out9_reg[35]),
        .I1(section_out10_reg[35]),
        .O(\section_out10[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[32]_i_3__0 
       (.I0(section_out9_reg[34]),
        .I1(section_out10_reg[34]),
        .O(\section_out10[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[32]_i_4__0 
       (.I0(section_out9_reg[33]),
        .I1(section_out10_reg[33]),
        .O(\section_out10[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[32]_i_5__0 
       (.I0(section_out9_reg[32]),
        .I1(section_out10_reg[32]),
        .O(\section_out10[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[36]_i_2__0 
       (.I0(section_out9_reg[39]),
        .I1(section_out10_reg[39]),
        .O(\section_out10[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[36]_i_3__0 
       (.I0(section_out9_reg[38]),
        .I1(section_out10_reg[38]),
        .O(\section_out10[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[36]_i_4__0 
       (.I0(section_out9_reg[37]),
        .I1(section_out10_reg[37]),
        .O(\section_out10[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[36]_i_5__0 
       (.I0(section_out9_reg[36]),
        .I1(section_out10_reg[36]),
        .O(\section_out10[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[40]_i_2__0 
       (.I0(section_out9_reg[43]),
        .I1(section_out10_reg[43]),
        .O(\section_out10[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[40]_i_3__0 
       (.I0(section_out9_reg[42]),
        .I1(section_out10_reg[42]),
        .O(\section_out10[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[40]_i_4__0 
       (.I0(section_out9_reg[41]),
        .I1(section_out10_reg[41]),
        .O(\section_out10[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[40]_i_5__0 
       (.I0(section_out9_reg[40]),
        .I1(section_out10_reg[40]),
        .O(\section_out10[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[44]_i_2__0 
       (.I0(section_out9_reg[47]),
        .I1(section_out10_reg[47]),
        .O(\section_out10[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[44]_i_3__0 
       (.I0(section_out9_reg[46]),
        .I1(section_out10_reg[46]),
        .O(\section_out10[44]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[44]_i_4__0 
       (.I0(section_out9_reg[45]),
        .I1(section_out10_reg[45]),
        .O(\section_out10[44]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[44]_i_5__0 
       (.I0(section_out9_reg[44]),
        .I1(section_out10_reg[44]),
        .O(\section_out10[44]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[48]_i_2__0 
       (.I0(section_out9_reg[51]),
        .I1(section_out10_reg[51]),
        .O(\section_out10[48]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[48]_i_3__0 
       (.I0(section_out9_reg[50]),
        .I1(section_out10_reg[50]),
        .O(\section_out10[48]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[48]_i_4__0 
       (.I0(section_out9_reg[49]),
        .I1(section_out10_reg[49]),
        .O(\section_out10[48]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[48]_i_5__0 
       (.I0(section_out9_reg[48]),
        .I1(section_out10_reg[48]),
        .O(\section_out10[48]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[4]_i_2__0 
       (.I0(section_out9_reg[7]),
        .I1(section_out10_reg[7]),
        .O(\section_out10[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[4]_i_3__0 
       (.I0(section_out9_reg[6]),
        .I1(section_out10_reg[6]),
        .O(\section_out10[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[4]_i_4__0 
       (.I0(section_out9_reg[5]),
        .I1(section_out10_reg[5]),
        .O(\section_out10[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[4]_i_5__0 
       (.I0(section_out9_reg[4]),
        .I1(section_out10_reg[4]),
        .O(\section_out10[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[52]_i_2__0 
       (.I0(section_out9_reg[55]),
        .I1(section_out10_reg[55]),
        .O(\section_out10[52]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[52]_i_3__0 
       (.I0(section_out9_reg[54]),
        .I1(section_out10_reg[54]),
        .O(\section_out10[52]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[52]_i_4__0 
       (.I0(section_out9_reg[53]),
        .I1(section_out10_reg[53]),
        .O(\section_out10[52]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[52]_i_5__0 
       (.I0(section_out9_reg[52]),
        .I1(section_out10_reg[52]),
        .O(\section_out10[52]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[56]_i_2__0 
       (.I0(section_out9_reg[59]),
        .I1(section_out10_reg[59]),
        .O(\section_out10[56]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[56]_i_3__0 
       (.I0(section_out9_reg[58]),
        .I1(section_out10_reg[58]),
        .O(\section_out10[56]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[56]_i_4__0 
       (.I0(section_out9_reg[57]),
        .I1(section_out10_reg[57]),
        .O(\section_out10[56]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[56]_i_5__0 
       (.I0(section_out9_reg[56]),
        .I1(section_out10_reg[56]),
        .O(\section_out10[56]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[60]_i_2__0 
       (.I0(section_out9_reg[63]),
        .I1(section_out10_reg[63]),
        .O(\section_out10[60]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[60]_i_3__0 
       (.I0(section_out9_reg[62]),
        .I1(section_out10_reg[62]),
        .O(\section_out10[60]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[60]_i_4__0 
       (.I0(section_out9_reg[61]),
        .I1(section_out10_reg[61]),
        .O(\section_out10[60]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[60]_i_5__0 
       (.I0(section_out9_reg[60]),
        .I1(section_out10_reg[60]),
        .O(\section_out10[60]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[64]_i_2__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[67]),
        .O(\section_out10[64]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[64]_i_3__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[66]),
        .O(\section_out10[64]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[64]_i_4__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[65]),
        .O(\section_out10[64]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[64]_i_5__0 
       (.I0(section_out9_reg[64]),
        .I1(section_out10_reg[64]),
        .O(\section_out10[64]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[68]_i_2__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[71]),
        .O(\section_out10[68]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[68]_i_3__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[70]),
        .O(\section_out10[68]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[68]_i_4__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[69]),
        .O(\section_out10[68]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[68]_i_5__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[68]),
        .O(\section_out10[68]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[72]_i_2__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[75]),
        .O(\section_out10[72]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[72]_i_3__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[74]),
        .O(\section_out10[72]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[72]_i_4__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[73]),
        .O(\section_out10[72]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[72]_i_5__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[72]),
        .O(\section_out10[72]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[76]_i_2__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[79]),
        .O(\section_out10[76]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[76]_i_3__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[78]),
        .O(\section_out10[76]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[76]_i_4__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[77]),
        .O(\section_out10[76]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[76]_i_5__0 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[76]),
        .O(\section_out10[76]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[8]_i_2__0 
       (.I0(section_out9_reg[11]),
        .I1(section_out10_reg[11]),
        .O(\section_out10[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[8]_i_3__0 
       (.I0(section_out9_reg[10]),
        .I1(section_out10_reg[10]),
        .O(\section_out10[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[8]_i_4__0 
       (.I0(section_out9_reg[9]),
        .I1(section_out10_reg[9]),
        .O(\section_out10[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[8]_i_5__0 
       (.I0(section_out9_reg[8]),
        .I1(section_out10_reg[8]),
        .O(\section_out10[8]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[0]_i_1__0_n_7 ),
        .Q(section_out10_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\section_out10_reg[0]_i_1__0_n_0 ,\section_out10_reg[0]_i_1__0_n_1 ,\section_out10_reg[0]_i_1__0_n_2 ,\section_out10_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[3:0]),
        .O({\section_out10_reg[0]_i_1__0_n_4 ,\section_out10_reg[0]_i_1__0_n_5 ,\section_out10_reg[0]_i_1__0_n_6 ,\section_out10_reg[0]_i_1__0_n_7 }),
        .S({\section_out10[0]_i_2__0_n_0 ,\section_out10[0]_i_3__0_n_0 ,\section_out10[0]_i_4__0_n_0 ,\section_out10[0]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[8]_i_1__0_n_5 ),
        .Q(section_out10_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[8]_i_1__0_n_4 ),
        .Q(section_out10_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[12]_i_1__0_n_7 ),
        .Q(section_out10_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[12]_i_1__0 
       (.CI(\section_out10_reg[8]_i_1__0_n_0 ),
        .CO({\section_out10_reg[12]_i_1__0_n_0 ,\section_out10_reg[12]_i_1__0_n_1 ,\section_out10_reg[12]_i_1__0_n_2 ,\section_out10_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[15:12]),
        .O({\section_out10_reg[12]_i_1__0_n_4 ,\section_out10_reg[12]_i_1__0_n_5 ,\section_out10_reg[12]_i_1__0_n_6 ,\section_out10_reg[12]_i_1__0_n_7 }),
        .S({\section_out10[12]_i_2__0_n_0 ,\section_out10[12]_i_3__0_n_0 ,\section_out10[12]_i_4__0_n_0 ,\section_out10[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[12]_i_1__0_n_6 ),
        .Q(section_out10_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[12]_i_1__0_n_5 ),
        .Q(section_out10_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[12]_i_1__0_n_4 ),
        .Q(section_out10_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[16]_i_1__0_n_7 ),
        .Q(section_out10_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[16]_i_1__0 
       (.CI(\section_out10_reg[12]_i_1__0_n_0 ),
        .CO({\section_out10_reg[16]_i_1__0_n_0 ,\section_out10_reg[16]_i_1__0_n_1 ,\section_out10_reg[16]_i_1__0_n_2 ,\section_out10_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[19:16]),
        .O({\section_out10_reg[16]_i_1__0_n_4 ,\section_out10_reg[16]_i_1__0_n_5 ,\section_out10_reg[16]_i_1__0_n_6 ,\section_out10_reg[16]_i_1__0_n_7 }),
        .S({\section_out10[16]_i_2__0_n_0 ,\section_out10[16]_i_3__0_n_0 ,\section_out10[16]_i_4__0_n_0 ,\section_out10[16]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[16]_i_1__0_n_6 ),
        .Q(section_out10_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[16]_i_1__0_n_5 ),
        .Q(section_out10_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[16]_i_1__0_n_4 ),
        .Q(section_out10_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[0]_i_1__0_n_6 ),
        .Q(section_out10_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[20]_i_1__0_n_7 ),
        .Q(section_out10_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[20]_i_1__0 
       (.CI(\section_out10_reg[16]_i_1__0_n_0 ),
        .CO({\section_out10_reg[20]_i_1__0_n_0 ,\section_out10_reg[20]_i_1__0_n_1 ,\section_out10_reg[20]_i_1__0_n_2 ,\section_out10_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[23:20]),
        .O({\section_out10_reg[20]_i_1__0_n_4 ,\section_out10_reg[20]_i_1__0_n_5 ,\section_out10_reg[20]_i_1__0_n_6 ,\section_out10_reg[20]_i_1__0_n_7 }),
        .S({\section_out10[20]_i_2__0_n_0 ,\section_out10[20]_i_3__0_n_0 ,\section_out10[20]_i_4__0_n_0 ,\section_out10[20]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[20]_i_1__0_n_6 ),
        .Q(section_out10_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[20]_i_1__0_n_5 ),
        .Q(section_out10_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[20]_i_1__0_n_4 ),
        .Q(section_out10_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[24]_i_1__0_n_7 ),
        .Q(section_out10_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[24]_i_1__0 
       (.CI(\section_out10_reg[20]_i_1__0_n_0 ),
        .CO({\section_out10_reg[24]_i_1__0_n_0 ,\section_out10_reg[24]_i_1__0_n_1 ,\section_out10_reg[24]_i_1__0_n_2 ,\section_out10_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[27:24]),
        .O({\section_out10_reg[24]_i_1__0_n_4 ,\section_out10_reg[24]_i_1__0_n_5 ,\section_out10_reg[24]_i_1__0_n_6 ,\section_out10_reg[24]_i_1__0_n_7 }),
        .S({\section_out10[24]_i_2__0_n_0 ,\section_out10[24]_i_3__0_n_0 ,\section_out10[24]_i_4__0_n_0 ,\section_out10[24]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[24]_i_1__0_n_6 ),
        .Q(section_out10_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[24]_i_1__0_n_5 ),
        .Q(section_out10_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[24]_i_1__0_n_4 ),
        .Q(section_out10_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[28]_i_1__0_n_7 ),
        .Q(section_out10_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[28]_i_1__0 
       (.CI(\section_out10_reg[24]_i_1__0_n_0 ),
        .CO({\section_out10_reg[28]_i_1__0_n_0 ,\section_out10_reg[28]_i_1__0_n_1 ,\section_out10_reg[28]_i_1__0_n_2 ,\section_out10_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[31:28]),
        .O({\section_out10_reg[28]_i_1__0_n_4 ,\section_out10_reg[28]_i_1__0_n_5 ,\section_out10_reg[28]_i_1__0_n_6 ,\section_out10_reg[28]_i_1__0_n_7 }),
        .S({\section_out10[28]_i_2__0_n_0 ,\section_out10[28]_i_3__0_n_0 ,\section_out10[28]_i_4__0_n_0 ,\section_out10[28]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[28]_i_1__0_n_6 ),
        .Q(section_out10_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[0]_i_1__0_n_5 ),
        .Q(section_out10_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[28]_i_1__0_n_5 ),
        .Q(section_out10_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[28]_i_1__0_n_4 ),
        .Q(section_out10_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[32]_i_1__0_n_7 ),
        .Q(section_out10_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[32]_i_1__0 
       (.CI(\section_out10_reg[28]_i_1__0_n_0 ),
        .CO({\section_out10_reg[32]_i_1__0_n_0 ,\section_out10_reg[32]_i_1__0_n_1 ,\section_out10_reg[32]_i_1__0_n_2 ,\section_out10_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[35:32]),
        .O({\section_out10_reg[32]_i_1__0_n_4 ,\section_out10_reg[32]_i_1__0_n_5 ,\section_out10_reg[32]_i_1__0_n_6 ,\section_out10_reg[32]_i_1__0_n_7 }),
        .S({\section_out10[32]_i_2__0_n_0 ,\section_out10[32]_i_3__0_n_0 ,\section_out10[32]_i_4__0_n_0 ,\section_out10[32]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[32]_i_1__0_n_6 ),
        .Q(section_out10_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[32]_i_1__0_n_5 ),
        .Q(section_out10_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[32]_i_1__0_n_4 ),
        .Q(section_out10_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[36]_i_1__0_n_7 ),
        .Q(section_out10_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[36]_i_1__0 
       (.CI(\section_out10_reg[32]_i_1__0_n_0 ),
        .CO({\section_out10_reg[36]_i_1__0_n_0 ,\section_out10_reg[36]_i_1__0_n_1 ,\section_out10_reg[36]_i_1__0_n_2 ,\section_out10_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[39:36]),
        .O({\section_out10_reg[36]_i_1__0_n_4 ,\section_out10_reg[36]_i_1__0_n_5 ,\section_out10_reg[36]_i_1__0_n_6 ,\section_out10_reg[36]_i_1__0_n_7 }),
        .S({\section_out10[36]_i_2__0_n_0 ,\section_out10[36]_i_3__0_n_0 ,\section_out10[36]_i_4__0_n_0 ,\section_out10[36]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[36]_i_1__0_n_6 ),
        .Q(section_out10_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[36]_i_1__0_n_5 ),
        .Q(section_out10_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[36]_i_1__0_n_4 ),
        .Q(section_out10_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[0]_i_1__0_n_4 ),
        .Q(section_out10_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[40]_i_1__0_n_7 ),
        .Q(section_out10_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[40]_i_1__0 
       (.CI(\section_out10_reg[36]_i_1__0_n_0 ),
        .CO({\section_out10_reg[40]_i_1__0_n_0 ,\section_out10_reg[40]_i_1__0_n_1 ,\section_out10_reg[40]_i_1__0_n_2 ,\section_out10_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[43:40]),
        .O({\section_out10_reg[40]_i_1__0_n_4 ,\section_out10_reg[40]_i_1__0_n_5 ,\section_out10_reg[40]_i_1__0_n_6 ,\section_out10_reg[40]_i_1__0_n_7 }),
        .S({\section_out10[40]_i_2__0_n_0 ,\section_out10[40]_i_3__0_n_0 ,\section_out10[40]_i_4__0_n_0 ,\section_out10[40]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[40]_i_1__0_n_6 ),
        .Q(section_out10_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[40]_i_1__0_n_5 ),
        .Q(section_out10_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[40]_i_1__0_n_4 ),
        .Q(section_out10_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[44]_i_1__0_n_7 ),
        .Q(section_out10_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[44]_i_1__0 
       (.CI(\section_out10_reg[40]_i_1__0_n_0 ),
        .CO({\section_out10_reg[44]_i_1__0_n_0 ,\section_out10_reg[44]_i_1__0_n_1 ,\section_out10_reg[44]_i_1__0_n_2 ,\section_out10_reg[44]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[47:44]),
        .O({\section_out10_reg[44]_i_1__0_n_4 ,\section_out10_reg[44]_i_1__0_n_5 ,\section_out10_reg[44]_i_1__0_n_6 ,\section_out10_reg[44]_i_1__0_n_7 }),
        .S({\section_out10[44]_i_2__0_n_0 ,\section_out10[44]_i_3__0_n_0 ,\section_out10[44]_i_4__0_n_0 ,\section_out10[44]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[44]_i_1__0_n_6 ),
        .Q(section_out10_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[44]_i_1__0_n_5 ),
        .Q(section_out10_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[44]_i_1__0_n_4 ),
        .Q(section_out10_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[48]_i_1__0_n_7 ),
        .Q(section_out10_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[48]_i_1__0 
       (.CI(\section_out10_reg[44]_i_1__0_n_0 ),
        .CO({\section_out10_reg[48]_i_1__0_n_0 ,\section_out10_reg[48]_i_1__0_n_1 ,\section_out10_reg[48]_i_1__0_n_2 ,\section_out10_reg[48]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[51:48]),
        .O({\section_out10_reg[48]_i_1__0_n_4 ,\section_out10_reg[48]_i_1__0_n_5 ,\section_out10_reg[48]_i_1__0_n_6 ,\section_out10_reg[48]_i_1__0_n_7 }),
        .S({\section_out10[48]_i_2__0_n_0 ,\section_out10[48]_i_3__0_n_0 ,\section_out10[48]_i_4__0_n_0 ,\section_out10[48]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[48]_i_1__0_n_6 ),
        .Q(section_out10_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[4]_i_1__0_n_7 ),
        .Q(section_out10_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[4]_i_1__0 
       (.CI(\section_out10_reg[0]_i_1__0_n_0 ),
        .CO({\section_out10_reg[4]_i_1__0_n_0 ,\section_out10_reg[4]_i_1__0_n_1 ,\section_out10_reg[4]_i_1__0_n_2 ,\section_out10_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[7:4]),
        .O({\section_out10_reg[4]_i_1__0_n_4 ,\section_out10_reg[4]_i_1__0_n_5 ,\section_out10_reg[4]_i_1__0_n_6 ,\section_out10_reg[4]_i_1__0_n_7 }),
        .S({\section_out10[4]_i_2__0_n_0 ,\section_out10[4]_i_3__0_n_0 ,\section_out10[4]_i_4__0_n_0 ,\section_out10[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[48]_i_1__0_n_5 ),
        .Q(section_out10_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[51] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[48]_i_1__0_n_4 ),
        .Q(section_out10_reg[51]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[52] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[52]_i_1__0_n_7 ),
        .Q(section_out10_reg[52]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[52]_i_1__0 
       (.CI(\section_out10_reg[48]_i_1__0_n_0 ),
        .CO({\section_out10_reg[52]_i_1__0_n_0 ,\section_out10_reg[52]_i_1__0_n_1 ,\section_out10_reg[52]_i_1__0_n_2 ,\section_out10_reg[52]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[55:52]),
        .O({\section_out10_reg[52]_i_1__0_n_4 ,\section_out10_reg[52]_i_1__0_n_5 ,\section_out10_reg[52]_i_1__0_n_6 ,\section_out10_reg[52]_i_1__0_n_7 }),
        .S({\section_out10[52]_i_2__0_n_0 ,\section_out10[52]_i_3__0_n_0 ,\section_out10[52]_i_4__0_n_0 ,\section_out10[52]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[53] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[52]_i_1__0_n_6 ),
        .Q(section_out10_reg[53]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[54] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[52]_i_1__0_n_5 ),
        .Q(section_out10_reg[54]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[55] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[52]_i_1__0_n_4 ),
        .Q(section_out10_reg[55]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[56] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[56]_i_1__0_n_7 ),
        .Q(section_out10_reg[56]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[56]_i_1__0 
       (.CI(\section_out10_reg[52]_i_1__0_n_0 ),
        .CO({\section_out10_reg[56]_i_1__0_n_0 ,\section_out10_reg[56]_i_1__0_n_1 ,\section_out10_reg[56]_i_1__0_n_2 ,\section_out10_reg[56]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[59:56]),
        .O({\section_out10_reg[56]_i_1__0_n_4 ,\section_out10_reg[56]_i_1__0_n_5 ,\section_out10_reg[56]_i_1__0_n_6 ,\section_out10_reg[56]_i_1__0_n_7 }),
        .S({\section_out10[56]_i_2__0_n_0 ,\section_out10[56]_i_3__0_n_0 ,\section_out10[56]_i_4__0_n_0 ,\section_out10[56]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[57] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[56]_i_1__0_n_6 ),
        .Q(section_out10_reg[57]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[58] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[56]_i_1__0_n_5 ),
        .Q(section_out10_reg[58]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[59] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[56]_i_1__0_n_4 ),
        .Q(section_out10_reg[59]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[4]_i_1__0_n_6 ),
        .Q(section_out10_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[60] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[60]_i_1__0_n_7 ),
        .Q(section_out10_reg[60]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[60]_i_1__0 
       (.CI(\section_out10_reg[56]_i_1__0_n_0 ),
        .CO({\section_out10_reg[60]_i_1__0_n_0 ,\section_out10_reg[60]_i_1__0_n_1 ,\section_out10_reg[60]_i_1__0_n_2 ,\section_out10_reg[60]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[63:60]),
        .O({\section_out10_reg[60]_i_1__0_n_4 ,\section_out10_reg[60]_i_1__0_n_5 ,\section_out10_reg[60]_i_1__0_n_6 ,\section_out10_reg[60]_i_1__0_n_7 }),
        .S({\section_out10[60]_i_2__0_n_0 ,\section_out10[60]_i_3__0_n_0 ,\section_out10[60]_i_4__0_n_0 ,\section_out10[60]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[61] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[60]_i_1__0_n_6 ),
        .Q(section_out10_reg[61]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[62] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[60]_i_1__0_n_5 ),
        .Q(section_out10_reg[62]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[63] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[60]_i_1__0_n_4 ),
        .Q(section_out10_reg[63]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[64] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[64]_i_1__0_n_7 ),
        .Q(section_out10_reg[64]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[64]_i_1__0 
       (.CI(\section_out10_reg[60]_i_1__0_n_0 ),
        .CO({\section_out10_reg[64]_i_1__0_n_0 ,\section_out10_reg[64]_i_1__0_n_1 ,\section_out10_reg[64]_i_1__0_n_2 ,\section_out10_reg[64]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out9_reg[65],section_out9_reg[65],section_out9_reg[65:64]}),
        .O({\section_out10_reg[64]_i_1__0_n_4 ,\section_out10_reg[64]_i_1__0_n_5 ,\section_out10_reg[64]_i_1__0_n_6 ,\section_out10_reg[64]_i_1__0_n_7 }),
        .S({\section_out10[64]_i_2__0_n_0 ,\section_out10[64]_i_3__0_n_0 ,\section_out10[64]_i_4__0_n_0 ,\section_out10[64]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[65] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[64]_i_1__0_n_6 ),
        .Q(section_out10_reg[65]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[66] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[64]_i_1__0_n_5 ),
        .Q(section_out10_reg[66]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[67] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[64]_i_1__0_n_4 ),
        .Q(section_out10_reg[67]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[68] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[68]_i_1__0_n_7 ),
        .Q(section_out10_reg[68]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[68]_i_1__0 
       (.CI(\section_out10_reg[64]_i_1__0_n_0 ),
        .CO({\section_out10_reg[68]_i_1__0_n_0 ,\section_out10_reg[68]_i_1__0_n_1 ,\section_out10_reg[68]_i_1__0_n_2 ,\section_out10_reg[68]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out9_reg[65],section_out9_reg[65],section_out9_reg[65],section_out9_reg[65]}),
        .O({\section_out10_reg[68]_i_1__0_n_4 ,\section_out10_reg[68]_i_1__0_n_5 ,\section_out10_reg[68]_i_1__0_n_6 ,\section_out10_reg[68]_i_1__0_n_7 }),
        .S({\section_out10[68]_i_2__0_n_0 ,\section_out10[68]_i_3__0_n_0 ,\section_out10[68]_i_4__0_n_0 ,\section_out10[68]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[69] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[68]_i_1__0_n_6 ),
        .Q(section_out10_reg[69]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[4]_i_1__0_n_5 ),
        .Q(section_out10_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[70] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[68]_i_1__0_n_5 ),
        .Q(section_out10_reg[70]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[71] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[68]_i_1__0_n_4 ),
        .Q(section_out10_reg[71]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[72] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[72]_i_1__0_n_7 ),
        .Q(section_out10_reg[72]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[72]_i_1__0 
       (.CI(\section_out10_reg[68]_i_1__0_n_0 ),
        .CO({\section_out10_reg[72]_i_1__0_n_0 ,\section_out10_reg[72]_i_1__0_n_1 ,\section_out10_reg[72]_i_1__0_n_2 ,\section_out10_reg[72]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out9_reg[65],section_out9_reg[65],section_out9_reg[65],section_out9_reg[65]}),
        .O({\section_out10_reg[72]_i_1__0_n_4 ,\section_out10_reg[72]_i_1__0_n_5 ,\section_out10_reg[72]_i_1__0_n_6 ,\section_out10_reg[72]_i_1__0_n_7 }),
        .S({\section_out10[72]_i_2__0_n_0 ,\section_out10[72]_i_3__0_n_0 ,\section_out10[72]_i_4__0_n_0 ,\section_out10[72]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[73] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[72]_i_1__0_n_6 ),
        .Q(section_out10_reg[73]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[74] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[72]_i_1__0_n_5 ),
        .Q(section_out10_reg[74]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[75] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[72]_i_1__0_n_4 ),
        .Q(section_out10_reg[75]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[76] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[76]_i_1__0_n_7 ),
        .Q(section_out10_reg[76]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[76]_i_1__0 
       (.CI(\section_out10_reg[72]_i_1__0_n_0 ),
        .CO({\NLW_section_out10_reg[76]_i_1__0_CO_UNCONNECTED [3],\section_out10_reg[76]_i_1__0_n_1 ,\section_out10_reg[76]_i_1__0_n_2 ,\section_out10_reg[76]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,section_out9_reg[65],section_out9_reg[65],section_out9_reg[65]}),
        .O({\section_out10_reg[76]_i_1__0_n_4 ,\section_out10_reg[76]_i_1__0_n_5 ,\section_out10_reg[76]_i_1__0_n_6 ,\section_out10_reg[76]_i_1__0_n_7 }),
        .S({\section_out10[76]_i_2__0_n_0 ,\section_out10[76]_i_3__0_n_0 ,\section_out10[76]_i_4__0_n_0 ,\section_out10[76]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[77] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[76]_i_1__0_n_6 ),
        .Q(section_out10_reg[77]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[78] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[76]_i_1__0_n_5 ),
        .Q(section_out10_reg[78]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[79] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[76]_i_1__0_n_4 ),
        .Q(section_out10_reg[79]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[4]_i_1__0_n_4 ),
        .Q(section_out10_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[8]_i_1__0_n_7 ),
        .Q(section_out10_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[8]_i_1__0 
       (.CI(\section_out10_reg[4]_i_1__0_n_0 ),
        .CO({\section_out10_reg[8]_i_1__0_n_0 ,\section_out10_reg[8]_i_1__0_n_1 ,\section_out10_reg[8]_i_1__0_n_2 ,\section_out10_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[11:8]),
        .O({\section_out10_reg[8]_i_1__0_n_4 ,\section_out10_reg[8]_i_1__0_n_5 ,\section_out10_reg[8]_i_1__0_n_6 ,\section_out10_reg[8]_i_1__0_n_7 }),
        .S({\section_out10[8]_i_2__0_n_0 ,\section_out10[8]_i_3__0_n_0 ,\section_out10[8]_i_4__0_n_0 ,\section_out10[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[8]_i_1__0_n_6 ),
        .Q(section_out10_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[0]_i_2__0 
       (.I0(section_out10_reg[3]),
        .I1(section_out11_reg[3]),
        .O(\section_out11[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[0]_i_3__0 
       (.I0(section_out10_reg[2]),
        .I1(section_out11_reg[2]),
        .O(\section_out11[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[0]_i_4__0 
       (.I0(section_out10_reg[1]),
        .I1(section_out11_reg[1]),
        .O(\section_out11[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[0]_i_5__0 
       (.I0(section_out10_reg[0]),
        .I1(section_out11_reg[0]),
        .O(\section_out11[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[12]_i_2__0 
       (.I0(section_out10_reg[15]),
        .I1(section_out11_reg[15]),
        .O(\section_out11[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[12]_i_3__0 
       (.I0(section_out10_reg[14]),
        .I1(section_out11_reg[14]),
        .O(\section_out11[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[12]_i_4__0 
       (.I0(section_out10_reg[13]),
        .I1(section_out11_reg[13]),
        .O(\section_out11[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[12]_i_5__0 
       (.I0(section_out10_reg[12]),
        .I1(section_out11_reg[12]),
        .O(\section_out11[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[16]_i_2__0 
       (.I0(section_out10_reg[19]),
        .I1(section_out11_reg[19]),
        .O(\section_out11[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[16]_i_3__0 
       (.I0(section_out10_reg[18]),
        .I1(section_out11_reg[18]),
        .O(\section_out11[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[16]_i_4__0 
       (.I0(section_out10_reg[17]),
        .I1(section_out11_reg[17]),
        .O(\section_out11[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[16]_i_5__0 
       (.I0(section_out10_reg[16]),
        .I1(section_out11_reg[16]),
        .O(\section_out11[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[20]_i_2__0 
       (.I0(section_out10_reg[23]),
        .I1(section_out11_reg[23]),
        .O(\section_out11[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[20]_i_3__0 
       (.I0(section_out10_reg[22]),
        .I1(section_out11_reg[22]),
        .O(\section_out11[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[20]_i_4__0 
       (.I0(section_out10_reg[21]),
        .I1(section_out11_reg[21]),
        .O(\section_out11[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[20]_i_5__0 
       (.I0(section_out10_reg[20]),
        .I1(section_out11_reg[20]),
        .O(\section_out11[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[24]_i_2__0 
       (.I0(section_out10_reg[27]),
        .I1(section_out11_reg[27]),
        .O(\section_out11[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[24]_i_3__0 
       (.I0(section_out10_reg[26]),
        .I1(section_out11_reg[26]),
        .O(\section_out11[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[24]_i_4__0 
       (.I0(section_out10_reg[25]),
        .I1(section_out11_reg[25]),
        .O(\section_out11[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[24]_i_5__0 
       (.I0(section_out10_reg[24]),
        .I1(section_out11_reg[24]),
        .O(\section_out11[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[28]_i_2__0 
       (.I0(section_out10_reg[31]),
        .I1(section_out11_reg[31]),
        .O(\section_out11[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[28]_i_3__0 
       (.I0(section_out10_reg[30]),
        .I1(section_out11_reg[30]),
        .O(\section_out11[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[28]_i_4__0 
       (.I0(section_out10_reg[29]),
        .I1(section_out11_reg[29]),
        .O(\section_out11[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[28]_i_5__0 
       (.I0(section_out10_reg[28]),
        .I1(section_out11_reg[28]),
        .O(\section_out11[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[32]_i_2__0 
       (.I0(section_out10_reg[35]),
        .I1(section_out11_reg[35]),
        .O(\section_out11[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[32]_i_3__0 
       (.I0(section_out10_reg[34]),
        .I1(section_out11_reg[34]),
        .O(\section_out11[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[32]_i_4__0 
       (.I0(section_out10_reg[33]),
        .I1(section_out11_reg[33]),
        .O(\section_out11[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[32]_i_5__0 
       (.I0(section_out10_reg[32]),
        .I1(section_out11_reg[32]),
        .O(\section_out11[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[36]_i_2__0 
       (.I0(section_out10_reg[39]),
        .I1(section_out11_reg[39]),
        .O(\section_out11[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[36]_i_3__0 
       (.I0(section_out10_reg[38]),
        .I1(section_out11_reg[38]),
        .O(\section_out11[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[36]_i_4__0 
       (.I0(section_out10_reg[37]),
        .I1(section_out11_reg[37]),
        .O(\section_out11[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[36]_i_5__0 
       (.I0(section_out10_reg[36]),
        .I1(section_out11_reg[36]),
        .O(\section_out11[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[40]_i_2__0 
       (.I0(section_out10_reg[43]),
        .I1(section_out11_reg[43]),
        .O(\section_out11[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[40]_i_3__0 
       (.I0(section_out10_reg[42]),
        .I1(section_out11_reg[42]),
        .O(\section_out11[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[40]_i_4__0 
       (.I0(section_out10_reg[41]),
        .I1(section_out11_reg[41]),
        .O(\section_out11[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[40]_i_5__0 
       (.I0(section_out10_reg[40]),
        .I1(section_out11_reg[40]),
        .O(\section_out11[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[44]_i_2__0 
       (.I0(section_out10_reg[47]),
        .I1(section_out11_reg[47]),
        .O(\section_out11[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[44]_i_3__0 
       (.I0(section_out10_reg[46]),
        .I1(section_out11_reg[46]),
        .O(\section_out11[44]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[44]_i_4__0 
       (.I0(section_out10_reg[45]),
        .I1(section_out11_reg[45]),
        .O(\section_out11[44]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[44]_i_5__0 
       (.I0(section_out10_reg[44]),
        .I1(section_out11_reg[44]),
        .O(\section_out11[44]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[48]_i_2__0 
       (.I0(section_out10_reg[51]),
        .I1(section_out11_reg[51]),
        .O(\section_out11[48]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[48]_i_3__0 
       (.I0(section_out10_reg[50]),
        .I1(section_out11_reg[50]),
        .O(\section_out11[48]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[48]_i_4__0 
       (.I0(section_out10_reg[49]),
        .I1(section_out11_reg[49]),
        .O(\section_out11[48]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[48]_i_5__0 
       (.I0(section_out10_reg[48]),
        .I1(section_out11_reg[48]),
        .O(\section_out11[48]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[4]_i_2__0 
       (.I0(section_out10_reg[7]),
        .I1(section_out11_reg[7]),
        .O(\section_out11[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[4]_i_3__0 
       (.I0(section_out10_reg[6]),
        .I1(section_out11_reg[6]),
        .O(\section_out11[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[4]_i_4__0 
       (.I0(section_out10_reg[5]),
        .I1(section_out11_reg[5]),
        .O(\section_out11[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[4]_i_5__0 
       (.I0(section_out10_reg[4]),
        .I1(section_out11_reg[4]),
        .O(\section_out11[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[52]_i_2__0 
       (.I0(section_out10_reg[55]),
        .I1(section_out11_reg[55]),
        .O(\section_out11[52]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[52]_i_3__0 
       (.I0(section_out10_reg[54]),
        .I1(section_out11_reg[54]),
        .O(\section_out11[52]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[52]_i_4__0 
       (.I0(section_out10_reg[53]),
        .I1(section_out11_reg[53]),
        .O(\section_out11[52]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[52]_i_5__0 
       (.I0(section_out10_reg[52]),
        .I1(section_out11_reg[52]),
        .O(\section_out11[52]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[56]_i_2__0 
       (.I0(section_out10_reg[59]),
        .I1(section_out11_reg[59]),
        .O(\section_out11[56]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[56]_i_3__0 
       (.I0(section_out10_reg[58]),
        .I1(section_out11_reg[58]),
        .O(\section_out11[56]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[56]_i_4__0 
       (.I0(section_out10_reg[57]),
        .I1(section_out11_reg[57]),
        .O(\section_out11[56]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[56]_i_5__0 
       (.I0(section_out10_reg[56]),
        .I1(section_out11_reg[56]),
        .O(\section_out11[56]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[60]_i_2__0 
       (.I0(section_out10_reg[63]),
        .I1(section_out11_reg[63]),
        .O(\section_out11[60]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[60]_i_3__0 
       (.I0(section_out10_reg[62]),
        .I1(section_out11_reg[62]),
        .O(\section_out11[60]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[60]_i_4__0 
       (.I0(section_out10_reg[61]),
        .I1(section_out11_reg[61]),
        .O(\section_out11[60]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[60]_i_5__0 
       (.I0(section_out10_reg[60]),
        .I1(section_out11_reg[60]),
        .O(\section_out11[60]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[64]_i_2__0 
       (.I0(section_out10_reg[67]),
        .I1(section_out11_reg[67]),
        .O(\section_out11[64]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[64]_i_3__0 
       (.I0(section_out10_reg[66]),
        .I1(section_out11_reg[66]),
        .O(\section_out11[64]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[64]_i_4__0 
       (.I0(section_out10_reg[65]),
        .I1(section_out11_reg[65]),
        .O(\section_out11[64]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[64]_i_5__0 
       (.I0(section_out10_reg[64]),
        .I1(section_out11_reg[64]),
        .O(\section_out11[64]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[68]_i_2__0 
       (.I0(section_out10_reg[71]),
        .I1(section_out11_reg[71]),
        .O(\section_out11[68]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[68]_i_3__0 
       (.I0(section_out10_reg[70]),
        .I1(section_out11_reg[70]),
        .O(\section_out11[68]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[68]_i_4__0 
       (.I0(section_out10_reg[69]),
        .I1(section_out11_reg[69]),
        .O(\section_out11[68]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[68]_i_5__0 
       (.I0(section_out10_reg[68]),
        .I1(section_out11_reg[68]),
        .O(\section_out11[68]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[72]_i_2__0 
       (.I0(section_out10_reg[75]),
        .I1(section_out11_reg[75]),
        .O(\section_out11[72]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[72]_i_3__0 
       (.I0(section_out10_reg[74]),
        .I1(section_out11_reg[74]),
        .O(\section_out11[72]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[72]_i_4__0 
       (.I0(section_out10_reg[73]),
        .I1(section_out11_reg[73]),
        .O(\section_out11[72]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[72]_i_5__0 
       (.I0(section_out10_reg[72]),
        .I1(section_out11_reg[72]),
        .O(\section_out11[72]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[76]_i_2__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[79]),
        .O(\section_out11[76]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[76]_i_3__0 
       (.I0(section_out10_reg[78]),
        .I1(section_out11_reg[78]),
        .O(\section_out11[76]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[76]_i_4__0 
       (.I0(section_out10_reg[77]),
        .I1(section_out11_reg[77]),
        .O(\section_out11[76]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[76]_i_5__0 
       (.I0(section_out10_reg[76]),
        .I1(section_out11_reg[76]),
        .O(\section_out11[76]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[80]_i_2__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[83]),
        .O(\section_out11[80]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[80]_i_3__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[82]),
        .O(\section_out11[80]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[80]_i_4__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[81]),
        .O(\section_out11[80]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[80]_i_5__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[80]),
        .O(\section_out11[80]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[84]_i_2__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[87]),
        .O(\section_out11[84]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[84]_i_3__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[86]),
        .O(\section_out11[84]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[84]_i_4__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[85]),
        .O(\section_out11[84]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[84]_i_5__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[84]),
        .O(\section_out11[84]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[88]_i_2__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[91]),
        .O(\section_out11[88]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[88]_i_3__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[90]),
        .O(\section_out11[88]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[88]_i_4__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[89]),
        .O(\section_out11[88]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[88]_i_5__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[88]),
        .O(\section_out11[88]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[8]_i_2__0 
       (.I0(section_out10_reg[11]),
        .I1(section_out11_reg[11]),
        .O(\section_out11[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[8]_i_3__0 
       (.I0(section_out10_reg[10]),
        .I1(section_out11_reg[10]),
        .O(\section_out11[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[8]_i_4__0 
       (.I0(section_out10_reg[9]),
        .I1(section_out11_reg[9]),
        .O(\section_out11[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[8]_i_5__0 
       (.I0(section_out10_reg[8]),
        .I1(section_out11_reg[8]),
        .O(\section_out11[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[92]_i_2__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[94]),
        .O(\section_out11[92]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[92]_i_3__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[93]),
        .O(\section_out11[92]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[92]_i_4__0 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[92]),
        .O(\section_out11[92]_i_4__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[0]_i_1__0_n_7 ),
        .Q(section_out11_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\section_out11_reg[0]_i_1__0_n_0 ,\section_out11_reg[0]_i_1__0_n_1 ,\section_out11_reg[0]_i_1__0_n_2 ,\section_out11_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[3:0]),
        .O({\section_out11_reg[0]_i_1__0_n_4 ,\section_out11_reg[0]_i_1__0_n_5 ,\section_out11_reg[0]_i_1__0_n_6 ,\section_out11_reg[0]_i_1__0_n_7 }),
        .S({\section_out11[0]_i_2__0_n_0 ,\section_out11[0]_i_3__0_n_0 ,\section_out11[0]_i_4__0_n_0 ,\section_out11[0]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[8]_i_1__0_n_5 ),
        .Q(section_out11_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[8]_i_1__0_n_4 ),
        .Q(section_out11_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[12]_i_1__0_n_7 ),
        .Q(section_out11_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[12]_i_1__0 
       (.CI(\section_out11_reg[8]_i_1__0_n_0 ),
        .CO({\section_out11_reg[12]_i_1__0_n_0 ,\section_out11_reg[12]_i_1__0_n_1 ,\section_out11_reg[12]_i_1__0_n_2 ,\section_out11_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[15:12]),
        .O({\section_out11_reg[12]_i_1__0_n_4 ,\section_out11_reg[12]_i_1__0_n_5 ,\section_out11_reg[12]_i_1__0_n_6 ,\section_out11_reg[12]_i_1__0_n_7 }),
        .S({\section_out11[12]_i_2__0_n_0 ,\section_out11[12]_i_3__0_n_0 ,\section_out11[12]_i_4__0_n_0 ,\section_out11[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[12]_i_1__0_n_6 ),
        .Q(section_out11_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[12]_i_1__0_n_5 ),
        .Q(section_out11_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[12]_i_1__0_n_4 ),
        .Q(section_out11_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[16]_i_1__0_n_7 ),
        .Q(section_out11_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[16]_i_1__0 
       (.CI(\section_out11_reg[12]_i_1__0_n_0 ),
        .CO({\section_out11_reg[16]_i_1__0_n_0 ,\section_out11_reg[16]_i_1__0_n_1 ,\section_out11_reg[16]_i_1__0_n_2 ,\section_out11_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[19:16]),
        .O({\section_out11_reg[16]_i_1__0_n_4 ,\section_out11_reg[16]_i_1__0_n_5 ,\section_out11_reg[16]_i_1__0_n_6 ,\section_out11_reg[16]_i_1__0_n_7 }),
        .S({\section_out11[16]_i_2__0_n_0 ,\section_out11[16]_i_3__0_n_0 ,\section_out11[16]_i_4__0_n_0 ,\section_out11[16]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[16]_i_1__0_n_6 ),
        .Q(section_out11_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[16]_i_1__0_n_5 ),
        .Q(section_out11_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[16]_i_1__0_n_4 ),
        .Q(section_out11_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[0]_i_1__0_n_6 ),
        .Q(section_out11_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[20]_i_1__0_n_7 ),
        .Q(section_out11_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[20]_i_1__0 
       (.CI(\section_out11_reg[16]_i_1__0_n_0 ),
        .CO({\section_out11_reg[20]_i_1__0_n_0 ,\section_out11_reg[20]_i_1__0_n_1 ,\section_out11_reg[20]_i_1__0_n_2 ,\section_out11_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[23:20]),
        .O({\section_out11_reg[20]_i_1__0_n_4 ,\section_out11_reg[20]_i_1__0_n_5 ,\section_out11_reg[20]_i_1__0_n_6 ,\section_out11_reg[20]_i_1__0_n_7 }),
        .S({\section_out11[20]_i_2__0_n_0 ,\section_out11[20]_i_3__0_n_0 ,\section_out11[20]_i_4__0_n_0 ,\section_out11[20]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[20]_i_1__0_n_6 ),
        .Q(section_out11_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[20]_i_1__0_n_5 ),
        .Q(section_out11_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[20]_i_1__0_n_4 ),
        .Q(section_out11_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[24]_i_1__0_n_7 ),
        .Q(section_out11_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[24]_i_1__0 
       (.CI(\section_out11_reg[20]_i_1__0_n_0 ),
        .CO({\section_out11_reg[24]_i_1__0_n_0 ,\section_out11_reg[24]_i_1__0_n_1 ,\section_out11_reg[24]_i_1__0_n_2 ,\section_out11_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[27:24]),
        .O({\section_out11_reg[24]_i_1__0_n_4 ,\section_out11_reg[24]_i_1__0_n_5 ,\section_out11_reg[24]_i_1__0_n_6 ,\section_out11_reg[24]_i_1__0_n_7 }),
        .S({\section_out11[24]_i_2__0_n_0 ,\section_out11[24]_i_3__0_n_0 ,\section_out11[24]_i_4__0_n_0 ,\section_out11[24]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[24]_i_1__0_n_6 ),
        .Q(section_out11_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[24]_i_1__0_n_5 ),
        .Q(section_out11_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[24]_i_1__0_n_4 ),
        .Q(section_out11_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[28]_i_1__0_n_7 ),
        .Q(section_out11_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[28]_i_1__0 
       (.CI(\section_out11_reg[24]_i_1__0_n_0 ),
        .CO({\section_out11_reg[28]_i_1__0_n_0 ,\section_out11_reg[28]_i_1__0_n_1 ,\section_out11_reg[28]_i_1__0_n_2 ,\section_out11_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[31:28]),
        .O({\section_out11_reg[28]_i_1__0_n_4 ,\section_out11_reg[28]_i_1__0_n_5 ,\section_out11_reg[28]_i_1__0_n_6 ,\section_out11_reg[28]_i_1__0_n_7 }),
        .S({\section_out11[28]_i_2__0_n_0 ,\section_out11[28]_i_3__0_n_0 ,\section_out11[28]_i_4__0_n_0 ,\section_out11[28]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[28]_i_1__0_n_6 ),
        .Q(section_out11_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[0]_i_1__0_n_5 ),
        .Q(section_out11_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[28]_i_1__0_n_5 ),
        .Q(section_out11_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[28]_i_1__0_n_4 ),
        .Q(section_out11_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[32]_i_1__0_n_7 ),
        .Q(section_out11_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[32]_i_1__0 
       (.CI(\section_out11_reg[28]_i_1__0_n_0 ),
        .CO({\section_out11_reg[32]_i_1__0_n_0 ,\section_out11_reg[32]_i_1__0_n_1 ,\section_out11_reg[32]_i_1__0_n_2 ,\section_out11_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[35:32]),
        .O({\section_out11_reg[32]_i_1__0_n_4 ,\section_out11_reg[32]_i_1__0_n_5 ,\section_out11_reg[32]_i_1__0_n_6 ,\section_out11_reg[32]_i_1__0_n_7 }),
        .S({\section_out11[32]_i_2__0_n_0 ,\section_out11[32]_i_3__0_n_0 ,\section_out11[32]_i_4__0_n_0 ,\section_out11[32]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[32]_i_1__0_n_6 ),
        .Q(section_out11_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[32]_i_1__0_n_5 ),
        .Q(section_out11_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[32]_i_1__0_n_4 ),
        .Q(section_out11_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[36]_i_1__0_n_7 ),
        .Q(section_out11_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[36]_i_1__0 
       (.CI(\section_out11_reg[32]_i_1__0_n_0 ),
        .CO({\section_out11_reg[36]_i_1__0_n_0 ,\section_out11_reg[36]_i_1__0_n_1 ,\section_out11_reg[36]_i_1__0_n_2 ,\section_out11_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[39:36]),
        .O({\section_out11_reg[36]_i_1__0_n_4 ,\section_out11_reg[36]_i_1__0_n_5 ,\section_out11_reg[36]_i_1__0_n_6 ,\section_out11_reg[36]_i_1__0_n_7 }),
        .S({\section_out11[36]_i_2__0_n_0 ,\section_out11[36]_i_3__0_n_0 ,\section_out11[36]_i_4__0_n_0 ,\section_out11[36]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[36]_i_1__0_n_6 ),
        .Q(section_out11_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[36]_i_1__0_n_5 ),
        .Q(section_out11_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[36]_i_1__0_n_4 ),
        .Q(section_out11_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[0]_i_1__0_n_4 ),
        .Q(section_out11_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[40]_i_1__0_n_7 ),
        .Q(section_out11_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[40]_i_1__0 
       (.CI(\section_out11_reg[36]_i_1__0_n_0 ),
        .CO({\section_out11_reg[40]_i_1__0_n_0 ,\section_out11_reg[40]_i_1__0_n_1 ,\section_out11_reg[40]_i_1__0_n_2 ,\section_out11_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[43:40]),
        .O({\section_out11_reg[40]_i_1__0_n_4 ,\section_out11_reg[40]_i_1__0_n_5 ,\section_out11_reg[40]_i_1__0_n_6 ,\section_out11_reg[40]_i_1__0_n_7 }),
        .S({\section_out11[40]_i_2__0_n_0 ,\section_out11[40]_i_3__0_n_0 ,\section_out11[40]_i_4__0_n_0 ,\section_out11[40]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[40]_i_1__0_n_6 ),
        .Q(section_out11_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[40]_i_1__0_n_5 ),
        .Q(section_out11_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[40]_i_1__0_n_4 ),
        .Q(section_out11_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[44]_i_1__0_n_7 ),
        .Q(section_out11_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[44]_i_1__0 
       (.CI(\section_out11_reg[40]_i_1__0_n_0 ),
        .CO({\section_out11_reg[44]_i_1__0_n_0 ,\section_out11_reg[44]_i_1__0_n_1 ,\section_out11_reg[44]_i_1__0_n_2 ,\section_out11_reg[44]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[47:44]),
        .O({\section_out11_reg[44]_i_1__0_n_4 ,\section_out11_reg[44]_i_1__0_n_5 ,\section_out11_reg[44]_i_1__0_n_6 ,\section_out11_reg[44]_i_1__0_n_7 }),
        .S({\section_out11[44]_i_2__0_n_0 ,\section_out11[44]_i_3__0_n_0 ,\section_out11[44]_i_4__0_n_0 ,\section_out11[44]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[44]_i_1__0_n_6 ),
        .Q(section_out11_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[44]_i_1__0_n_5 ),
        .Q(section_out11_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[44]_i_1__0_n_4 ),
        .Q(section_out11_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[48]_i_1__0_n_7 ),
        .Q(section_out11_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[48]_i_1__0 
       (.CI(\section_out11_reg[44]_i_1__0_n_0 ),
        .CO({\section_out11_reg[48]_i_1__0_n_0 ,\section_out11_reg[48]_i_1__0_n_1 ,\section_out11_reg[48]_i_1__0_n_2 ,\section_out11_reg[48]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[51:48]),
        .O({\section_out11_reg[48]_i_1__0_n_4 ,\section_out11_reg[48]_i_1__0_n_5 ,\section_out11_reg[48]_i_1__0_n_6 ,\section_out11_reg[48]_i_1__0_n_7 }),
        .S({\section_out11[48]_i_2__0_n_0 ,\section_out11[48]_i_3__0_n_0 ,\section_out11[48]_i_4__0_n_0 ,\section_out11[48]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[48]_i_1__0_n_6 ),
        .Q(section_out11_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[4]_i_1__0_n_7 ),
        .Q(section_out11_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[4]_i_1__0 
       (.CI(\section_out11_reg[0]_i_1__0_n_0 ),
        .CO({\section_out11_reg[4]_i_1__0_n_0 ,\section_out11_reg[4]_i_1__0_n_1 ,\section_out11_reg[4]_i_1__0_n_2 ,\section_out11_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[7:4]),
        .O({\section_out11_reg[4]_i_1__0_n_4 ,\section_out11_reg[4]_i_1__0_n_5 ,\section_out11_reg[4]_i_1__0_n_6 ,\section_out11_reg[4]_i_1__0_n_7 }),
        .S({\section_out11[4]_i_2__0_n_0 ,\section_out11[4]_i_3__0_n_0 ,\section_out11[4]_i_4__0_n_0 ,\section_out11[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[48]_i_1__0_n_5 ),
        .Q(section_out11_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[51] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[48]_i_1__0_n_4 ),
        .Q(section_out11_reg[51]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[52] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[52]_i_1__0_n_7 ),
        .Q(section_out11_reg[52]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[52]_i_1__0 
       (.CI(\section_out11_reg[48]_i_1__0_n_0 ),
        .CO({\section_out11_reg[52]_i_1__0_n_0 ,\section_out11_reg[52]_i_1__0_n_1 ,\section_out11_reg[52]_i_1__0_n_2 ,\section_out11_reg[52]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[55:52]),
        .O({\section_out11_reg[52]_i_1__0_n_4 ,\section_out11_reg[52]_i_1__0_n_5 ,\section_out11_reg[52]_i_1__0_n_6 ,\section_out11_reg[52]_i_1__0_n_7 }),
        .S({\section_out11[52]_i_2__0_n_0 ,\section_out11[52]_i_3__0_n_0 ,\section_out11[52]_i_4__0_n_0 ,\section_out11[52]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[53] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[52]_i_1__0_n_6 ),
        .Q(section_out11_reg[53]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[54] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[52]_i_1__0_n_5 ),
        .Q(section_out11_reg[54]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[55] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[52]_i_1__0_n_4 ),
        .Q(section_out11_reg[55]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[56] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[56]_i_1__0_n_7 ),
        .Q(section_out11_reg[56]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[56]_i_1__0 
       (.CI(\section_out11_reg[52]_i_1__0_n_0 ),
        .CO({\section_out11_reg[56]_i_1__0_n_0 ,\section_out11_reg[56]_i_1__0_n_1 ,\section_out11_reg[56]_i_1__0_n_2 ,\section_out11_reg[56]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[59:56]),
        .O({\section_out11_reg[56]_i_1__0_n_4 ,\section_out11_reg[56]_i_1__0_n_5 ,\section_out11_reg[56]_i_1__0_n_6 ,\section_out11_reg[56]_i_1__0_n_7 }),
        .S({\section_out11[56]_i_2__0_n_0 ,\section_out11[56]_i_3__0_n_0 ,\section_out11[56]_i_4__0_n_0 ,\section_out11[56]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[57] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[56]_i_1__0_n_6 ),
        .Q(section_out11_reg[57]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[58] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[56]_i_1__0_n_5 ),
        .Q(section_out11_reg[58]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[59] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[56]_i_1__0_n_4 ),
        .Q(section_out11_reg[59]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[4]_i_1__0_n_6 ),
        .Q(section_out11_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[60] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[60]_i_1__0_n_7 ),
        .Q(section_out11_reg[60]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[60]_i_1__0 
       (.CI(\section_out11_reg[56]_i_1__0_n_0 ),
        .CO({\section_out11_reg[60]_i_1__0_n_0 ,\section_out11_reg[60]_i_1__0_n_1 ,\section_out11_reg[60]_i_1__0_n_2 ,\section_out11_reg[60]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[63:60]),
        .O({\section_out11_reg[60]_i_1__0_n_4 ,\section_out11_reg[60]_i_1__0_n_5 ,\section_out11_reg[60]_i_1__0_n_6 ,\section_out11_reg[60]_i_1__0_n_7 }),
        .S({\section_out11[60]_i_2__0_n_0 ,\section_out11[60]_i_3__0_n_0 ,\section_out11[60]_i_4__0_n_0 ,\section_out11[60]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[61] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[60]_i_1__0_n_6 ),
        .Q(section_out11_reg[61]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[62] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[60]_i_1__0_n_5 ),
        .Q(section_out11_reg[62]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[63] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[60]_i_1__0_n_4 ),
        .Q(section_out11_reg[63]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[64] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[64]_i_1__0_n_7 ),
        .Q(section_out11_reg[64]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[64]_i_1__0 
       (.CI(\section_out11_reg[60]_i_1__0_n_0 ),
        .CO({\section_out11_reg[64]_i_1__0_n_0 ,\section_out11_reg[64]_i_1__0_n_1 ,\section_out11_reg[64]_i_1__0_n_2 ,\section_out11_reg[64]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[67:64]),
        .O({\section_out11_reg[64]_i_1__0_n_4 ,\section_out11_reg[64]_i_1__0_n_5 ,\section_out11_reg[64]_i_1__0_n_6 ,\section_out11_reg[64]_i_1__0_n_7 }),
        .S({\section_out11[64]_i_2__0_n_0 ,\section_out11[64]_i_3__0_n_0 ,\section_out11[64]_i_4__0_n_0 ,\section_out11[64]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[65] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[64]_i_1__0_n_6 ),
        .Q(section_out11_reg[65]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[66] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[64]_i_1__0_n_5 ),
        .Q(section_out11_reg[66]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[67] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[64]_i_1__0_n_4 ),
        .Q(section_out11_reg[67]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[68] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[68]_i_1__0_n_7 ),
        .Q(section_out11_reg[68]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[68]_i_1__0 
       (.CI(\section_out11_reg[64]_i_1__0_n_0 ),
        .CO({\section_out11_reg[68]_i_1__0_n_0 ,\section_out11_reg[68]_i_1__0_n_1 ,\section_out11_reg[68]_i_1__0_n_2 ,\section_out11_reg[68]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[71:68]),
        .O({\section_out11_reg[68]_i_1__0_n_4 ,\section_out11_reg[68]_i_1__0_n_5 ,\section_out11_reg[68]_i_1__0_n_6 ,\section_out11_reg[68]_i_1__0_n_7 }),
        .S({\section_out11[68]_i_2__0_n_0 ,\section_out11[68]_i_3__0_n_0 ,\section_out11[68]_i_4__0_n_0 ,\section_out11[68]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[69] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[68]_i_1__0_n_6 ),
        .Q(section_out11_reg[69]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[4]_i_1__0_n_5 ),
        .Q(section_out11_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[70] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[68]_i_1__0_n_5 ),
        .Q(section_out11_reg[70]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[71] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[68]_i_1__0_n_4 ),
        .Q(section_out11_reg[71]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[72] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[72]_i_1__0_n_7 ),
        .Q(section_out11_reg[72]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[72]_i_1__0 
       (.CI(\section_out11_reg[68]_i_1__0_n_0 ),
        .CO({\section_out11_reg[72]_i_1__0_n_0 ,\section_out11_reg[72]_i_1__0_n_1 ,\section_out11_reg[72]_i_1__0_n_2 ,\section_out11_reg[72]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[75:72]),
        .O({\section_out11_reg[72]_i_1__0_n_4 ,\section_out11_reg[72]_i_1__0_n_5 ,\section_out11_reg[72]_i_1__0_n_6 ,\section_out11_reg[72]_i_1__0_n_7 }),
        .S({\section_out11[72]_i_2__0_n_0 ,\section_out11[72]_i_3__0_n_0 ,\section_out11[72]_i_4__0_n_0 ,\section_out11[72]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[73] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[72]_i_1__0_n_6 ),
        .Q(section_out11_reg[73]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[74] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[72]_i_1__0_n_5 ),
        .Q(section_out11_reg[74]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[75] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[72]_i_1__0_n_4 ),
        .Q(section_out11_reg[75]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[76] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[76]_i_1__0_n_7 ),
        .Q(section_out11_reg[76]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[76]_i_1__0 
       (.CI(\section_out11_reg[72]_i_1__0_n_0 ),
        .CO({\section_out11_reg[76]_i_1__0_n_0 ,\section_out11_reg[76]_i_1__0_n_1 ,\section_out11_reg[76]_i_1__0_n_2 ,\section_out11_reg[76]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[79:76]),
        .O({\section_out11_reg[76]_i_1__0_n_4 ,\section_out11_reg[76]_i_1__0_n_5 ,\section_out11_reg[76]_i_1__0_n_6 ,\section_out11_reg[76]_i_1__0_n_7 }),
        .S({\section_out11[76]_i_2__0_n_0 ,\section_out11[76]_i_3__0_n_0 ,\section_out11[76]_i_4__0_n_0 ,\section_out11[76]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[77] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[76]_i_1__0_n_6 ),
        .Q(section_out11_reg[77]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[78] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[76]_i_1__0_n_5 ),
        .Q(section_out11_reg[78]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[79] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[76]_i_1__0_n_4 ),
        .Q(section_out11_reg[79]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[4]_i_1__0_n_4 ),
        .Q(section_out11_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[80] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[80]_i_1__0_n_7 ),
        .Q(section_out11_reg[80]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[80]_i_1__0 
       (.CI(\section_out11_reg[76]_i_1__0_n_0 ),
        .CO({\section_out11_reg[80]_i_1__0_n_0 ,\section_out11_reg[80]_i_1__0_n_1 ,\section_out11_reg[80]_i_1__0_n_2 ,\section_out11_reg[80]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out10_reg[79],section_out10_reg[79],section_out10_reg[79],section_out10_reg[79]}),
        .O({\section_out11_reg[80]_i_1__0_n_4 ,\section_out11_reg[80]_i_1__0_n_5 ,\section_out11_reg[80]_i_1__0_n_6 ,\section_out11_reg[80]_i_1__0_n_7 }),
        .S({\section_out11[80]_i_2__0_n_0 ,\section_out11[80]_i_3__0_n_0 ,\section_out11[80]_i_4__0_n_0 ,\section_out11[80]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[81] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[80]_i_1__0_n_6 ),
        .Q(section_out11_reg[81]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[82] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[80]_i_1__0_n_5 ),
        .Q(section_out11_reg[82]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[83] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[80]_i_1__0_n_4 ),
        .Q(section_out11_reg[83]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[84] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[84]_i_1__0_n_7 ),
        .Q(section_out11_reg[84]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[84]_i_1__0 
       (.CI(\section_out11_reg[80]_i_1__0_n_0 ),
        .CO({\section_out11_reg[84]_i_1__0_n_0 ,\section_out11_reg[84]_i_1__0_n_1 ,\section_out11_reg[84]_i_1__0_n_2 ,\section_out11_reg[84]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out10_reg[79],section_out10_reg[79],section_out10_reg[79],section_out10_reg[79]}),
        .O({\section_out11_reg[84]_i_1__0_n_4 ,\section_out11_reg[84]_i_1__0_n_5 ,\section_out11_reg[84]_i_1__0_n_6 ,\section_out11_reg[84]_i_1__0_n_7 }),
        .S({\section_out11[84]_i_2__0_n_0 ,\section_out11[84]_i_3__0_n_0 ,\section_out11[84]_i_4__0_n_0 ,\section_out11[84]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[85] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[84]_i_1__0_n_6 ),
        .Q(section_out11_reg[85]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[86] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[84]_i_1__0_n_5 ),
        .Q(section_out11_reg[86]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[87] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[84]_i_1__0_n_4 ),
        .Q(section_out11_reg[87]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[88] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[88]_i_1__0_n_7 ),
        .Q(section_out11_reg[88]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[88]_i_1__0 
       (.CI(\section_out11_reg[84]_i_1__0_n_0 ),
        .CO({\section_out11_reg[88]_i_1__0_n_0 ,\section_out11_reg[88]_i_1__0_n_1 ,\section_out11_reg[88]_i_1__0_n_2 ,\section_out11_reg[88]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out10_reg[79],section_out10_reg[79],section_out10_reg[79],section_out10_reg[79]}),
        .O({\section_out11_reg[88]_i_1__0_n_4 ,\section_out11_reg[88]_i_1__0_n_5 ,\section_out11_reg[88]_i_1__0_n_6 ,\section_out11_reg[88]_i_1__0_n_7 }),
        .S({\section_out11[88]_i_2__0_n_0 ,\section_out11[88]_i_3__0_n_0 ,\section_out11[88]_i_4__0_n_0 ,\section_out11[88]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[89] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[88]_i_1__0_n_6 ),
        .Q(section_out11_reg[89]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[8]_i_1__0_n_7 ),
        .Q(section_out11_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[8]_i_1__0 
       (.CI(\section_out11_reg[4]_i_1__0_n_0 ),
        .CO({\section_out11_reg[8]_i_1__0_n_0 ,\section_out11_reg[8]_i_1__0_n_1 ,\section_out11_reg[8]_i_1__0_n_2 ,\section_out11_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[11:8]),
        .O({\section_out11_reg[8]_i_1__0_n_4 ,\section_out11_reg[8]_i_1__0_n_5 ,\section_out11_reg[8]_i_1__0_n_6 ,\section_out11_reg[8]_i_1__0_n_7 }),
        .S({\section_out11[8]_i_2__0_n_0 ,\section_out11[8]_i_3__0_n_0 ,\section_out11[8]_i_4__0_n_0 ,\section_out11[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[90] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[88]_i_1__0_n_5 ),
        .Q(section_out11_reg[90]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[91] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[88]_i_1__0_n_4 ),
        .Q(section_out11_reg[91]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[92] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[92]_i_1__0_n_7 ),
        .Q(section_out11_reg[92]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[92]_i_1__0 
       (.CI(\section_out11_reg[88]_i_1__0_n_0 ),
        .CO({\NLW_section_out11_reg[92]_i_1__0_CO_UNCONNECTED [3:2],\section_out11_reg[92]_i_1__0_n_2 ,\section_out11_reg[92]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,section_out10_reg[79],section_out10_reg[79]}),
        .O({\NLW_section_out11_reg[92]_i_1__0_O_UNCONNECTED [3],\section_out11_reg[92]_i_1__0_n_5 ,\section_out11_reg[92]_i_1__0_n_6 ,\section_out11_reg[92]_i_1__0_n_7 }),
        .S({1'b0,\section_out11[92]_i_2__0_n_0 ,\section_out11[92]_i_3__0_n_0 ,\section_out11[92]_i_4__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[93] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[92]_i_1__0_n_6 ),
        .Q(section_out11_reg[93]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[94] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[92]_i_1__0_n_5 ),
        .Q(section_out11_reg[94]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[8]_i_1__0_n_6 ),
        .Q(section_out11_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[0]_i_2__0 
       (.I0(section_out11_reg[3]),
        .I1(\section_out12_reg_n_0_[3] ),
        .O(\section_out12[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[0]_i_3__0 
       (.I0(section_out11_reg[2]),
        .I1(\section_out12_reg_n_0_[2] ),
        .O(\section_out12[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[0]_i_4__0 
       (.I0(section_out11_reg[1]),
        .I1(\section_out12_reg_n_0_[1] ),
        .O(\section_out12[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[0]_i_5__0 
       (.I0(section_out11_reg[0]),
        .I1(\section_out12_reg_n_0_[0] ),
        .O(\section_out12[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[100]_i_2__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[103] ),
        .O(\section_out12[100]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[100]_i_3__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[102] ),
        .O(\section_out12[100]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[100]_i_4__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[101] ),
        .O(\section_out12[100]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[100]_i_5__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[100] ),
        .O(\section_out12[100]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[104]_i_2__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[107] ),
        .O(\section_out12[104]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[104]_i_3__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[106] ),
        .O(\section_out12[104]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[104]_i_4__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[105] ),
        .O(\section_out12[104]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[104]_i_5__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[104] ),
        .O(\section_out12[104]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[108]_i_2__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[108] ),
        .O(\section_out12[108]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[12]_i_2__0 
       (.I0(section_out11_reg[15]),
        .I1(\section_out12_reg_n_0_[15] ),
        .O(\section_out12[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[12]_i_3__0 
       (.I0(section_out11_reg[14]),
        .I1(\section_out12_reg_n_0_[14] ),
        .O(\section_out12[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[12]_i_4__0 
       (.I0(section_out11_reg[13]),
        .I1(\section_out12_reg_n_0_[13] ),
        .O(\section_out12[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[12]_i_5__0 
       (.I0(section_out11_reg[12]),
        .I1(\section_out12_reg_n_0_[12] ),
        .O(\section_out12[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[16]_i_2__0 
       (.I0(section_out11_reg[19]),
        .I1(\section_out12_reg_n_0_[19] ),
        .O(\section_out12[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[16]_i_3__0 
       (.I0(section_out11_reg[18]),
        .I1(\section_out12_reg_n_0_[18] ),
        .O(\section_out12[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[16]_i_4__0 
       (.I0(section_out11_reg[17]),
        .I1(\section_out12_reg_n_0_[17] ),
        .O(\section_out12[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[16]_i_5__0 
       (.I0(section_out11_reg[16]),
        .I1(\section_out12_reg_n_0_[16] ),
        .O(\section_out12[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[20]_i_2__0 
       (.I0(section_out11_reg[23]),
        .I1(\section_out12_reg_n_0_[23] ),
        .O(\section_out12[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[20]_i_3__0 
       (.I0(section_out11_reg[22]),
        .I1(\section_out12_reg_n_0_[22] ),
        .O(\section_out12[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[20]_i_4__0 
       (.I0(section_out11_reg[21]),
        .I1(\section_out12_reg_n_0_[21] ),
        .O(\section_out12[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[20]_i_5__0 
       (.I0(section_out11_reg[20]),
        .I1(\section_out12_reg_n_0_[20] ),
        .O(\section_out12[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[24]_i_2__0 
       (.I0(section_out11_reg[27]),
        .I1(\section_out12_reg_n_0_[27] ),
        .O(\section_out12[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[24]_i_3__0 
       (.I0(section_out11_reg[26]),
        .I1(\section_out12_reg_n_0_[26] ),
        .O(\section_out12[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[24]_i_4__0 
       (.I0(section_out11_reg[25]),
        .I1(\section_out12_reg_n_0_[25] ),
        .O(\section_out12[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[24]_i_5__0 
       (.I0(section_out11_reg[24]),
        .I1(\section_out12_reg_n_0_[24] ),
        .O(\section_out12[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[28]_i_2__0 
       (.I0(section_out11_reg[31]),
        .I1(\section_out12_reg_n_0_[31] ),
        .O(\section_out12[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[28]_i_3__0 
       (.I0(section_out11_reg[30]),
        .I1(\section_out12_reg_n_0_[30] ),
        .O(\section_out12[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[28]_i_4__0 
       (.I0(section_out11_reg[29]),
        .I1(\section_out12_reg_n_0_[29] ),
        .O(\section_out12[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[28]_i_5__0 
       (.I0(section_out11_reg[28]),
        .I1(\section_out12_reg_n_0_[28] ),
        .O(\section_out12[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[32]_i_2__0 
       (.I0(section_out11_reg[35]),
        .I1(\section_out12_reg_n_0_[35] ),
        .O(\section_out12[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[32]_i_3__0 
       (.I0(section_out11_reg[34]),
        .I1(\section_out12_reg_n_0_[34] ),
        .O(\section_out12[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[32]_i_4__0 
       (.I0(section_out11_reg[33]),
        .I1(\section_out12_reg_n_0_[33] ),
        .O(\section_out12[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[32]_i_5__0 
       (.I0(section_out11_reg[32]),
        .I1(\section_out12_reg_n_0_[32] ),
        .O(\section_out12[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[36]_i_2__0 
       (.I0(section_out11_reg[39]),
        .I1(\section_out12_reg_n_0_[39] ),
        .O(\section_out12[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[36]_i_3__0 
       (.I0(section_out11_reg[38]),
        .I1(\section_out12_reg_n_0_[38] ),
        .O(\section_out12[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[36]_i_4__0 
       (.I0(section_out11_reg[37]),
        .I1(\section_out12_reg_n_0_[37] ),
        .O(\section_out12[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[36]_i_5__0 
       (.I0(section_out11_reg[36]),
        .I1(\section_out12_reg_n_0_[36] ),
        .O(\section_out12[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[40]_i_2__0 
       (.I0(section_out11_reg[43]),
        .I1(\section_out12_reg_n_0_[43] ),
        .O(\section_out12[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[40]_i_3__0 
       (.I0(section_out11_reg[42]),
        .I1(\section_out12_reg_n_0_[42] ),
        .O(\section_out12[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[40]_i_4__0 
       (.I0(section_out11_reg[41]),
        .I1(\section_out12_reg_n_0_[41] ),
        .O(\section_out12[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[40]_i_5__0 
       (.I0(section_out11_reg[40]),
        .I1(\section_out12_reg_n_0_[40] ),
        .O(\section_out12[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[44]_i_2__0 
       (.I0(section_out11_reg[47]),
        .I1(\section_out12_reg_n_0_[47] ),
        .O(\section_out12[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[44]_i_3__0 
       (.I0(section_out11_reg[46]),
        .I1(\section_out12_reg_n_0_[46] ),
        .O(\section_out12[44]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[44]_i_4__0 
       (.I0(section_out11_reg[45]),
        .I1(\section_out12_reg_n_0_[45] ),
        .O(\section_out12[44]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[44]_i_5__0 
       (.I0(section_out11_reg[44]),
        .I1(\section_out12_reg_n_0_[44] ),
        .O(\section_out12[44]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[48]_i_2__0 
       (.I0(section_out11_reg[51]),
        .I1(\section_out12_reg_n_0_[51] ),
        .O(\section_out12[48]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[48]_i_3__0 
       (.I0(section_out11_reg[50]),
        .I1(\section_out12_reg_n_0_[50] ),
        .O(\section_out12[48]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[48]_i_4__0 
       (.I0(section_out11_reg[49]),
        .I1(\section_out12_reg_n_0_[49] ),
        .O(\section_out12[48]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[48]_i_5__0 
       (.I0(section_out11_reg[48]),
        .I1(\section_out12_reg_n_0_[48] ),
        .O(\section_out12[48]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[4]_i_2__0 
       (.I0(section_out11_reg[7]),
        .I1(\section_out12_reg_n_0_[7] ),
        .O(\section_out12[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[4]_i_3__0 
       (.I0(section_out11_reg[6]),
        .I1(\section_out12_reg_n_0_[6] ),
        .O(\section_out12[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[4]_i_4__0 
       (.I0(section_out11_reg[5]),
        .I1(\section_out12_reg_n_0_[5] ),
        .O(\section_out12[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[4]_i_5__0 
       (.I0(section_out11_reg[4]),
        .I1(\section_out12_reg_n_0_[4] ),
        .O(\section_out12[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[52]_i_2__0 
       (.I0(section_out11_reg[55]),
        .I1(\section_out12_reg_n_0_[55] ),
        .O(\section_out12[52]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[52]_i_3__0 
       (.I0(section_out11_reg[54]),
        .I1(\section_out12_reg_n_0_[54] ),
        .O(\section_out12[52]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[52]_i_4__0 
       (.I0(section_out11_reg[53]),
        .I1(\section_out12_reg_n_0_[53] ),
        .O(\section_out12[52]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[52]_i_5__0 
       (.I0(section_out11_reg[52]),
        .I1(\section_out12_reg_n_0_[52] ),
        .O(\section_out12[52]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[56]_i_2__0 
       (.I0(section_out11_reg[59]),
        .I1(\section_out12_reg_n_0_[59] ),
        .O(\section_out12[56]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[56]_i_3__0 
       (.I0(section_out11_reg[58]),
        .I1(\section_out12_reg_n_0_[58] ),
        .O(\section_out12[56]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[56]_i_4__0 
       (.I0(section_out11_reg[57]),
        .I1(\section_out12_reg_n_0_[57] ),
        .O(\section_out12[56]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[56]_i_5__0 
       (.I0(section_out11_reg[56]),
        .I1(\section_out12_reg_n_0_[56] ),
        .O(\section_out12[56]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[60]_i_2__0 
       (.I0(section_out11_reg[63]),
        .I1(\section_out12_reg_n_0_[63] ),
        .O(\section_out12[60]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[60]_i_3__0 
       (.I0(section_out11_reg[62]),
        .I1(\section_out12_reg_n_0_[62] ),
        .O(\section_out12[60]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[60]_i_4__0 
       (.I0(section_out11_reg[61]),
        .I1(\section_out12_reg_n_0_[61] ),
        .O(\section_out12[60]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[60]_i_5__0 
       (.I0(section_out11_reg[60]),
        .I1(\section_out12_reg_n_0_[60] ),
        .O(\section_out12[60]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[64]_i_2__0 
       (.I0(section_out11_reg[67]),
        .I1(\section_out12_reg_n_0_[67] ),
        .O(\section_out12[64]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[64]_i_3__0 
       (.I0(section_out11_reg[66]),
        .I1(\section_out12_reg_n_0_[66] ),
        .O(\section_out12[64]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[64]_i_4__0 
       (.I0(section_out11_reg[65]),
        .I1(\section_out12_reg_n_0_[65] ),
        .O(\section_out12[64]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[64]_i_5__0 
       (.I0(section_out11_reg[64]),
        .I1(\section_out12_reg_n_0_[64] ),
        .O(\section_out12[64]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[68]_i_2__0 
       (.I0(section_out11_reg[71]),
        .I1(\section_out12_reg_n_0_[71] ),
        .O(\section_out12[68]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[68]_i_3__0 
       (.I0(section_out11_reg[70]),
        .I1(\section_out12_reg_n_0_[70] ),
        .O(\section_out12[68]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[68]_i_4__0 
       (.I0(section_out11_reg[69]),
        .I1(\section_out12_reg_n_0_[69] ),
        .O(\section_out12[68]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[68]_i_5__0 
       (.I0(section_out11_reg[68]),
        .I1(\section_out12_reg_n_0_[68] ),
        .O(\section_out12[68]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[72]_i_2__0 
       (.I0(section_out11_reg[75]),
        .I1(\section_out12_reg_n_0_[75] ),
        .O(\section_out12[72]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[72]_i_3__0 
       (.I0(section_out11_reg[74]),
        .I1(\section_out12_reg_n_0_[74] ),
        .O(\section_out12[72]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[72]_i_4__0 
       (.I0(section_out11_reg[73]),
        .I1(\section_out12_reg_n_0_[73] ),
        .O(\section_out12[72]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[72]_i_5__0 
       (.I0(section_out11_reg[72]),
        .I1(\section_out12_reg_n_0_[72] ),
        .O(\section_out12[72]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[76]_i_2__0 
       (.I0(section_out11_reg[79]),
        .I1(\section_out12_reg_n_0_[79] ),
        .O(\section_out12[76]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[76]_i_3__0 
       (.I0(section_out11_reg[78]),
        .I1(\section_out12_reg_n_0_[78] ),
        .O(\section_out12[76]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[76]_i_4__0 
       (.I0(section_out11_reg[77]),
        .I1(\section_out12_reg_n_0_[77] ),
        .O(\section_out12[76]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[76]_i_5__0 
       (.I0(section_out11_reg[76]),
        .I1(\section_out12_reg_n_0_[76] ),
        .O(\section_out12[76]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[80]_i_2__0 
       (.I0(section_out11_reg[83]),
        .I1(\section_out12_reg_n_0_[83] ),
        .O(\section_out12[80]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[80]_i_3__0 
       (.I0(section_out11_reg[82]),
        .I1(\section_out12_reg_n_0_[82] ),
        .O(\section_out12[80]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[80]_i_4__0 
       (.I0(section_out11_reg[81]),
        .I1(\section_out12_reg_n_0_[81] ),
        .O(\section_out12[80]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[80]_i_5__0 
       (.I0(section_out11_reg[80]),
        .I1(\section_out12_reg_n_0_[80] ),
        .O(\section_out12[80]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[84]_i_2__0 
       (.I0(section_out11_reg[87]),
        .I1(\section_out12_reg_n_0_[87] ),
        .O(\section_out12[84]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[84]_i_3__0 
       (.I0(section_out11_reg[86]),
        .I1(\section_out12_reg_n_0_[86] ),
        .O(\section_out12[84]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[84]_i_4__0 
       (.I0(section_out11_reg[85]),
        .I1(\section_out12_reg_n_0_[85] ),
        .O(\section_out12[84]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[84]_i_5__0 
       (.I0(section_out11_reg[84]),
        .I1(\section_out12_reg_n_0_[84] ),
        .O(\section_out12[84]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[88]_i_2__0 
       (.I0(section_out11_reg[91]),
        .I1(\section_out12_reg_n_0_[91] ),
        .O(\section_out12[88]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[88]_i_3__0 
       (.I0(section_out11_reg[90]),
        .I1(\section_out12_reg_n_0_[90] ),
        .O(\section_out12[88]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[88]_i_4__0 
       (.I0(section_out11_reg[89]),
        .I1(\section_out12_reg_n_0_[89] ),
        .O(\section_out12[88]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[88]_i_5__0 
       (.I0(section_out11_reg[88]),
        .I1(\section_out12_reg_n_0_[88] ),
        .O(\section_out12[88]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[8]_i_2__0 
       (.I0(section_out11_reg[11]),
        .I1(\section_out12_reg_n_0_[11] ),
        .O(\section_out12[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[8]_i_3__0 
       (.I0(section_out11_reg[10]),
        .I1(\section_out12_reg_n_0_[10] ),
        .O(\section_out12[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[8]_i_4__0 
       (.I0(section_out11_reg[9]),
        .I1(\section_out12_reg_n_0_[9] ),
        .O(\section_out12[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[8]_i_5__0 
       (.I0(section_out11_reg[8]),
        .I1(\section_out12_reg_n_0_[8] ),
        .O(\section_out12[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[92]_i_2__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[95] ),
        .O(\section_out12[92]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[92]_i_3__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[94] ),
        .O(\section_out12[92]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[92]_i_4__0 
       (.I0(section_out11_reg[93]),
        .I1(\section_out12_reg_n_0_[93] ),
        .O(\section_out12[92]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[92]_i_5__0 
       (.I0(section_out11_reg[92]),
        .I1(\section_out12_reg_n_0_[92] ),
        .O(\section_out12[92]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[96]_i_2__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[99] ),
        .O(\section_out12[96]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[96]_i_3__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[98] ),
        .O(\section_out12[96]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[96]_i_4__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[97] ),
        .O(\section_out12[96]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[96]_i_5__0 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[96] ),
        .O(\section_out12[96]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[0]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[0] ));
  CARRY4 \section_out12_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\section_out12_reg[0]_i_1__0_n_0 ,\section_out12_reg[0]_i_1__0_n_1 ,\section_out12_reg[0]_i_1__0_n_2 ,\section_out12_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[3:0]),
        .O({\section_out12_reg[0]_i_1__0_n_4 ,\section_out12_reg[0]_i_1__0_n_5 ,\section_out12_reg[0]_i_1__0_n_6 ,\section_out12_reg[0]_i_1__0_n_7 }),
        .S({\section_out12[0]_i_2__0_n_0 ,\section_out12[0]_i_3__0_n_0 ,\section_out12[0]_i_4__0_n_0 ,\section_out12[0]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[100] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[100]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[100] ));
  CARRY4 \section_out12_reg[100]_i_1__0 
       (.CI(\section_out12_reg[96]_i_1__0_n_0 ),
        .CO({\section_out12_reg[100]_i_1__0_n_0 ,\section_out12_reg[100]_i_1__0_n_1 ,\section_out12_reg[100]_i_1__0_n_2 ,\section_out12_reg[100]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out11_reg[94],section_out11_reg[94],section_out11_reg[94],section_out11_reg[94]}),
        .O({\section_out12_reg[100]_i_1__0_n_4 ,\section_out12_reg[100]_i_1__0_n_5 ,\section_out12_reg[100]_i_1__0_n_6 ,\section_out12_reg[100]_i_1__0_n_7 }),
        .S({\section_out12[100]_i_2__0_n_0 ,\section_out12[100]_i_3__0_n_0 ,\section_out12[100]_i_4__0_n_0 ,\section_out12[100]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[101] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[100]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[101] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[102] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[100]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[102] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[103] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[100]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[103] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[104] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[104]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[104] ));
  CARRY4 \section_out12_reg[104]_i_1__0 
       (.CI(\section_out12_reg[100]_i_1__0_n_0 ),
        .CO({\section_out12_reg[104]_i_1__0_n_0 ,\section_out12_reg[104]_i_1__0_n_1 ,\section_out12_reg[104]_i_1__0_n_2 ,\section_out12_reg[104]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out11_reg[94],section_out11_reg[94],section_out11_reg[94],section_out11_reg[94]}),
        .O({\section_out12_reg[104]_i_1__0_n_4 ,\section_out12_reg[104]_i_1__0_n_5 ,\section_out12_reg[104]_i_1__0_n_6 ,\section_out12_reg[104]_i_1__0_n_7 }),
        .S({\section_out12[104]_i_2__0_n_0 ,\section_out12[104]_i_3__0_n_0 ,\section_out12[104]_i_4__0_n_0 ,\section_out12[104]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[105] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[104]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[105] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[106] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[104]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[106] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[107] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[104]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[107] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[108] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[108]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[108] ));
  CARRY4 \section_out12_reg[108]_i_1__0 
       (.CI(\section_out12_reg[104]_i_1__0_n_0 ),
        .CO(\NLW_section_out12_reg[108]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_section_out12_reg[108]_i_1__0_O_UNCONNECTED [3:1],\section_out12_reg[108]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,\section_out12[108]_i_2__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[8]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[8]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[12]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[12] ));
  CARRY4 \section_out12_reg[12]_i_1__0 
       (.CI(\section_out12_reg[8]_i_1__0_n_0 ),
        .CO({\section_out12_reg[12]_i_1__0_n_0 ,\section_out12_reg[12]_i_1__0_n_1 ,\section_out12_reg[12]_i_1__0_n_2 ,\section_out12_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[15:12]),
        .O({\section_out12_reg[12]_i_1__0_n_4 ,\section_out12_reg[12]_i_1__0_n_5 ,\section_out12_reg[12]_i_1__0_n_6 ,\section_out12_reg[12]_i_1__0_n_7 }),
        .S({\section_out12[12]_i_2__0_n_0 ,\section_out12[12]_i_3__0_n_0 ,\section_out12[12]_i_4__0_n_0 ,\section_out12[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[12]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[12]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[12]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[16]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[16] ));
  CARRY4 \section_out12_reg[16]_i_1__0 
       (.CI(\section_out12_reg[12]_i_1__0_n_0 ),
        .CO({\section_out12_reg[16]_i_1__0_n_0 ,\section_out12_reg[16]_i_1__0_n_1 ,\section_out12_reg[16]_i_1__0_n_2 ,\section_out12_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[19:16]),
        .O({\section_out12_reg[16]_i_1__0_n_4 ,\section_out12_reg[16]_i_1__0_n_5 ,\section_out12_reg[16]_i_1__0_n_6 ,\section_out12_reg[16]_i_1__0_n_7 }),
        .S({\section_out12[16]_i_2__0_n_0 ,\section_out12[16]_i_3__0_n_0 ,\section_out12[16]_i_4__0_n_0 ,\section_out12[16]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[16]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[16]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[16]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[0]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[20]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[20] ));
  CARRY4 \section_out12_reg[20]_i_1__0 
       (.CI(\section_out12_reg[16]_i_1__0_n_0 ),
        .CO({\section_out12_reg[20]_i_1__0_n_0 ,\section_out12_reg[20]_i_1__0_n_1 ,\section_out12_reg[20]_i_1__0_n_2 ,\section_out12_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[23:20]),
        .O({\section_out12_reg[20]_i_1__0_n_4 ,\section_out12_reg[20]_i_1__0_n_5 ,\section_out12_reg[20]_i_1__0_n_6 ,\section_out12_reg[20]_i_1__0_n_7 }),
        .S({\section_out12[20]_i_2__0_n_0 ,\section_out12[20]_i_3__0_n_0 ,\section_out12[20]_i_4__0_n_0 ,\section_out12[20]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[20]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[20]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[20]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[24]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[24] ));
  CARRY4 \section_out12_reg[24]_i_1__0 
       (.CI(\section_out12_reg[20]_i_1__0_n_0 ),
        .CO({\section_out12_reg[24]_i_1__0_n_0 ,\section_out12_reg[24]_i_1__0_n_1 ,\section_out12_reg[24]_i_1__0_n_2 ,\section_out12_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[27:24]),
        .O({\section_out12_reg[24]_i_1__0_n_4 ,\section_out12_reg[24]_i_1__0_n_5 ,\section_out12_reg[24]_i_1__0_n_6 ,\section_out12_reg[24]_i_1__0_n_7 }),
        .S({\section_out12[24]_i_2__0_n_0 ,\section_out12[24]_i_3__0_n_0 ,\section_out12[24]_i_4__0_n_0 ,\section_out12[24]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[24]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[24]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[24]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[28]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[28] ));
  CARRY4 \section_out12_reg[28]_i_1__0 
       (.CI(\section_out12_reg[24]_i_1__0_n_0 ),
        .CO({\section_out12_reg[28]_i_1__0_n_0 ,\section_out12_reg[28]_i_1__0_n_1 ,\section_out12_reg[28]_i_1__0_n_2 ,\section_out12_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[31:28]),
        .O({\section_out12_reg[28]_i_1__0_n_4 ,\section_out12_reg[28]_i_1__0_n_5 ,\section_out12_reg[28]_i_1__0_n_6 ,\section_out12_reg[28]_i_1__0_n_7 }),
        .S({\section_out12[28]_i_2__0_n_0 ,\section_out12[28]_i_3__0_n_0 ,\section_out12[28]_i_4__0_n_0 ,\section_out12[28]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[28]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[0]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[28]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[28]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[32]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[32] ));
  CARRY4 \section_out12_reg[32]_i_1__0 
       (.CI(\section_out12_reg[28]_i_1__0_n_0 ),
        .CO({\section_out12_reg[32]_i_1__0_n_0 ,\section_out12_reg[32]_i_1__0_n_1 ,\section_out12_reg[32]_i_1__0_n_2 ,\section_out12_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[35:32]),
        .O({\section_out12_reg[32]_i_1__0_n_4 ,\section_out12_reg[32]_i_1__0_n_5 ,\section_out12_reg[32]_i_1__0_n_6 ,\section_out12_reg[32]_i_1__0_n_7 }),
        .S({\section_out12[32]_i_2__0_n_0 ,\section_out12[32]_i_3__0_n_0 ,\section_out12[32]_i_4__0_n_0 ,\section_out12[32]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[32]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[32]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[32]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[36]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[36] ));
  CARRY4 \section_out12_reg[36]_i_1__0 
       (.CI(\section_out12_reg[32]_i_1__0_n_0 ),
        .CO({\section_out12_reg[36]_i_1__0_n_0 ,\section_out12_reg[36]_i_1__0_n_1 ,\section_out12_reg[36]_i_1__0_n_2 ,\section_out12_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[39:36]),
        .O({\section_out12_reg[36]_i_1__0_n_4 ,\section_out12_reg[36]_i_1__0_n_5 ,\section_out12_reg[36]_i_1__0_n_6 ,\section_out12_reg[36]_i_1__0_n_7 }),
        .S({\section_out12[36]_i_2__0_n_0 ,\section_out12[36]_i_3__0_n_0 ,\section_out12[36]_i_4__0_n_0 ,\section_out12[36]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[36]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[37] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[36]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[38] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[36]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[39] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[0]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[40]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[40] ));
  CARRY4 \section_out12_reg[40]_i_1__0 
       (.CI(\section_out12_reg[36]_i_1__0_n_0 ),
        .CO({\section_out12_reg[40]_i_1__0_n_0 ,\section_out12_reg[40]_i_1__0_n_1 ,\section_out12_reg[40]_i_1__0_n_2 ,\section_out12_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[43:40]),
        .O({\section_out12_reg[40]_i_1__0_n_4 ,\section_out12_reg[40]_i_1__0_n_5 ,\section_out12_reg[40]_i_1__0_n_6 ,\section_out12_reg[40]_i_1__0_n_7 }),
        .S({\section_out12[40]_i_2__0_n_0 ,\section_out12[40]_i_3__0_n_0 ,\section_out12[40]_i_4__0_n_0 ,\section_out12[40]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[40]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[41] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[40]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[42] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[40]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[43] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[44]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[44] ));
  CARRY4 \section_out12_reg[44]_i_1__0 
       (.CI(\section_out12_reg[40]_i_1__0_n_0 ),
        .CO({\section_out12_reg[44]_i_1__0_n_0 ,\section_out12_reg[44]_i_1__0_n_1 ,\section_out12_reg[44]_i_1__0_n_2 ,\section_out12_reg[44]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[47:44]),
        .O({\section_out12_reg[44]_i_1__0_n_4 ,\section_out12_reg[44]_i_1__0_n_5 ,\section_out12_reg[44]_i_1__0_n_6 ,\section_out12_reg[44]_i_1__0_n_7 }),
        .S({\section_out12[44]_i_2__0_n_0 ,\section_out12[44]_i_3__0_n_0 ,\section_out12[44]_i_4__0_n_0 ,\section_out12[44]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[44]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[45] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[44]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[46] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[44]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[47] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[48]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[48] ));
  CARRY4 \section_out12_reg[48]_i_1__0 
       (.CI(\section_out12_reg[44]_i_1__0_n_0 ),
        .CO({\section_out12_reg[48]_i_1__0_n_0 ,\section_out12_reg[48]_i_1__0_n_1 ,\section_out12_reg[48]_i_1__0_n_2 ,\section_out12_reg[48]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[51:48]),
        .O({\section_out12_reg[48]_i_1__0_n_4 ,\section_out12_reg[48]_i_1__0_n_5 ,\section_out12_reg[48]_i_1__0_n_6 ,\section_out12_reg[48]_i_1__0_n_7 }),
        .S({\section_out12[48]_i_2__0_n_0 ,\section_out12[48]_i_3__0_n_0 ,\section_out12[48]_i_4__0_n_0 ,\section_out12[48]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[48]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[49] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[4]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[4] ));
  CARRY4 \section_out12_reg[4]_i_1__0 
       (.CI(\section_out12_reg[0]_i_1__0_n_0 ),
        .CO({\section_out12_reg[4]_i_1__0_n_0 ,\section_out12_reg[4]_i_1__0_n_1 ,\section_out12_reg[4]_i_1__0_n_2 ,\section_out12_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[7:4]),
        .O({\section_out12_reg[4]_i_1__0_n_4 ,\section_out12_reg[4]_i_1__0_n_5 ,\section_out12_reg[4]_i_1__0_n_6 ,\section_out12_reg[4]_i_1__0_n_7 }),
        .S({\section_out12[4]_i_2__0_n_0 ,\section_out12[4]_i_3__0_n_0 ,\section_out12[4]_i_4__0_n_0 ,\section_out12[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[48]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[50] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[51] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[48]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[51] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[52] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[52]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[52] ));
  CARRY4 \section_out12_reg[52]_i_1__0 
       (.CI(\section_out12_reg[48]_i_1__0_n_0 ),
        .CO({\section_out12_reg[52]_i_1__0_n_0 ,\section_out12_reg[52]_i_1__0_n_1 ,\section_out12_reg[52]_i_1__0_n_2 ,\section_out12_reg[52]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[55:52]),
        .O({\section_out12_reg[52]_i_1__0_n_4 ,\section_out12_reg[52]_i_1__0_n_5 ,\section_out12_reg[52]_i_1__0_n_6 ,\section_out12_reg[52]_i_1__0_n_7 }),
        .S({\section_out12[52]_i_2__0_n_0 ,\section_out12[52]_i_3__0_n_0 ,\section_out12[52]_i_4__0_n_0 ,\section_out12[52]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[53] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[52]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[53] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[54] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[52]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[54] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[55] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[52]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[55] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[56] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[56]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[56] ));
  CARRY4 \section_out12_reg[56]_i_1__0 
       (.CI(\section_out12_reg[52]_i_1__0_n_0 ),
        .CO({\section_out12_reg[56]_i_1__0_n_0 ,\section_out12_reg[56]_i_1__0_n_1 ,\section_out12_reg[56]_i_1__0_n_2 ,\section_out12_reg[56]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[59:56]),
        .O({\section_out12_reg[56]_i_1__0_n_4 ,\section_out12_reg[56]_i_1__0_n_5 ,\section_out12_reg[56]_i_1__0_n_6 ,\section_out12_reg[56]_i_1__0_n_7 }),
        .S({\section_out12[56]_i_2__0_n_0 ,\section_out12[56]_i_3__0_n_0 ,\section_out12[56]_i_4__0_n_0 ,\section_out12[56]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[57] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[56]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[57] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[58] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[56]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[58] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[59] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[56]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[59] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[4]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[60] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[60]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[60] ));
  CARRY4 \section_out12_reg[60]_i_1__0 
       (.CI(\section_out12_reg[56]_i_1__0_n_0 ),
        .CO({\section_out12_reg[60]_i_1__0_n_0 ,\section_out12_reg[60]_i_1__0_n_1 ,\section_out12_reg[60]_i_1__0_n_2 ,\section_out12_reg[60]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[63:60]),
        .O({\section_out12_reg[60]_i_1__0_n_4 ,\section_out12_reg[60]_i_1__0_n_5 ,\section_out12_reg[60]_i_1__0_n_6 ,\section_out12_reg[60]_i_1__0_n_7 }),
        .S({\section_out12[60]_i_2__0_n_0 ,\section_out12[60]_i_3__0_n_0 ,\section_out12[60]_i_4__0_n_0 ,\section_out12[60]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[61] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[60]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[61] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[62] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[60]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[62] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[63] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[60]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[63] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[64] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[64]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[64] ));
  CARRY4 \section_out12_reg[64]_i_1__0 
       (.CI(\section_out12_reg[60]_i_1__0_n_0 ),
        .CO({\section_out12_reg[64]_i_1__0_n_0 ,\section_out12_reg[64]_i_1__0_n_1 ,\section_out12_reg[64]_i_1__0_n_2 ,\section_out12_reg[64]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[67:64]),
        .O({\section_out12_reg[64]_i_1__0_n_4 ,\section_out12_reg[64]_i_1__0_n_5 ,\section_out12_reg[64]_i_1__0_n_6 ,\section_out12_reg[64]_i_1__0_n_7 }),
        .S({\section_out12[64]_i_2__0_n_0 ,\section_out12[64]_i_3__0_n_0 ,\section_out12[64]_i_4__0_n_0 ,\section_out12[64]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[65] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[64]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[65] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[66] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[64]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[66] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[67] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[64]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[67] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[68] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[68]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[68] ));
  CARRY4 \section_out12_reg[68]_i_1__0 
       (.CI(\section_out12_reg[64]_i_1__0_n_0 ),
        .CO({\section_out12_reg[68]_i_1__0_n_0 ,\section_out12_reg[68]_i_1__0_n_1 ,\section_out12_reg[68]_i_1__0_n_2 ,\section_out12_reg[68]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[71:68]),
        .O({\section_out12_reg[68]_i_1__0_n_4 ,\section_out12_reg[68]_i_1__0_n_5 ,\section_out12_reg[68]_i_1__0_n_6 ,\section_out12_reg[68]_i_1__0_n_7 }),
        .S({\section_out12[68]_i_2__0_n_0 ,\section_out12[68]_i_3__0_n_0 ,\section_out12[68]_i_4__0_n_0 ,\section_out12[68]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[69] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[68]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[69] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[4]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[70] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[68]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[70] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[71] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[68]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[71] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[72] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[72]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[72] ));
  CARRY4 \section_out12_reg[72]_i_1__0 
       (.CI(\section_out12_reg[68]_i_1__0_n_0 ),
        .CO({\section_out12_reg[72]_i_1__0_n_0 ,\section_out12_reg[72]_i_1__0_n_1 ,\section_out12_reg[72]_i_1__0_n_2 ,\section_out12_reg[72]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[75:72]),
        .O({\section_out12_reg[72]_i_1__0_n_4 ,\section_out12_reg[72]_i_1__0_n_5 ,\section_out12_reg[72]_i_1__0_n_6 ,\section_out12_reg[72]_i_1__0_n_7 }),
        .S({\section_out12[72]_i_2__0_n_0 ,\section_out12[72]_i_3__0_n_0 ,\section_out12[72]_i_4__0_n_0 ,\section_out12[72]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[73] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[72]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[73] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[74] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[72]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[74] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[75] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[72]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[75] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[76] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[76]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[76] ));
  CARRY4 \section_out12_reg[76]_i_1__0 
       (.CI(\section_out12_reg[72]_i_1__0_n_0 ),
        .CO({\section_out12_reg[76]_i_1__0_n_0 ,\section_out12_reg[76]_i_1__0_n_1 ,\section_out12_reg[76]_i_1__0_n_2 ,\section_out12_reg[76]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[79:76]),
        .O({\section_out12_reg[76]_i_1__0_n_4 ,\section_out12_reg[76]_i_1__0_n_5 ,\section_out12_reg[76]_i_1__0_n_6 ,\section_out12_reg[76]_i_1__0_n_7 }),
        .S({\section_out12[76]_i_2__0_n_0 ,\section_out12[76]_i_3__0_n_0 ,\section_out12[76]_i_4__0_n_0 ,\section_out12[76]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[77] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[76]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[77] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[78] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[76]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[78] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[79] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[76]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[79] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[4]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[80] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[80]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[80] ));
  CARRY4 \section_out12_reg[80]_i_1__0 
       (.CI(\section_out12_reg[76]_i_1__0_n_0 ),
        .CO({\section_out12_reg[80]_i_1__0_n_0 ,\section_out12_reg[80]_i_1__0_n_1 ,\section_out12_reg[80]_i_1__0_n_2 ,\section_out12_reg[80]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[83:80]),
        .O({\section_out12_reg[80]_i_1__0_n_4 ,\section_out12_reg[80]_i_1__0_n_5 ,\section_out12_reg[80]_i_1__0_n_6 ,\section_out12_reg[80]_i_1__0_n_7 }),
        .S({\section_out12[80]_i_2__0_n_0 ,\section_out12[80]_i_3__0_n_0 ,\section_out12[80]_i_4__0_n_0 ,\section_out12[80]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[81] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[80]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[81] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[82] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[80]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[82] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[83] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[80]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[83] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[84] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[84]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[84] ));
  CARRY4 \section_out12_reg[84]_i_1__0 
       (.CI(\section_out12_reg[80]_i_1__0_n_0 ),
        .CO({\section_out12_reg[84]_i_1__0_n_0 ,\section_out12_reg[84]_i_1__0_n_1 ,\section_out12_reg[84]_i_1__0_n_2 ,\section_out12_reg[84]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[87:84]),
        .O({\section_out12_reg[84]_i_1__0_n_4 ,\section_out12_reg[84]_i_1__0_n_5 ,\section_out12_reg[84]_i_1__0_n_6 ,\section_out12_reg[84]_i_1__0_n_7 }),
        .S({\section_out12[84]_i_2__0_n_0 ,\section_out12[84]_i_3__0_n_0 ,\section_out12[84]_i_4__0_n_0 ,\section_out12[84]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[85] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[84]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[85] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[86] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[84]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[86] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[87] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[84]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[87] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[88] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[88]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[88] ));
  CARRY4 \section_out12_reg[88]_i_1__0 
       (.CI(\section_out12_reg[84]_i_1__0_n_0 ),
        .CO({\section_out12_reg[88]_i_1__0_n_0 ,\section_out12_reg[88]_i_1__0_n_1 ,\section_out12_reg[88]_i_1__0_n_2 ,\section_out12_reg[88]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[91:88]),
        .O({\section_out12_reg[88]_i_1__0_n_4 ,\section_out12_reg[88]_i_1__0_n_5 ,\section_out12_reg[88]_i_1__0_n_6 ,\section_out12_reg[88]_i_1__0_n_7 }),
        .S({\section_out12[88]_i_2__0_n_0 ,\section_out12[88]_i_3__0_n_0 ,\section_out12[88]_i_4__0_n_0 ,\section_out12[88]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[89] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[88]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[89] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[8]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[8] ));
  CARRY4 \section_out12_reg[8]_i_1__0 
       (.CI(\section_out12_reg[4]_i_1__0_n_0 ),
        .CO({\section_out12_reg[8]_i_1__0_n_0 ,\section_out12_reg[8]_i_1__0_n_1 ,\section_out12_reg[8]_i_1__0_n_2 ,\section_out12_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[11:8]),
        .O({\section_out12_reg[8]_i_1__0_n_4 ,\section_out12_reg[8]_i_1__0_n_5 ,\section_out12_reg[8]_i_1__0_n_6 ,\section_out12_reg[8]_i_1__0_n_7 }),
        .S({\section_out12[8]_i_2__0_n_0 ,\section_out12[8]_i_3__0_n_0 ,\section_out12[8]_i_4__0_n_0 ,\section_out12[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[90] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[88]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[90] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[91] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[88]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[91] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[92] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[92]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[92] ));
  CARRY4 \section_out12_reg[92]_i_1__0 
       (.CI(\section_out12_reg[88]_i_1__0_n_0 ),
        .CO({\section_out12_reg[92]_i_1__0_n_0 ,\section_out12_reg[92]_i_1__0_n_1 ,\section_out12_reg[92]_i_1__0_n_2 ,\section_out12_reg[92]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out11_reg[94],section_out11_reg[94:92]}),
        .O({\section_out12_reg[92]_i_1__0_n_4 ,\section_out12_reg[92]_i_1__0_n_5 ,\section_out12_reg[92]_i_1__0_n_6 ,\section_out12_reg[92]_i_1__0_n_7 }),
        .S({\section_out12[92]_i_2__0_n_0 ,\section_out12[92]_i_3__0_n_0 ,\section_out12[92]_i_4__0_n_0 ,\section_out12[92]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[93] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[92]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[93] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[94] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[92]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[94] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[95] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[92]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[95] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[96] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[96]_i_1__0_n_7 ),
        .Q(\section_out12_reg_n_0_[96] ));
  CARRY4 \section_out12_reg[96]_i_1__0 
       (.CI(\section_out12_reg[92]_i_1__0_n_0 ),
        .CO({\section_out12_reg[96]_i_1__0_n_0 ,\section_out12_reg[96]_i_1__0_n_1 ,\section_out12_reg[96]_i_1__0_n_2 ,\section_out12_reg[96]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out11_reg[94],section_out11_reg[94],section_out11_reg[94],section_out11_reg[94]}),
        .O({\section_out12_reg[96]_i_1__0_n_4 ,\section_out12_reg[96]_i_1__0_n_5 ,\section_out12_reg[96]_i_1__0_n_6 ,\section_out12_reg[96]_i_1__0_n_7 }),
        .S({\section_out12[96]_i_2__0_n_0 ,\section_out12[96]_i_3__0_n_0 ,\section_out12[96]_i_4__0_n_0 ,\section_out12[96]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[97] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[96]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[97] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[98] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[96]_i_1__0_n_5 ),
        .Q(\section_out12_reg_n_0_[98] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[99] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[96]_i_1__0_n_4 ),
        .Q(\section_out12_reg_n_0_[99] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[8]_i_1__0_n_6 ),
        .Q(\section_out12_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[0]_i_2__0 
       (.I0(cic_pipeline6[3]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[3]),
        .O(\section_out7[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[0]_i_3__0 
       (.I0(cic_pipeline6[2]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[2]),
        .O(\section_out7[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[0]_i_4__0 
       (.I0(cic_pipeline6[1]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[1]),
        .O(\section_out7[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[0]_i_5__0 
       (.I0(cic_pipeline6[0]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[0]),
        .O(\section_out7[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[12]_i_2__0 
       (.I0(cic_pipeline6[15]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[15]),
        .O(\section_out7[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[12]_i_3__0 
       (.I0(cic_pipeline6[14]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[14]),
        .O(\section_out7[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[12]_i_4__0 
       (.I0(cic_pipeline6[13]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[13]),
        .O(\section_out7[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[12]_i_5__0 
       (.I0(cic_pipeline6[12]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[12]),
        .O(\section_out7[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[16]_i_2__0 
       (.I0(cic_pipeline6[19]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[19]),
        .O(\section_out7[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[16]_i_3__0 
       (.I0(cic_pipeline6[18]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[18]),
        .O(\section_out7[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[16]_i_4__0 
       (.I0(cic_pipeline6[17]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[17]),
        .O(\section_out7[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[16]_i_5__0 
       (.I0(cic_pipeline6[16]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[16]),
        .O(\section_out7[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[20]_i_2__0 
       (.I0(cic_pipeline6[23]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[23]),
        .O(\section_out7[20]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[20]_i_3__0 
       (.I0(cic_pipeline6[22]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[22]),
        .O(\section_out7[20]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[20]_i_4__0 
       (.I0(cic_pipeline6[21]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[21]),
        .O(\section_out7[20]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[20]_i_5__0 
       (.I0(cic_pipeline6[20]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[20]),
        .O(\section_out7[20]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[24]_i_2__0 
       (.I0(cic_pipeline6[27]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[27]),
        .O(\section_out7[24]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[24]_i_3__0 
       (.I0(cic_pipeline6[26]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[26]),
        .O(\section_out7[24]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[24]_i_4__0 
       (.I0(cic_pipeline6[25]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[25]),
        .O(\section_out7[24]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[24]_i_5__0 
       (.I0(cic_pipeline6[24]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[24]),
        .O(\section_out7[24]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[28]_i_2__0 
       (.I0(cic_pipeline6[31]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[31]),
        .O(\section_out7[28]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[28]_i_3__0 
       (.I0(cic_pipeline6[30]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[30]),
        .O(\section_out7[28]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[28]_i_4__0 
       (.I0(cic_pipeline6[29]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[29]),
        .O(\section_out7[28]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[28]_i_5__0 
       (.I0(cic_pipeline6[28]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[28]),
        .O(\section_out7[28]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[32]_i_2__0 
       (.I0(\cur_count_reg[2]_0 ),
        .I1(cic_pipeline6[35]),
        .I2(section_out7_reg[35]),
        .O(\section_out7[32]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[32]_i_3__0 
       (.I0(cic_pipeline6[34]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[34]),
        .O(\section_out7[32]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[32]_i_4__0 
       (.I0(cic_pipeline6[33]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[33]),
        .O(\section_out7[32]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[32]_i_5__0 
       (.I0(cic_pipeline6[32]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[32]),
        .O(\section_out7[32]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[4]_i_2__0 
       (.I0(cic_pipeline6[7]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[7]),
        .O(\section_out7[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[4]_i_3__0 
       (.I0(cic_pipeline6[6]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[6]),
        .O(\section_out7[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[4]_i_4__0 
       (.I0(cic_pipeline6[5]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[5]),
        .O(\section_out7[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[4]_i_5__0 
       (.I0(cic_pipeline6[4]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[4]),
        .O(\section_out7[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[8]_i_2__0 
       (.I0(cic_pipeline6[11]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[11]),
        .O(\section_out7[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[8]_i_3__0 
       (.I0(cic_pipeline6[10]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[10]),
        .O(\section_out7[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[8]_i_4__0 
       (.I0(cic_pipeline6[9]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[9]),
        .O(\section_out7[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[8]_i_5__0 
       (.I0(cic_pipeline6[8]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[8]),
        .O(\section_out7[8]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[0]_i_1__0_n_7 ),
        .Q(section_out7_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\section_out7_reg[0]_i_1__0_n_0 ,\section_out7_reg[0]_i_1__0_n_1 ,\section_out7_reg[0]_i_1__0_n_2 ,\section_out7_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[3:0]),
        .O({\section_out7_reg[0]_i_1__0_n_4 ,\section_out7_reg[0]_i_1__0_n_5 ,\section_out7_reg[0]_i_1__0_n_6 ,\section_out7_reg[0]_i_1__0_n_7 }),
        .S({\section_out7[0]_i_2__0_n_0 ,\section_out7[0]_i_3__0_n_0 ,\section_out7[0]_i_4__0_n_0 ,\section_out7[0]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[8]_i_1__0_n_5 ),
        .Q(section_out7_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[8]_i_1__0_n_4 ),
        .Q(section_out7_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[12]_i_1__0_n_7 ),
        .Q(section_out7_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[12]_i_1__0 
       (.CI(\section_out7_reg[8]_i_1__0_n_0 ),
        .CO({\section_out7_reg[12]_i_1__0_n_0 ,\section_out7_reg[12]_i_1__0_n_1 ,\section_out7_reg[12]_i_1__0_n_2 ,\section_out7_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[15:12]),
        .O({\section_out7_reg[12]_i_1__0_n_4 ,\section_out7_reg[12]_i_1__0_n_5 ,\section_out7_reg[12]_i_1__0_n_6 ,\section_out7_reg[12]_i_1__0_n_7 }),
        .S({\section_out7[12]_i_2__0_n_0 ,\section_out7[12]_i_3__0_n_0 ,\section_out7[12]_i_4__0_n_0 ,\section_out7[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[12]_i_1__0_n_6 ),
        .Q(section_out7_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[12]_i_1__0_n_5 ),
        .Q(section_out7_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[12]_i_1__0_n_4 ),
        .Q(section_out7_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[16]_i_1__0_n_7 ),
        .Q(section_out7_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[16]_i_1__0 
       (.CI(\section_out7_reg[12]_i_1__0_n_0 ),
        .CO({\section_out7_reg[16]_i_1__0_n_0 ,\section_out7_reg[16]_i_1__0_n_1 ,\section_out7_reg[16]_i_1__0_n_2 ,\section_out7_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[19:16]),
        .O({\section_out7_reg[16]_i_1__0_n_4 ,\section_out7_reg[16]_i_1__0_n_5 ,\section_out7_reg[16]_i_1__0_n_6 ,\section_out7_reg[16]_i_1__0_n_7 }),
        .S({\section_out7[16]_i_2__0_n_0 ,\section_out7[16]_i_3__0_n_0 ,\section_out7[16]_i_4__0_n_0 ,\section_out7[16]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[16]_i_1__0_n_6 ),
        .Q(section_out7_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[16]_i_1__0_n_5 ),
        .Q(section_out7_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[16]_i_1__0_n_4 ),
        .Q(section_out7_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[0]_i_1__0_n_6 ),
        .Q(section_out7_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[20]_i_1__0_n_7 ),
        .Q(section_out7_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[20]_i_1__0 
       (.CI(\section_out7_reg[16]_i_1__0_n_0 ),
        .CO({\section_out7_reg[20]_i_1__0_n_0 ,\section_out7_reg[20]_i_1__0_n_1 ,\section_out7_reg[20]_i_1__0_n_2 ,\section_out7_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[23:20]),
        .O({\section_out7_reg[20]_i_1__0_n_4 ,\section_out7_reg[20]_i_1__0_n_5 ,\section_out7_reg[20]_i_1__0_n_6 ,\section_out7_reg[20]_i_1__0_n_7 }),
        .S({\section_out7[20]_i_2__0_n_0 ,\section_out7[20]_i_3__0_n_0 ,\section_out7[20]_i_4__0_n_0 ,\section_out7[20]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[20]_i_1__0_n_6 ),
        .Q(section_out7_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[20]_i_1__0_n_5 ),
        .Q(section_out7_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[20]_i_1__0_n_4 ),
        .Q(section_out7_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[24]_i_1__0_n_7 ),
        .Q(section_out7_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[24]_i_1__0 
       (.CI(\section_out7_reg[20]_i_1__0_n_0 ),
        .CO({\section_out7_reg[24]_i_1__0_n_0 ,\section_out7_reg[24]_i_1__0_n_1 ,\section_out7_reg[24]_i_1__0_n_2 ,\section_out7_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[27:24]),
        .O({\section_out7_reg[24]_i_1__0_n_4 ,\section_out7_reg[24]_i_1__0_n_5 ,\section_out7_reg[24]_i_1__0_n_6 ,\section_out7_reg[24]_i_1__0_n_7 }),
        .S({\section_out7[24]_i_2__0_n_0 ,\section_out7[24]_i_3__0_n_0 ,\section_out7[24]_i_4__0_n_0 ,\section_out7[24]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[24]_i_1__0_n_6 ),
        .Q(section_out7_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[24]_i_1__0_n_5 ),
        .Q(section_out7_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[24]_i_1__0_n_4 ),
        .Q(section_out7_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[28]_i_1__0_n_7 ),
        .Q(section_out7_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[28]_i_1__0 
       (.CI(\section_out7_reg[24]_i_1__0_n_0 ),
        .CO({\section_out7_reg[28]_i_1__0_n_0 ,\section_out7_reg[28]_i_1__0_n_1 ,\section_out7_reg[28]_i_1__0_n_2 ,\section_out7_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[31:28]),
        .O({\section_out7_reg[28]_i_1__0_n_4 ,\section_out7_reg[28]_i_1__0_n_5 ,\section_out7_reg[28]_i_1__0_n_6 ,\section_out7_reg[28]_i_1__0_n_7 }),
        .S({\section_out7[28]_i_2__0_n_0 ,\section_out7[28]_i_3__0_n_0 ,\section_out7[28]_i_4__0_n_0 ,\section_out7[28]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[28]_i_1__0_n_6 ),
        .Q(section_out7_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[0]_i_1__0_n_5 ),
        .Q(section_out7_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[28]_i_1__0_n_5 ),
        .Q(section_out7_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[28]_i_1__0_n_4 ),
        .Q(section_out7_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[32]_i_1__0_n_7 ),
        .Q(section_out7_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[32]_i_1__0 
       (.CI(\section_out7_reg[28]_i_1__0_n_0 ),
        .CO({\NLW_section_out7_reg[32]_i_1__0_CO_UNCONNECTED [3],\section_out7_reg[32]_i_1__0_n_1 ,\section_out7_reg[32]_i_1__0_n_2 ,\section_out7_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,section_out7_reg[34:32]}),
        .O({\section_out7_reg[32]_i_1__0_n_4 ,\section_out7_reg[32]_i_1__0_n_5 ,\section_out7_reg[32]_i_1__0_n_6 ,\section_out7_reg[32]_i_1__0_n_7 }),
        .S({\section_out7[32]_i_2__0_n_0 ,\section_out7[32]_i_3__0_n_0 ,\section_out7[32]_i_4__0_n_0 ,\section_out7[32]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[32]_i_1__0_n_6 ),
        .Q(section_out7_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[32]_i_1__0_n_5 ),
        .Q(section_out7_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[32]_i_1__0_n_4 ),
        .Q(section_out7_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[0]_i_1__0_n_4 ),
        .Q(section_out7_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[4]_i_1__0_n_7 ),
        .Q(section_out7_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[4]_i_1__0 
       (.CI(\section_out7_reg[0]_i_1__0_n_0 ),
        .CO({\section_out7_reg[4]_i_1__0_n_0 ,\section_out7_reg[4]_i_1__0_n_1 ,\section_out7_reg[4]_i_1__0_n_2 ,\section_out7_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[7:4]),
        .O({\section_out7_reg[4]_i_1__0_n_4 ,\section_out7_reg[4]_i_1__0_n_5 ,\section_out7_reg[4]_i_1__0_n_6 ,\section_out7_reg[4]_i_1__0_n_7 }),
        .S({\section_out7[4]_i_2__0_n_0 ,\section_out7[4]_i_3__0_n_0 ,\section_out7[4]_i_4__0_n_0 ,\section_out7[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[4]_i_1__0_n_6 ),
        .Q(section_out7_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[4]_i_1__0_n_5 ),
        .Q(section_out7_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[4]_i_1__0_n_4 ),
        .Q(section_out7_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[8]_i_1__0_n_7 ),
        .Q(section_out7_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[8]_i_1__0 
       (.CI(\section_out7_reg[4]_i_1__0_n_0 ),
        .CO({\section_out7_reg[8]_i_1__0_n_0 ,\section_out7_reg[8]_i_1__0_n_1 ,\section_out7_reg[8]_i_1__0_n_2 ,\section_out7_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[11:8]),
        .O({\section_out7_reg[8]_i_1__0_n_4 ,\section_out7_reg[8]_i_1__0_n_5 ,\section_out7_reg[8]_i_1__0_n_6 ,\section_out7_reg[8]_i_1__0_n_7 }),
        .S({\section_out7[8]_i_2__0_n_0 ,\section_out7[8]_i_3__0_n_0 ,\section_out7[8]_i_4__0_n_0 ,\section_out7[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[8]_i_1__0_n_6 ),
        .Q(section_out7_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[0]_i_2__0 
       (.I0(section_out7_reg[3]),
        .I1(section_out8_reg[3]),
        .O(\section_out8[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[0]_i_3__0 
       (.I0(section_out7_reg[2]),
        .I1(section_out8_reg[2]),
        .O(\section_out8[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[0]_i_4__0 
       (.I0(section_out7_reg[1]),
        .I1(section_out8_reg[1]),
        .O(\section_out8[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[0]_i_5__0 
       (.I0(section_out7_reg[0]),
        .I1(section_out8_reg[0]),
        .O(\section_out8[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[12]_i_2__0 
       (.I0(section_out7_reg[15]),
        .I1(section_out8_reg[15]),
        .O(\section_out8[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[12]_i_3__0 
       (.I0(section_out7_reg[14]),
        .I1(section_out8_reg[14]),
        .O(\section_out8[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[12]_i_4__0 
       (.I0(section_out7_reg[13]),
        .I1(section_out8_reg[13]),
        .O(\section_out8[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[12]_i_5__0 
       (.I0(section_out7_reg[12]),
        .I1(section_out8_reg[12]),
        .O(\section_out8[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[16]_i_2__0 
       (.I0(section_out7_reg[19]),
        .I1(section_out8_reg[19]),
        .O(\section_out8[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[16]_i_3__0 
       (.I0(section_out7_reg[18]),
        .I1(section_out8_reg[18]),
        .O(\section_out8[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[16]_i_4__0 
       (.I0(section_out7_reg[17]),
        .I1(section_out8_reg[17]),
        .O(\section_out8[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[16]_i_5__0 
       (.I0(section_out7_reg[16]),
        .I1(section_out8_reg[16]),
        .O(\section_out8[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[20]_i_2__0 
       (.I0(section_out7_reg[23]),
        .I1(section_out8_reg[23]),
        .O(\section_out8[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[20]_i_3__0 
       (.I0(section_out7_reg[22]),
        .I1(section_out8_reg[22]),
        .O(\section_out8[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[20]_i_4__0 
       (.I0(section_out7_reg[21]),
        .I1(section_out8_reg[21]),
        .O(\section_out8[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[20]_i_5__0 
       (.I0(section_out7_reg[20]),
        .I1(section_out8_reg[20]),
        .O(\section_out8[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[24]_i_2__0 
       (.I0(section_out7_reg[27]),
        .I1(section_out8_reg[27]),
        .O(\section_out8[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[24]_i_3__0 
       (.I0(section_out7_reg[26]),
        .I1(section_out8_reg[26]),
        .O(\section_out8[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[24]_i_4__0 
       (.I0(section_out7_reg[25]),
        .I1(section_out8_reg[25]),
        .O(\section_out8[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[24]_i_5__0 
       (.I0(section_out7_reg[24]),
        .I1(section_out8_reg[24]),
        .O(\section_out8[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[28]_i_2__0 
       (.I0(section_out7_reg[31]),
        .I1(section_out8_reg[31]),
        .O(\section_out8[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[28]_i_3__0 
       (.I0(section_out7_reg[30]),
        .I1(section_out8_reg[30]),
        .O(\section_out8[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[28]_i_4__0 
       (.I0(section_out7_reg[29]),
        .I1(section_out8_reg[29]),
        .O(\section_out8[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[28]_i_5__0 
       (.I0(section_out7_reg[28]),
        .I1(section_out8_reg[28]),
        .O(\section_out8[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[32]_i_2__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[35]),
        .O(\section_out8[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[32]_i_3__0 
       (.I0(section_out7_reg[34]),
        .I1(section_out8_reg[34]),
        .O(\section_out8[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[32]_i_4__0 
       (.I0(section_out7_reg[33]),
        .I1(section_out8_reg[33]),
        .O(\section_out8[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[32]_i_5__0 
       (.I0(section_out7_reg[32]),
        .I1(section_out8_reg[32]),
        .O(\section_out8[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[36]_i_2__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[39]),
        .O(\section_out8[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[36]_i_3__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[38]),
        .O(\section_out8[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[36]_i_4__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[37]),
        .O(\section_out8[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[36]_i_5__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[36]),
        .O(\section_out8[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[40]_i_2__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[43]),
        .O(\section_out8[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[40]_i_3__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[42]),
        .O(\section_out8[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[40]_i_4__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[41]),
        .O(\section_out8[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[40]_i_5__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[40]),
        .O(\section_out8[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[44]_i_2__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[47]),
        .O(\section_out8[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[44]_i_3__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[46]),
        .O(\section_out8[44]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[44]_i_4__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[45]),
        .O(\section_out8[44]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[44]_i_5__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[44]),
        .O(\section_out8[44]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[48]_i_2__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[50]),
        .O(\section_out8[48]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[48]_i_3__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[49]),
        .O(\section_out8[48]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[48]_i_4__0 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[48]),
        .O(\section_out8[48]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[4]_i_2__0 
       (.I0(section_out7_reg[7]),
        .I1(section_out8_reg[7]),
        .O(\section_out8[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[4]_i_3__0 
       (.I0(section_out7_reg[6]),
        .I1(section_out8_reg[6]),
        .O(\section_out8[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[4]_i_4__0 
       (.I0(section_out7_reg[5]),
        .I1(section_out8_reg[5]),
        .O(\section_out8[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[4]_i_5__0 
       (.I0(section_out7_reg[4]),
        .I1(section_out8_reg[4]),
        .O(\section_out8[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[8]_i_2__0 
       (.I0(section_out7_reg[11]),
        .I1(section_out8_reg[11]),
        .O(\section_out8[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[8]_i_3__0 
       (.I0(section_out7_reg[10]),
        .I1(section_out8_reg[10]),
        .O(\section_out8[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[8]_i_4__0 
       (.I0(section_out7_reg[9]),
        .I1(section_out8_reg[9]),
        .O(\section_out8[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[8]_i_5__0 
       (.I0(section_out7_reg[8]),
        .I1(section_out8_reg[8]),
        .O(\section_out8[8]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[0]_i_1__0_n_7 ),
        .Q(section_out8_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\section_out8_reg[0]_i_1__0_n_0 ,\section_out8_reg[0]_i_1__0_n_1 ,\section_out8_reg[0]_i_1__0_n_2 ,\section_out8_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[3:0]),
        .O({\section_out8_reg[0]_i_1__0_n_4 ,\section_out8_reg[0]_i_1__0_n_5 ,\section_out8_reg[0]_i_1__0_n_6 ,\section_out8_reg[0]_i_1__0_n_7 }),
        .S({\section_out8[0]_i_2__0_n_0 ,\section_out8[0]_i_3__0_n_0 ,\section_out8[0]_i_4__0_n_0 ,\section_out8[0]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[8]_i_1__0_n_5 ),
        .Q(section_out8_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[8]_i_1__0_n_4 ),
        .Q(section_out8_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[12]_i_1__0_n_7 ),
        .Q(section_out8_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[12]_i_1__0 
       (.CI(\section_out8_reg[8]_i_1__0_n_0 ),
        .CO({\section_out8_reg[12]_i_1__0_n_0 ,\section_out8_reg[12]_i_1__0_n_1 ,\section_out8_reg[12]_i_1__0_n_2 ,\section_out8_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[15:12]),
        .O({\section_out8_reg[12]_i_1__0_n_4 ,\section_out8_reg[12]_i_1__0_n_5 ,\section_out8_reg[12]_i_1__0_n_6 ,\section_out8_reg[12]_i_1__0_n_7 }),
        .S({\section_out8[12]_i_2__0_n_0 ,\section_out8[12]_i_3__0_n_0 ,\section_out8[12]_i_4__0_n_0 ,\section_out8[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[12]_i_1__0_n_6 ),
        .Q(section_out8_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[12]_i_1__0_n_5 ),
        .Q(section_out8_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[12]_i_1__0_n_4 ),
        .Q(section_out8_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[16]_i_1__0_n_7 ),
        .Q(section_out8_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[16]_i_1__0 
       (.CI(\section_out8_reg[12]_i_1__0_n_0 ),
        .CO({\section_out8_reg[16]_i_1__0_n_0 ,\section_out8_reg[16]_i_1__0_n_1 ,\section_out8_reg[16]_i_1__0_n_2 ,\section_out8_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[19:16]),
        .O({\section_out8_reg[16]_i_1__0_n_4 ,\section_out8_reg[16]_i_1__0_n_5 ,\section_out8_reg[16]_i_1__0_n_6 ,\section_out8_reg[16]_i_1__0_n_7 }),
        .S({\section_out8[16]_i_2__0_n_0 ,\section_out8[16]_i_3__0_n_0 ,\section_out8[16]_i_4__0_n_0 ,\section_out8[16]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[16]_i_1__0_n_6 ),
        .Q(section_out8_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[16]_i_1__0_n_5 ),
        .Q(section_out8_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[16]_i_1__0_n_4 ),
        .Q(section_out8_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[0]_i_1__0_n_6 ),
        .Q(section_out8_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[20]_i_1__0_n_7 ),
        .Q(section_out8_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[20]_i_1__0 
       (.CI(\section_out8_reg[16]_i_1__0_n_0 ),
        .CO({\section_out8_reg[20]_i_1__0_n_0 ,\section_out8_reg[20]_i_1__0_n_1 ,\section_out8_reg[20]_i_1__0_n_2 ,\section_out8_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[23:20]),
        .O({\section_out8_reg[20]_i_1__0_n_4 ,\section_out8_reg[20]_i_1__0_n_5 ,\section_out8_reg[20]_i_1__0_n_6 ,\section_out8_reg[20]_i_1__0_n_7 }),
        .S({\section_out8[20]_i_2__0_n_0 ,\section_out8[20]_i_3__0_n_0 ,\section_out8[20]_i_4__0_n_0 ,\section_out8[20]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[20]_i_1__0_n_6 ),
        .Q(section_out8_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[20]_i_1__0_n_5 ),
        .Q(section_out8_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[20]_i_1__0_n_4 ),
        .Q(section_out8_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[24]_i_1__0_n_7 ),
        .Q(section_out8_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[24]_i_1__0 
       (.CI(\section_out8_reg[20]_i_1__0_n_0 ),
        .CO({\section_out8_reg[24]_i_1__0_n_0 ,\section_out8_reg[24]_i_1__0_n_1 ,\section_out8_reg[24]_i_1__0_n_2 ,\section_out8_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[27:24]),
        .O({\section_out8_reg[24]_i_1__0_n_4 ,\section_out8_reg[24]_i_1__0_n_5 ,\section_out8_reg[24]_i_1__0_n_6 ,\section_out8_reg[24]_i_1__0_n_7 }),
        .S({\section_out8[24]_i_2__0_n_0 ,\section_out8[24]_i_3__0_n_0 ,\section_out8[24]_i_4__0_n_0 ,\section_out8[24]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[24]_i_1__0_n_6 ),
        .Q(section_out8_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[24]_i_1__0_n_5 ),
        .Q(section_out8_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[24]_i_1__0_n_4 ),
        .Q(section_out8_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[28]_i_1__0_n_7 ),
        .Q(section_out8_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[28]_i_1__0 
       (.CI(\section_out8_reg[24]_i_1__0_n_0 ),
        .CO({\section_out8_reg[28]_i_1__0_n_0 ,\section_out8_reg[28]_i_1__0_n_1 ,\section_out8_reg[28]_i_1__0_n_2 ,\section_out8_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[31:28]),
        .O({\section_out8_reg[28]_i_1__0_n_4 ,\section_out8_reg[28]_i_1__0_n_5 ,\section_out8_reg[28]_i_1__0_n_6 ,\section_out8_reg[28]_i_1__0_n_7 }),
        .S({\section_out8[28]_i_2__0_n_0 ,\section_out8[28]_i_3__0_n_0 ,\section_out8[28]_i_4__0_n_0 ,\section_out8[28]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[28]_i_1__0_n_6 ),
        .Q(section_out8_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[0]_i_1__0_n_5 ),
        .Q(section_out8_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[28]_i_1__0_n_5 ),
        .Q(section_out8_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[28]_i_1__0_n_4 ),
        .Q(section_out8_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[32]_i_1__0_n_7 ),
        .Q(section_out8_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[32]_i_1__0 
       (.CI(\section_out8_reg[28]_i_1__0_n_0 ),
        .CO({\section_out8_reg[32]_i_1__0_n_0 ,\section_out8_reg[32]_i_1__0_n_1 ,\section_out8_reg[32]_i_1__0_n_2 ,\section_out8_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[35:32]),
        .O({\section_out8_reg[32]_i_1__0_n_4 ,\section_out8_reg[32]_i_1__0_n_5 ,\section_out8_reg[32]_i_1__0_n_6 ,\section_out8_reg[32]_i_1__0_n_7 }),
        .S({\section_out8[32]_i_2__0_n_0 ,\section_out8[32]_i_3__0_n_0 ,\section_out8[32]_i_4__0_n_0 ,\section_out8[32]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[32]_i_1__0_n_6 ),
        .Q(section_out8_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[32]_i_1__0_n_5 ),
        .Q(section_out8_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[32]_i_1__0_n_4 ),
        .Q(section_out8_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[36]_i_1__0_n_7 ),
        .Q(section_out8_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[36]_i_1__0 
       (.CI(\section_out8_reg[32]_i_1__0_n_0 ),
        .CO({\section_out8_reg[36]_i_1__0_n_0 ,\section_out8_reg[36]_i_1__0_n_1 ,\section_out8_reg[36]_i_1__0_n_2 ,\section_out8_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out7_reg[35],section_out7_reg[35],section_out7_reg[35],section_out7_reg[35]}),
        .O({\section_out8_reg[36]_i_1__0_n_4 ,\section_out8_reg[36]_i_1__0_n_5 ,\section_out8_reg[36]_i_1__0_n_6 ,\section_out8_reg[36]_i_1__0_n_7 }),
        .S({\section_out8[36]_i_2__0_n_0 ,\section_out8[36]_i_3__0_n_0 ,\section_out8[36]_i_4__0_n_0 ,\section_out8[36]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[36]_i_1__0_n_6 ),
        .Q(section_out8_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[36]_i_1__0_n_5 ),
        .Q(section_out8_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[36]_i_1__0_n_4 ),
        .Q(section_out8_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[0]_i_1__0_n_4 ),
        .Q(section_out8_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[40]_i_1__0_n_7 ),
        .Q(section_out8_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[40]_i_1__0 
       (.CI(\section_out8_reg[36]_i_1__0_n_0 ),
        .CO({\section_out8_reg[40]_i_1__0_n_0 ,\section_out8_reg[40]_i_1__0_n_1 ,\section_out8_reg[40]_i_1__0_n_2 ,\section_out8_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out7_reg[35],section_out7_reg[35],section_out7_reg[35],section_out7_reg[35]}),
        .O({\section_out8_reg[40]_i_1__0_n_4 ,\section_out8_reg[40]_i_1__0_n_5 ,\section_out8_reg[40]_i_1__0_n_6 ,\section_out8_reg[40]_i_1__0_n_7 }),
        .S({\section_out8[40]_i_2__0_n_0 ,\section_out8[40]_i_3__0_n_0 ,\section_out8[40]_i_4__0_n_0 ,\section_out8[40]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[40]_i_1__0_n_6 ),
        .Q(section_out8_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[40]_i_1__0_n_5 ),
        .Q(section_out8_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[40]_i_1__0_n_4 ),
        .Q(section_out8_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[44]_i_1__0_n_7 ),
        .Q(section_out8_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[44]_i_1__0 
       (.CI(\section_out8_reg[40]_i_1__0_n_0 ),
        .CO({\section_out8_reg[44]_i_1__0_n_0 ,\section_out8_reg[44]_i_1__0_n_1 ,\section_out8_reg[44]_i_1__0_n_2 ,\section_out8_reg[44]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out7_reg[35],section_out7_reg[35],section_out7_reg[35],section_out7_reg[35]}),
        .O({\section_out8_reg[44]_i_1__0_n_4 ,\section_out8_reg[44]_i_1__0_n_5 ,\section_out8_reg[44]_i_1__0_n_6 ,\section_out8_reg[44]_i_1__0_n_7 }),
        .S({\section_out8[44]_i_2__0_n_0 ,\section_out8[44]_i_3__0_n_0 ,\section_out8[44]_i_4__0_n_0 ,\section_out8[44]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[44]_i_1__0_n_6 ),
        .Q(section_out8_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[44]_i_1__0_n_5 ),
        .Q(section_out8_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[44]_i_1__0_n_4 ),
        .Q(section_out8_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[48]_i_1__0_n_7 ),
        .Q(section_out8_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[48]_i_1__0 
       (.CI(\section_out8_reg[44]_i_1__0_n_0 ),
        .CO({\NLW_section_out8_reg[48]_i_1__0_CO_UNCONNECTED [3:2],\section_out8_reg[48]_i_1__0_n_2 ,\section_out8_reg[48]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,section_out7_reg[35],section_out7_reg[35]}),
        .O({\NLW_section_out8_reg[48]_i_1__0_O_UNCONNECTED [3],\section_out8_reg[48]_i_1__0_n_5 ,\section_out8_reg[48]_i_1__0_n_6 ,\section_out8_reg[48]_i_1__0_n_7 }),
        .S({1'b0,\section_out8[48]_i_2__0_n_0 ,\section_out8[48]_i_3__0_n_0 ,\section_out8[48]_i_4__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[48]_i_1__0_n_6 ),
        .Q(section_out8_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[4]_i_1__0_n_7 ),
        .Q(section_out8_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[4]_i_1__0 
       (.CI(\section_out8_reg[0]_i_1__0_n_0 ),
        .CO({\section_out8_reg[4]_i_1__0_n_0 ,\section_out8_reg[4]_i_1__0_n_1 ,\section_out8_reg[4]_i_1__0_n_2 ,\section_out8_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[7:4]),
        .O({\section_out8_reg[4]_i_1__0_n_4 ,\section_out8_reg[4]_i_1__0_n_5 ,\section_out8_reg[4]_i_1__0_n_6 ,\section_out8_reg[4]_i_1__0_n_7 }),
        .S({\section_out8[4]_i_2__0_n_0 ,\section_out8[4]_i_3__0_n_0 ,\section_out8[4]_i_4__0_n_0 ,\section_out8[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[48]_i_1__0_n_5 ),
        .Q(section_out8_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[4]_i_1__0_n_6 ),
        .Q(section_out8_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[4]_i_1__0_n_5 ),
        .Q(section_out8_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[4]_i_1__0_n_4 ),
        .Q(section_out8_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[8]_i_1__0_n_7 ),
        .Q(section_out8_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[8]_i_1__0 
       (.CI(\section_out8_reg[4]_i_1__0_n_0 ),
        .CO({\section_out8_reg[8]_i_1__0_n_0 ,\section_out8_reg[8]_i_1__0_n_1 ,\section_out8_reg[8]_i_1__0_n_2 ,\section_out8_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[11:8]),
        .O({\section_out8_reg[8]_i_1__0_n_4 ,\section_out8_reg[8]_i_1__0_n_5 ,\section_out8_reg[8]_i_1__0_n_6 ,\section_out8_reg[8]_i_1__0_n_7 }),
        .S({\section_out8[8]_i_2__0_n_0 ,\section_out8[8]_i_3__0_n_0 ,\section_out8[8]_i_4__0_n_0 ,\section_out8[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[8]_i_1__0_n_6 ),
        .Q(section_out8_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[0]_i_2__0 
       (.I0(section_out8_reg[3]),
        .I1(section_out9_reg[3]),
        .O(\section_out9[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[0]_i_3__0 
       (.I0(section_out8_reg[2]),
        .I1(section_out9_reg[2]),
        .O(\section_out9[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[0]_i_4__0 
       (.I0(section_out8_reg[1]),
        .I1(section_out9_reg[1]),
        .O(\section_out9[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[0]_i_5__0 
       (.I0(section_out8_reg[0]),
        .I1(section_out9_reg[0]),
        .O(\section_out9[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[12]_i_2__0 
       (.I0(section_out8_reg[15]),
        .I1(section_out9_reg[15]),
        .O(\section_out9[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[12]_i_3__0 
       (.I0(section_out8_reg[14]),
        .I1(section_out9_reg[14]),
        .O(\section_out9[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[12]_i_4__0 
       (.I0(section_out8_reg[13]),
        .I1(section_out9_reg[13]),
        .O(\section_out9[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[12]_i_5__0 
       (.I0(section_out8_reg[12]),
        .I1(section_out9_reg[12]),
        .O(\section_out9[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[16]_i_2__0 
       (.I0(section_out8_reg[19]),
        .I1(section_out9_reg[19]),
        .O(\section_out9[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[16]_i_3__0 
       (.I0(section_out8_reg[18]),
        .I1(section_out9_reg[18]),
        .O(\section_out9[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[16]_i_4__0 
       (.I0(section_out8_reg[17]),
        .I1(section_out9_reg[17]),
        .O(\section_out9[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[16]_i_5__0 
       (.I0(section_out8_reg[16]),
        .I1(section_out9_reg[16]),
        .O(\section_out9[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[20]_i_2__0 
       (.I0(section_out8_reg[23]),
        .I1(section_out9_reg[23]),
        .O(\section_out9[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[20]_i_3__0 
       (.I0(section_out8_reg[22]),
        .I1(section_out9_reg[22]),
        .O(\section_out9[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[20]_i_4__0 
       (.I0(section_out8_reg[21]),
        .I1(section_out9_reg[21]),
        .O(\section_out9[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[20]_i_5__0 
       (.I0(section_out8_reg[20]),
        .I1(section_out9_reg[20]),
        .O(\section_out9[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[24]_i_2__0 
       (.I0(section_out8_reg[27]),
        .I1(section_out9_reg[27]),
        .O(\section_out9[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[24]_i_3__0 
       (.I0(section_out8_reg[26]),
        .I1(section_out9_reg[26]),
        .O(\section_out9[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[24]_i_4__0 
       (.I0(section_out8_reg[25]),
        .I1(section_out9_reg[25]),
        .O(\section_out9[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[24]_i_5__0 
       (.I0(section_out8_reg[24]),
        .I1(section_out9_reg[24]),
        .O(\section_out9[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[28]_i_2__0 
       (.I0(section_out8_reg[31]),
        .I1(section_out9_reg[31]),
        .O(\section_out9[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[28]_i_3__0 
       (.I0(section_out8_reg[30]),
        .I1(section_out9_reg[30]),
        .O(\section_out9[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[28]_i_4__0 
       (.I0(section_out8_reg[29]),
        .I1(section_out9_reg[29]),
        .O(\section_out9[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[28]_i_5__0 
       (.I0(section_out8_reg[28]),
        .I1(section_out9_reg[28]),
        .O(\section_out9[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[32]_i_2__0 
       (.I0(section_out8_reg[35]),
        .I1(section_out9_reg[35]),
        .O(\section_out9[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[32]_i_3__0 
       (.I0(section_out8_reg[34]),
        .I1(section_out9_reg[34]),
        .O(\section_out9[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[32]_i_4__0 
       (.I0(section_out8_reg[33]),
        .I1(section_out9_reg[33]),
        .O(\section_out9[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[32]_i_5__0 
       (.I0(section_out8_reg[32]),
        .I1(section_out9_reg[32]),
        .O(\section_out9[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[36]_i_2__0 
       (.I0(section_out8_reg[39]),
        .I1(section_out9_reg[39]),
        .O(\section_out9[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[36]_i_3__0 
       (.I0(section_out8_reg[38]),
        .I1(section_out9_reg[38]),
        .O(\section_out9[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[36]_i_4__0 
       (.I0(section_out8_reg[37]),
        .I1(section_out9_reg[37]),
        .O(\section_out9[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[36]_i_5__0 
       (.I0(section_out8_reg[36]),
        .I1(section_out9_reg[36]),
        .O(\section_out9[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[40]_i_2__0 
       (.I0(section_out8_reg[43]),
        .I1(section_out9_reg[43]),
        .O(\section_out9[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[40]_i_3__0 
       (.I0(section_out8_reg[42]),
        .I1(section_out9_reg[42]),
        .O(\section_out9[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[40]_i_4__0 
       (.I0(section_out8_reg[41]),
        .I1(section_out9_reg[41]),
        .O(\section_out9[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[40]_i_5__0 
       (.I0(section_out8_reg[40]),
        .I1(section_out9_reg[40]),
        .O(\section_out9[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[44]_i_2__0 
       (.I0(section_out8_reg[47]),
        .I1(section_out9_reg[47]),
        .O(\section_out9[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[44]_i_3__0 
       (.I0(section_out8_reg[46]),
        .I1(section_out9_reg[46]),
        .O(\section_out9[44]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[44]_i_4__0 
       (.I0(section_out8_reg[45]),
        .I1(section_out9_reg[45]),
        .O(\section_out9[44]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[44]_i_5__0 
       (.I0(section_out8_reg[44]),
        .I1(section_out9_reg[44]),
        .O(\section_out9[44]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[48]_i_2__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[51]),
        .O(\section_out9[48]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[48]_i_3__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[50]),
        .O(\section_out9[48]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[48]_i_4__0 
       (.I0(section_out8_reg[49]),
        .I1(section_out9_reg[49]),
        .O(\section_out9[48]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[48]_i_5__0 
       (.I0(section_out8_reg[48]),
        .I1(section_out9_reg[48]),
        .O(\section_out9[48]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[4]_i_2__0 
       (.I0(section_out8_reg[7]),
        .I1(section_out9_reg[7]),
        .O(\section_out9[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[4]_i_3__0 
       (.I0(section_out8_reg[6]),
        .I1(section_out9_reg[6]),
        .O(\section_out9[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[4]_i_4__0 
       (.I0(section_out8_reg[5]),
        .I1(section_out9_reg[5]),
        .O(\section_out9[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[4]_i_5__0 
       (.I0(section_out8_reg[4]),
        .I1(section_out9_reg[4]),
        .O(\section_out9[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[52]_i_2__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[55]),
        .O(\section_out9[52]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[52]_i_3__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[54]),
        .O(\section_out9[52]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[52]_i_4__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[53]),
        .O(\section_out9[52]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[52]_i_5__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[52]),
        .O(\section_out9[52]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[56]_i_2__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[59]),
        .O(\section_out9[56]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[56]_i_3__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[58]),
        .O(\section_out9[56]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[56]_i_4__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[57]),
        .O(\section_out9[56]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[56]_i_5__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[56]),
        .O(\section_out9[56]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[60]_i_2__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[63]),
        .O(\section_out9[60]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[60]_i_3__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[62]),
        .O(\section_out9[60]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[60]_i_4__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[61]),
        .O(\section_out9[60]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[60]_i_5__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[60]),
        .O(\section_out9[60]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[64]_i_2__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[65]),
        .O(\section_out9[64]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[64]_i_3__0 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[64]),
        .O(\section_out9[64]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[8]_i_2__0 
       (.I0(section_out8_reg[11]),
        .I1(section_out9_reg[11]),
        .O(\section_out9[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[8]_i_3__0 
       (.I0(section_out8_reg[10]),
        .I1(section_out9_reg[10]),
        .O(\section_out9[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[8]_i_4__0 
       (.I0(section_out8_reg[9]),
        .I1(section_out9_reg[9]),
        .O(\section_out9[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[8]_i_5__0 
       (.I0(section_out8_reg[8]),
        .I1(section_out9_reg[8]),
        .O(\section_out9[8]_i_5__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[0]_i_1__0_n_7 ),
        .Q(section_out9_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\section_out9_reg[0]_i_1__0_n_0 ,\section_out9_reg[0]_i_1__0_n_1 ,\section_out9_reg[0]_i_1__0_n_2 ,\section_out9_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[3:0]),
        .O({\section_out9_reg[0]_i_1__0_n_4 ,\section_out9_reg[0]_i_1__0_n_5 ,\section_out9_reg[0]_i_1__0_n_6 ,\section_out9_reg[0]_i_1__0_n_7 }),
        .S({\section_out9[0]_i_2__0_n_0 ,\section_out9[0]_i_3__0_n_0 ,\section_out9[0]_i_4__0_n_0 ,\section_out9[0]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[8]_i_1__0_n_5 ),
        .Q(section_out9_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[8]_i_1__0_n_4 ),
        .Q(section_out9_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[12]_i_1__0_n_7 ),
        .Q(section_out9_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[12]_i_1__0 
       (.CI(\section_out9_reg[8]_i_1__0_n_0 ),
        .CO({\section_out9_reg[12]_i_1__0_n_0 ,\section_out9_reg[12]_i_1__0_n_1 ,\section_out9_reg[12]_i_1__0_n_2 ,\section_out9_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[15:12]),
        .O({\section_out9_reg[12]_i_1__0_n_4 ,\section_out9_reg[12]_i_1__0_n_5 ,\section_out9_reg[12]_i_1__0_n_6 ,\section_out9_reg[12]_i_1__0_n_7 }),
        .S({\section_out9[12]_i_2__0_n_0 ,\section_out9[12]_i_3__0_n_0 ,\section_out9[12]_i_4__0_n_0 ,\section_out9[12]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[12]_i_1__0_n_6 ),
        .Q(section_out9_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[12]_i_1__0_n_5 ),
        .Q(section_out9_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[12]_i_1__0_n_4 ),
        .Q(section_out9_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[16]_i_1__0_n_7 ),
        .Q(section_out9_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[16]_i_1__0 
       (.CI(\section_out9_reg[12]_i_1__0_n_0 ),
        .CO({\section_out9_reg[16]_i_1__0_n_0 ,\section_out9_reg[16]_i_1__0_n_1 ,\section_out9_reg[16]_i_1__0_n_2 ,\section_out9_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[19:16]),
        .O({\section_out9_reg[16]_i_1__0_n_4 ,\section_out9_reg[16]_i_1__0_n_5 ,\section_out9_reg[16]_i_1__0_n_6 ,\section_out9_reg[16]_i_1__0_n_7 }),
        .S({\section_out9[16]_i_2__0_n_0 ,\section_out9[16]_i_3__0_n_0 ,\section_out9[16]_i_4__0_n_0 ,\section_out9[16]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[16]_i_1__0_n_6 ),
        .Q(section_out9_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[16]_i_1__0_n_5 ),
        .Q(section_out9_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[16]_i_1__0_n_4 ),
        .Q(section_out9_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[0]_i_1__0_n_6 ),
        .Q(section_out9_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[20]_i_1__0_n_7 ),
        .Q(section_out9_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[20]_i_1__0 
       (.CI(\section_out9_reg[16]_i_1__0_n_0 ),
        .CO({\section_out9_reg[20]_i_1__0_n_0 ,\section_out9_reg[20]_i_1__0_n_1 ,\section_out9_reg[20]_i_1__0_n_2 ,\section_out9_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[23:20]),
        .O({\section_out9_reg[20]_i_1__0_n_4 ,\section_out9_reg[20]_i_1__0_n_5 ,\section_out9_reg[20]_i_1__0_n_6 ,\section_out9_reg[20]_i_1__0_n_7 }),
        .S({\section_out9[20]_i_2__0_n_0 ,\section_out9[20]_i_3__0_n_0 ,\section_out9[20]_i_4__0_n_0 ,\section_out9[20]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[20]_i_1__0_n_6 ),
        .Q(section_out9_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[20]_i_1__0_n_5 ),
        .Q(section_out9_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[20]_i_1__0_n_4 ),
        .Q(section_out9_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[24]_i_1__0_n_7 ),
        .Q(section_out9_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[24]_i_1__0 
       (.CI(\section_out9_reg[20]_i_1__0_n_0 ),
        .CO({\section_out9_reg[24]_i_1__0_n_0 ,\section_out9_reg[24]_i_1__0_n_1 ,\section_out9_reg[24]_i_1__0_n_2 ,\section_out9_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[27:24]),
        .O({\section_out9_reg[24]_i_1__0_n_4 ,\section_out9_reg[24]_i_1__0_n_5 ,\section_out9_reg[24]_i_1__0_n_6 ,\section_out9_reg[24]_i_1__0_n_7 }),
        .S({\section_out9[24]_i_2__0_n_0 ,\section_out9[24]_i_3__0_n_0 ,\section_out9[24]_i_4__0_n_0 ,\section_out9[24]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[24]_i_1__0_n_6 ),
        .Q(section_out9_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[24]_i_1__0_n_5 ),
        .Q(section_out9_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[24]_i_1__0_n_4 ),
        .Q(section_out9_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[28]_i_1__0_n_7 ),
        .Q(section_out9_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[28]_i_1__0 
       (.CI(\section_out9_reg[24]_i_1__0_n_0 ),
        .CO({\section_out9_reg[28]_i_1__0_n_0 ,\section_out9_reg[28]_i_1__0_n_1 ,\section_out9_reg[28]_i_1__0_n_2 ,\section_out9_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[31:28]),
        .O({\section_out9_reg[28]_i_1__0_n_4 ,\section_out9_reg[28]_i_1__0_n_5 ,\section_out9_reg[28]_i_1__0_n_6 ,\section_out9_reg[28]_i_1__0_n_7 }),
        .S({\section_out9[28]_i_2__0_n_0 ,\section_out9[28]_i_3__0_n_0 ,\section_out9[28]_i_4__0_n_0 ,\section_out9[28]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[28]_i_1__0_n_6 ),
        .Q(section_out9_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[0]_i_1__0_n_5 ),
        .Q(section_out9_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[28]_i_1__0_n_5 ),
        .Q(section_out9_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[28]_i_1__0_n_4 ),
        .Q(section_out9_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[32]_i_1__0_n_7 ),
        .Q(section_out9_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[32]_i_1__0 
       (.CI(\section_out9_reg[28]_i_1__0_n_0 ),
        .CO({\section_out9_reg[32]_i_1__0_n_0 ,\section_out9_reg[32]_i_1__0_n_1 ,\section_out9_reg[32]_i_1__0_n_2 ,\section_out9_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[35:32]),
        .O({\section_out9_reg[32]_i_1__0_n_4 ,\section_out9_reg[32]_i_1__0_n_5 ,\section_out9_reg[32]_i_1__0_n_6 ,\section_out9_reg[32]_i_1__0_n_7 }),
        .S({\section_out9[32]_i_2__0_n_0 ,\section_out9[32]_i_3__0_n_0 ,\section_out9[32]_i_4__0_n_0 ,\section_out9[32]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[32]_i_1__0_n_6 ),
        .Q(section_out9_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[32]_i_1__0_n_5 ),
        .Q(section_out9_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[32]_i_1__0_n_4 ),
        .Q(section_out9_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[36]_i_1__0_n_7 ),
        .Q(section_out9_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[36]_i_1__0 
       (.CI(\section_out9_reg[32]_i_1__0_n_0 ),
        .CO({\section_out9_reg[36]_i_1__0_n_0 ,\section_out9_reg[36]_i_1__0_n_1 ,\section_out9_reg[36]_i_1__0_n_2 ,\section_out9_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[39:36]),
        .O({\section_out9_reg[36]_i_1__0_n_4 ,\section_out9_reg[36]_i_1__0_n_5 ,\section_out9_reg[36]_i_1__0_n_6 ,\section_out9_reg[36]_i_1__0_n_7 }),
        .S({\section_out9[36]_i_2__0_n_0 ,\section_out9[36]_i_3__0_n_0 ,\section_out9[36]_i_4__0_n_0 ,\section_out9[36]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[36]_i_1__0_n_6 ),
        .Q(section_out9_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[36]_i_1__0_n_5 ),
        .Q(section_out9_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[36]_i_1__0_n_4 ),
        .Q(section_out9_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[0]_i_1__0_n_4 ),
        .Q(section_out9_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[40]_i_1__0_n_7 ),
        .Q(section_out9_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[40]_i_1__0 
       (.CI(\section_out9_reg[36]_i_1__0_n_0 ),
        .CO({\section_out9_reg[40]_i_1__0_n_0 ,\section_out9_reg[40]_i_1__0_n_1 ,\section_out9_reg[40]_i_1__0_n_2 ,\section_out9_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[43:40]),
        .O({\section_out9_reg[40]_i_1__0_n_4 ,\section_out9_reg[40]_i_1__0_n_5 ,\section_out9_reg[40]_i_1__0_n_6 ,\section_out9_reg[40]_i_1__0_n_7 }),
        .S({\section_out9[40]_i_2__0_n_0 ,\section_out9[40]_i_3__0_n_0 ,\section_out9[40]_i_4__0_n_0 ,\section_out9[40]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[40]_i_1__0_n_6 ),
        .Q(section_out9_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[40]_i_1__0_n_5 ),
        .Q(section_out9_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[40]_i_1__0_n_4 ),
        .Q(section_out9_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[44]_i_1__0_n_7 ),
        .Q(section_out9_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[44]_i_1__0 
       (.CI(\section_out9_reg[40]_i_1__0_n_0 ),
        .CO({\section_out9_reg[44]_i_1__0_n_0 ,\section_out9_reg[44]_i_1__0_n_1 ,\section_out9_reg[44]_i_1__0_n_2 ,\section_out9_reg[44]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[47:44]),
        .O({\section_out9_reg[44]_i_1__0_n_4 ,\section_out9_reg[44]_i_1__0_n_5 ,\section_out9_reg[44]_i_1__0_n_6 ,\section_out9_reg[44]_i_1__0_n_7 }),
        .S({\section_out9[44]_i_2__0_n_0 ,\section_out9[44]_i_3__0_n_0 ,\section_out9[44]_i_4__0_n_0 ,\section_out9[44]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[44]_i_1__0_n_6 ),
        .Q(section_out9_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[44]_i_1__0_n_5 ),
        .Q(section_out9_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[44]_i_1__0_n_4 ),
        .Q(section_out9_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[48]_i_1__0_n_7 ),
        .Q(section_out9_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[48]_i_1__0 
       (.CI(\section_out9_reg[44]_i_1__0_n_0 ),
        .CO({\section_out9_reg[48]_i_1__0_n_0 ,\section_out9_reg[48]_i_1__0_n_1 ,\section_out9_reg[48]_i_1__0_n_2 ,\section_out9_reg[48]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out8_reg[50],section_out8_reg[50:48]}),
        .O({\section_out9_reg[48]_i_1__0_n_4 ,\section_out9_reg[48]_i_1__0_n_5 ,\section_out9_reg[48]_i_1__0_n_6 ,\section_out9_reg[48]_i_1__0_n_7 }),
        .S({\section_out9[48]_i_2__0_n_0 ,\section_out9[48]_i_3__0_n_0 ,\section_out9[48]_i_4__0_n_0 ,\section_out9[48]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[48]_i_1__0_n_6 ),
        .Q(section_out9_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[4]_i_1__0_n_7 ),
        .Q(section_out9_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[4]_i_1__0 
       (.CI(\section_out9_reg[0]_i_1__0_n_0 ),
        .CO({\section_out9_reg[4]_i_1__0_n_0 ,\section_out9_reg[4]_i_1__0_n_1 ,\section_out9_reg[4]_i_1__0_n_2 ,\section_out9_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[7:4]),
        .O({\section_out9_reg[4]_i_1__0_n_4 ,\section_out9_reg[4]_i_1__0_n_5 ,\section_out9_reg[4]_i_1__0_n_6 ,\section_out9_reg[4]_i_1__0_n_7 }),
        .S({\section_out9[4]_i_2__0_n_0 ,\section_out9[4]_i_3__0_n_0 ,\section_out9[4]_i_4__0_n_0 ,\section_out9[4]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[48]_i_1__0_n_5 ),
        .Q(section_out9_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[51] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[48]_i_1__0_n_4 ),
        .Q(section_out9_reg[51]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[52] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[52]_i_1__0_n_7 ),
        .Q(section_out9_reg[52]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[52]_i_1__0 
       (.CI(\section_out9_reg[48]_i_1__0_n_0 ),
        .CO({\section_out9_reg[52]_i_1__0_n_0 ,\section_out9_reg[52]_i_1__0_n_1 ,\section_out9_reg[52]_i_1__0_n_2 ,\section_out9_reg[52]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out8_reg[50],section_out8_reg[50],section_out8_reg[50],section_out8_reg[50]}),
        .O({\section_out9_reg[52]_i_1__0_n_4 ,\section_out9_reg[52]_i_1__0_n_5 ,\section_out9_reg[52]_i_1__0_n_6 ,\section_out9_reg[52]_i_1__0_n_7 }),
        .S({\section_out9[52]_i_2__0_n_0 ,\section_out9[52]_i_3__0_n_0 ,\section_out9[52]_i_4__0_n_0 ,\section_out9[52]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[53] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[52]_i_1__0_n_6 ),
        .Q(section_out9_reg[53]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[54] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[52]_i_1__0_n_5 ),
        .Q(section_out9_reg[54]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[55] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[52]_i_1__0_n_4 ),
        .Q(section_out9_reg[55]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[56] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[56]_i_1__0_n_7 ),
        .Q(section_out9_reg[56]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[56]_i_1__0 
       (.CI(\section_out9_reg[52]_i_1__0_n_0 ),
        .CO({\section_out9_reg[56]_i_1__0_n_0 ,\section_out9_reg[56]_i_1__0_n_1 ,\section_out9_reg[56]_i_1__0_n_2 ,\section_out9_reg[56]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out8_reg[50],section_out8_reg[50],section_out8_reg[50],section_out8_reg[50]}),
        .O({\section_out9_reg[56]_i_1__0_n_4 ,\section_out9_reg[56]_i_1__0_n_5 ,\section_out9_reg[56]_i_1__0_n_6 ,\section_out9_reg[56]_i_1__0_n_7 }),
        .S({\section_out9[56]_i_2__0_n_0 ,\section_out9[56]_i_3__0_n_0 ,\section_out9[56]_i_4__0_n_0 ,\section_out9[56]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[57] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[56]_i_1__0_n_6 ),
        .Q(section_out9_reg[57]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[58] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[56]_i_1__0_n_5 ),
        .Q(section_out9_reg[58]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[59] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[56]_i_1__0_n_4 ),
        .Q(section_out9_reg[59]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[4]_i_1__0_n_6 ),
        .Q(section_out9_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[60] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[60]_i_1__0_n_7 ),
        .Q(section_out9_reg[60]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[60]_i_1__0 
       (.CI(\section_out9_reg[56]_i_1__0_n_0 ),
        .CO({\section_out9_reg[60]_i_1__0_n_0 ,\section_out9_reg[60]_i_1__0_n_1 ,\section_out9_reg[60]_i_1__0_n_2 ,\section_out9_reg[60]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out8_reg[50],section_out8_reg[50],section_out8_reg[50],section_out8_reg[50]}),
        .O({\section_out9_reg[60]_i_1__0_n_4 ,\section_out9_reg[60]_i_1__0_n_5 ,\section_out9_reg[60]_i_1__0_n_6 ,\section_out9_reg[60]_i_1__0_n_7 }),
        .S({\section_out9[60]_i_2__0_n_0 ,\section_out9[60]_i_3__0_n_0 ,\section_out9[60]_i_4__0_n_0 ,\section_out9[60]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[61] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[60]_i_1__0_n_6 ),
        .Q(section_out9_reg[61]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[62] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[60]_i_1__0_n_5 ),
        .Q(section_out9_reg[62]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[63] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[60]_i_1__0_n_4 ),
        .Q(section_out9_reg[63]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[64] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[64]_i_1__0_n_7 ),
        .Q(section_out9_reg[64]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[64]_i_1__0 
       (.CI(\section_out9_reg[60]_i_1__0_n_0 ),
        .CO({\NLW_section_out9_reg[64]_i_1__0_CO_UNCONNECTED [3:1],\section_out9_reg[64]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,section_out8_reg[50]}),
        .O({\NLW_section_out9_reg[64]_i_1__0_O_UNCONNECTED [3:2],\section_out9_reg[64]_i_1__0_n_6 ,\section_out9_reg[64]_i_1__0_n_7 }),
        .S({1'b0,1'b0,\section_out9[64]_i_2__0_n_0 ,\section_out9[64]_i_3__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[65] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[64]_i_1__0_n_6 ),
        .Q(section_out9_reg[65]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[4]_i_1__0_n_5 ),
        .Q(section_out9_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[4]_i_1__0_n_4 ),
        .Q(section_out9_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[8]_i_1__0_n_7 ),
        .Q(section_out9_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[8]_i_1__0 
       (.CI(\section_out9_reg[4]_i_1__0_n_0 ),
        .CO({\section_out9_reg[8]_i_1__0_n_0 ,\section_out9_reg[8]_i_1__0_n_1 ,\section_out9_reg[8]_i_1__0_n_2 ,\section_out9_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[11:8]),
        .O({\section_out9_reg[8]_i_1__0_n_4 ,\section_out9_reg[8]_i_1__0_n_5 ,\section_out9_reg[8]_i_1__0_n_6 ,\section_out9_reg[8]_i_1__0_n_7 }),
        .S({\section_out9[8]_i_2__0_n_0 ,\section_out9[8]_i_3__0_n_0 ,\section_out9[8]_i_4__0_n_0 ,\section_out9[8]_i_5__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[8]_i_1__0_n_6 ),
        .Q(section_out9_reg[9]));
  CARRY4 sub_temp_1_carry
       (.CI(1'b0),
        .CO({sub_temp_1_carry_n_0,sub_temp_1_carry_n_1,sub_temp_1_carry_n_2,sub_temp_1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline1[3:0]),
        .O(sub_temp_1[3:0]),
        .S({sub_temp_1_carry_i_1__0_n_0,sub_temp_1_carry_i_2__0_n_0,sub_temp_1_carry_i_3__0_n_0,sub_temp_1_carry_i_4__0_n_0}));
  CARRY4 sub_temp_1_carry__0
       (.CI(sub_temp_1_carry_n_0),
        .CO({sub_temp_1_carry__0_n_0,sub_temp_1_carry__0_n_1,sub_temp_1_carry__0_n_2,sub_temp_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[7:4]),
        .O(sub_temp_1[7:4]),
        .S({sub_temp_1_carry__0_i_1__0_n_0,sub_temp_1_carry__0_i_2__0_n_0,sub_temp_1_carry__0_i_3__0_n_0,sub_temp_1_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_1__0
       (.I0(cic_pipeline1[7]),
        .I1(diff2[7]),
        .O(sub_temp_1_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_2__0
       (.I0(cic_pipeline1[6]),
        .I1(diff2[6]),
        .O(sub_temp_1_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_3__0
       (.I0(cic_pipeline1[5]),
        .I1(diff2[5]),
        .O(sub_temp_1_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_4__0
       (.I0(cic_pipeline1[4]),
        .I1(diff2[4]),
        .O(sub_temp_1_carry__0_i_4__0_n_0));
  CARRY4 sub_temp_1_carry__1
       (.CI(sub_temp_1_carry__0_n_0),
        .CO({sub_temp_1_carry__1_n_0,sub_temp_1_carry__1_n_1,sub_temp_1_carry__1_n_2,sub_temp_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[11:8]),
        .O(sub_temp_1[11:8]),
        .S({sub_temp_1_carry__1_i_1__0_n_0,sub_temp_1_carry__1_i_2__0_n_0,sub_temp_1_carry__1_i_3__0_n_0,sub_temp_1_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_1__0
       (.I0(cic_pipeline1[11]),
        .I1(diff2[11]),
        .O(sub_temp_1_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_2__0
       (.I0(cic_pipeline1[10]),
        .I1(diff2[10]),
        .O(sub_temp_1_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_3__0
       (.I0(cic_pipeline1[9]),
        .I1(diff2[9]),
        .O(sub_temp_1_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_4__0
       (.I0(cic_pipeline1[8]),
        .I1(diff2[8]),
        .O(sub_temp_1_carry__1_i_4__0_n_0));
  CARRY4 sub_temp_1_carry__2
       (.CI(sub_temp_1_carry__1_n_0),
        .CO({sub_temp_1_carry__2_n_0,sub_temp_1_carry__2_n_1,sub_temp_1_carry__2_n_2,sub_temp_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[15:12]),
        .O(sub_temp_1[15:12]),
        .S({sub_temp_1_carry__2_i_1__0_n_0,sub_temp_1_carry__2_i_2__0_n_0,sub_temp_1_carry__2_i_3__0_n_0,sub_temp_1_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_1__0
       (.I0(cic_pipeline1[15]),
        .I1(diff2[15]),
        .O(sub_temp_1_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_2__0
       (.I0(cic_pipeline1[14]),
        .I1(diff2[14]),
        .O(sub_temp_1_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_3__0
       (.I0(cic_pipeline1[13]),
        .I1(diff2[13]),
        .O(sub_temp_1_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_4__0
       (.I0(cic_pipeline1[12]),
        .I1(diff2[12]),
        .O(sub_temp_1_carry__2_i_4__0_n_0));
  CARRY4 sub_temp_1_carry__3
       (.CI(sub_temp_1_carry__2_n_0),
        .CO({sub_temp_1_carry__3_n_0,sub_temp_1_carry__3_n_1,sub_temp_1_carry__3_n_2,sub_temp_1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[19:16]),
        .O(sub_temp_1[19:16]),
        .S({sub_temp_1_carry__3_i_1__0_n_0,sub_temp_1_carry__3_i_2__0_n_0,sub_temp_1_carry__3_i_3__0_n_0,sub_temp_1_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_1__0
       (.I0(cic_pipeline1[19]),
        .I1(diff2[19]),
        .O(sub_temp_1_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_2__0
       (.I0(cic_pipeline1[18]),
        .I1(diff2[18]),
        .O(sub_temp_1_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_3__0
       (.I0(cic_pipeline1[17]),
        .I1(diff2[17]),
        .O(sub_temp_1_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_4__0
       (.I0(cic_pipeline1[16]),
        .I1(diff2[16]),
        .O(sub_temp_1_carry__3_i_4__0_n_0));
  CARRY4 sub_temp_1_carry__4
       (.CI(sub_temp_1_carry__3_n_0),
        .CO({sub_temp_1_carry__4_n_0,sub_temp_1_carry__4_n_1,sub_temp_1_carry__4_n_2,sub_temp_1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[23:20]),
        .O(sub_temp_1[23:20]),
        .S({sub_temp_1_carry__4_i_1__0_n_0,sub_temp_1_carry__4_i_2__0_n_0,sub_temp_1_carry__4_i_3__0_n_0,sub_temp_1_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_1__0
       (.I0(cic_pipeline1[23]),
        .I1(diff2[23]),
        .O(sub_temp_1_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_2__0
       (.I0(cic_pipeline1[22]),
        .I1(diff2[22]),
        .O(sub_temp_1_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_3__0
       (.I0(cic_pipeline1[21]),
        .I1(diff2[21]),
        .O(sub_temp_1_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_4__0
       (.I0(cic_pipeline1[20]),
        .I1(diff2[20]),
        .O(sub_temp_1_carry__4_i_4__0_n_0));
  CARRY4 sub_temp_1_carry__5
       (.CI(sub_temp_1_carry__4_n_0),
        .CO({sub_temp_1_carry__5_n_0,sub_temp_1_carry__5_n_1,sub_temp_1_carry__5_n_2,sub_temp_1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[27:24]),
        .O(sub_temp_1[27:24]),
        .S({sub_temp_1_carry__5_i_1__0_n_0,sub_temp_1_carry__5_i_2__0_n_0,sub_temp_1_carry__5_i_3__0_n_0,sub_temp_1_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_1__0
       (.I0(cic_pipeline1[27]),
        .I1(diff2[27]),
        .O(sub_temp_1_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_2__0
       (.I0(cic_pipeline1[26]),
        .I1(diff2[26]),
        .O(sub_temp_1_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_3__0
       (.I0(cic_pipeline1[25]),
        .I1(diff2[25]),
        .O(sub_temp_1_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_4__0
       (.I0(cic_pipeline1[24]),
        .I1(diff2[24]),
        .O(sub_temp_1_carry__5_i_4__0_n_0));
  CARRY4 sub_temp_1_carry__6
       (.CI(sub_temp_1_carry__5_n_0),
        .CO({sub_temp_1_carry__6_n_0,sub_temp_1_carry__6_n_1,sub_temp_1_carry__6_n_2,sub_temp_1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({diff2[31],cic_pipeline1[30:28]}),
        .O(sub_temp_1[31:28]),
        .S({sub_temp_1_carry__6_i_1__0_n_0,sub_temp_1_carry__6_i_2__0_n_0,sub_temp_1_carry__6_i_3__0_n_0,sub_temp_1_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__6_i_1__0
       (.I0(diff2[31]),
        .I1(cic_pipeline1[31]),
        .O(sub_temp_1_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__6_i_2__0
       (.I0(cic_pipeline1[30]),
        .I1(diff2[30]),
        .O(sub_temp_1_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__6_i_3__0
       (.I0(cic_pipeline1[29]),
        .I1(diff2[29]),
        .O(sub_temp_1_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__6_i_4__0
       (.I0(cic_pipeline1[28]),
        .I1(diff2[28]),
        .O(sub_temp_1_carry__6_i_4__0_n_0));
  CARRY4 sub_temp_1_carry__7
       (.CI(sub_temp_1_carry__6_n_0),
        .CO(NLW_sub_temp_1_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_temp_1_carry__7_O_UNCONNECTED[3:1],sub_temp_1[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_1__0
       (.I0(cic_pipeline1[3]),
        .I1(diff2[3]),
        .O(sub_temp_1_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_2__0
       (.I0(cic_pipeline1[2]),
        .I1(diff2[2]),
        .O(sub_temp_1_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_3__0
       (.I0(cic_pipeline1[1]),
        .I1(diff2[1]),
        .O(sub_temp_1_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_4__0
       (.I0(cic_pipeline1[0]),
        .I1(diff2[0]),
        .O(sub_temp_1_carry_i_4__0_n_0));
  CARRY4 sub_temp_2_carry
       (.CI(1'b0),
        .CO({sub_temp_2_carry_n_0,sub_temp_2_carry_n_1,sub_temp_2_carry_n_2,sub_temp_2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline2[3:0]),
        .O(sub_temp_2[3:0]),
        .S({sub_temp_2_carry_i_1__0_n_0,sub_temp_2_carry_i_2__0_n_0,sub_temp_2_carry_i_3__0_n_0,sub_temp_2_carry_i_4__0_n_0}));
  CARRY4 sub_temp_2_carry__0
       (.CI(sub_temp_2_carry_n_0),
        .CO({sub_temp_2_carry__0_n_0,sub_temp_2_carry__0_n_1,sub_temp_2_carry__0_n_2,sub_temp_2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[7:4]),
        .O(sub_temp_2[7:4]),
        .S({sub_temp_2_carry__0_i_1__0_n_0,sub_temp_2_carry__0_i_2__0_n_0,sub_temp_2_carry__0_i_3__0_n_0,sub_temp_2_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__0_i_1__0
       (.I0(cic_pipeline2[7]),
        .I1(diff3[7]),
        .O(sub_temp_2_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__0_i_2__0
       (.I0(cic_pipeline2[6]),
        .I1(diff3[6]),
        .O(sub_temp_2_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__0_i_3__0
       (.I0(cic_pipeline2[5]),
        .I1(diff3[5]),
        .O(sub_temp_2_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__0_i_4__0
       (.I0(cic_pipeline2[4]),
        .I1(diff3[4]),
        .O(sub_temp_2_carry__0_i_4__0_n_0));
  CARRY4 sub_temp_2_carry__1
       (.CI(sub_temp_2_carry__0_n_0),
        .CO({sub_temp_2_carry__1_n_0,sub_temp_2_carry__1_n_1,sub_temp_2_carry__1_n_2,sub_temp_2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[11:8]),
        .O(sub_temp_2[11:8]),
        .S({sub_temp_2_carry__1_i_1__0_n_0,sub_temp_2_carry__1_i_2__0_n_0,sub_temp_2_carry__1_i_3__0_n_0,sub_temp_2_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__1_i_1__0
       (.I0(cic_pipeline2[11]),
        .I1(diff3[11]),
        .O(sub_temp_2_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__1_i_2__0
       (.I0(cic_pipeline2[10]),
        .I1(diff3[10]),
        .O(sub_temp_2_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__1_i_3__0
       (.I0(cic_pipeline2[9]),
        .I1(diff3[9]),
        .O(sub_temp_2_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__1_i_4__0
       (.I0(cic_pipeline2[8]),
        .I1(diff3[8]),
        .O(sub_temp_2_carry__1_i_4__0_n_0));
  CARRY4 sub_temp_2_carry__2
       (.CI(sub_temp_2_carry__1_n_0),
        .CO({sub_temp_2_carry__2_n_0,sub_temp_2_carry__2_n_1,sub_temp_2_carry__2_n_2,sub_temp_2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[15:12]),
        .O(sub_temp_2[15:12]),
        .S({sub_temp_2_carry__2_i_1__0_n_0,sub_temp_2_carry__2_i_2__0_n_0,sub_temp_2_carry__2_i_3__0_n_0,sub_temp_2_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__2_i_1__0
       (.I0(cic_pipeline2[15]),
        .I1(diff3[15]),
        .O(sub_temp_2_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__2_i_2__0
       (.I0(cic_pipeline2[14]),
        .I1(diff3[14]),
        .O(sub_temp_2_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__2_i_3__0
       (.I0(cic_pipeline2[13]),
        .I1(diff3[13]),
        .O(sub_temp_2_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__2_i_4__0
       (.I0(cic_pipeline2[12]),
        .I1(diff3[12]),
        .O(sub_temp_2_carry__2_i_4__0_n_0));
  CARRY4 sub_temp_2_carry__3
       (.CI(sub_temp_2_carry__2_n_0),
        .CO({sub_temp_2_carry__3_n_0,sub_temp_2_carry__3_n_1,sub_temp_2_carry__3_n_2,sub_temp_2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[19:16]),
        .O(sub_temp_2[19:16]),
        .S({sub_temp_2_carry__3_i_1__0_n_0,sub_temp_2_carry__3_i_2__0_n_0,sub_temp_2_carry__3_i_3__0_n_0,sub_temp_2_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__3_i_1__0
       (.I0(cic_pipeline2[19]),
        .I1(diff3[19]),
        .O(sub_temp_2_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__3_i_2__0
       (.I0(cic_pipeline2[18]),
        .I1(diff3[18]),
        .O(sub_temp_2_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__3_i_3__0
       (.I0(cic_pipeline2[17]),
        .I1(diff3[17]),
        .O(sub_temp_2_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__3_i_4__0
       (.I0(cic_pipeline2[16]),
        .I1(diff3[16]),
        .O(sub_temp_2_carry__3_i_4__0_n_0));
  CARRY4 sub_temp_2_carry__4
       (.CI(sub_temp_2_carry__3_n_0),
        .CO({sub_temp_2_carry__4_n_0,sub_temp_2_carry__4_n_1,sub_temp_2_carry__4_n_2,sub_temp_2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[23:20]),
        .O(sub_temp_2[23:20]),
        .S({sub_temp_2_carry__4_i_1__0_n_0,sub_temp_2_carry__4_i_2__0_n_0,sub_temp_2_carry__4_i_3__0_n_0,sub_temp_2_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__4_i_1__0
       (.I0(cic_pipeline2[23]),
        .I1(diff3[23]),
        .O(sub_temp_2_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__4_i_2__0
       (.I0(cic_pipeline2[22]),
        .I1(diff3[22]),
        .O(sub_temp_2_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__4_i_3__0
       (.I0(cic_pipeline2[21]),
        .I1(diff3[21]),
        .O(sub_temp_2_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__4_i_4__0
       (.I0(cic_pipeline2[20]),
        .I1(diff3[20]),
        .O(sub_temp_2_carry__4_i_4__0_n_0));
  CARRY4 sub_temp_2_carry__5
       (.CI(sub_temp_2_carry__4_n_0),
        .CO({sub_temp_2_carry__5_n_0,sub_temp_2_carry__5_n_1,sub_temp_2_carry__5_n_2,sub_temp_2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[27:24]),
        .O(sub_temp_2[27:24]),
        .S({sub_temp_2_carry__5_i_1__0_n_0,sub_temp_2_carry__5_i_2__0_n_0,sub_temp_2_carry__5_i_3__0_n_0,sub_temp_2_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__5_i_1__0
       (.I0(cic_pipeline2[27]),
        .I1(diff3[27]),
        .O(sub_temp_2_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__5_i_2__0
       (.I0(cic_pipeline2[26]),
        .I1(diff3[26]),
        .O(sub_temp_2_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__5_i_3__0
       (.I0(cic_pipeline2[25]),
        .I1(diff3[25]),
        .O(sub_temp_2_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__5_i_4__0
       (.I0(cic_pipeline2[24]),
        .I1(diff3[24]),
        .O(sub_temp_2_carry__5_i_4__0_n_0));
  CARRY4 sub_temp_2_carry__6
       (.CI(sub_temp_2_carry__5_n_0),
        .CO({sub_temp_2_carry__6_n_0,sub_temp_2_carry__6_n_1,sub_temp_2_carry__6_n_2,sub_temp_2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[31:28]),
        .O(sub_temp_2[31:28]),
        .S({sub_temp_2_carry__6_i_1__0_n_0,sub_temp_2_carry__6_i_2__0_n_0,sub_temp_2_carry__6_i_3__0_n_0,sub_temp_2_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__6_i_1__0
       (.I0(cic_pipeline2[31]),
        .I1(diff3[31]),
        .O(sub_temp_2_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__6_i_2__0
       (.I0(cic_pipeline2[30]),
        .I1(diff3[30]),
        .O(sub_temp_2_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__6_i_3__0
       (.I0(cic_pipeline2[29]),
        .I1(diff3[29]),
        .O(sub_temp_2_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__6_i_4__0
       (.I0(cic_pipeline2[28]),
        .I1(diff3[28]),
        .O(sub_temp_2_carry__6_i_4__0_n_0));
  CARRY4 sub_temp_2_carry__7
       (.CI(sub_temp_2_carry__6_n_0),
        .CO({NLW_sub_temp_2_carry__7_CO_UNCONNECTED[3:1],sub_temp_2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,diff3[32]}),
        .O({NLW_sub_temp_2_carry__7_O_UNCONNECTED[3:2],sub_temp_2[33:32]}),
        .S({1'b0,1'b0,1'b1,sub_temp_2_carry__7_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__7_i_1__0
       (.I0(diff3[32]),
        .I1(cic_pipeline2[32]),
        .O(sub_temp_2_carry__7_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry_i_1__0
       (.I0(cic_pipeline2[3]),
        .I1(diff3[3]),
        .O(sub_temp_2_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry_i_2__0
       (.I0(cic_pipeline2[2]),
        .I1(diff3[2]),
        .O(sub_temp_2_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry_i_3__0
       (.I0(cic_pipeline2[1]),
        .I1(diff3[1]),
        .O(sub_temp_2_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry_i_4__0
       (.I0(cic_pipeline2[0]),
        .I1(diff3[0]),
        .O(sub_temp_2_carry_i_4__0_n_0));
  CARRY4 sub_temp_3_carry
       (.CI(1'b0),
        .CO({sub_temp_3_carry_n_0,sub_temp_3_carry_n_1,sub_temp_3_carry_n_2,sub_temp_3_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline3[3:0]),
        .O(sub_temp_3[3:0]),
        .S({sub_temp_3_carry_i_1__0_n_0,sub_temp_3_carry_i_2__0_n_0,sub_temp_3_carry_i_3__0_n_0,sub_temp_3_carry_i_4__0_n_0}));
  CARRY4 sub_temp_3_carry__0
       (.CI(sub_temp_3_carry_n_0),
        .CO({sub_temp_3_carry__0_n_0,sub_temp_3_carry__0_n_1,sub_temp_3_carry__0_n_2,sub_temp_3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[7:4]),
        .O(sub_temp_3[7:4]),
        .S({sub_temp_3_carry__0_i_1__0_n_0,sub_temp_3_carry__0_i_2__0_n_0,sub_temp_3_carry__0_i_3__0_n_0,sub_temp_3_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__0_i_1__0
       (.I0(cic_pipeline3[7]),
        .I1(diff4[7]),
        .O(sub_temp_3_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__0_i_2__0
       (.I0(cic_pipeline3[6]),
        .I1(diff4[6]),
        .O(sub_temp_3_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__0_i_3__0
       (.I0(cic_pipeline3[5]),
        .I1(diff4[5]),
        .O(sub_temp_3_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__0_i_4__0
       (.I0(cic_pipeline3[4]),
        .I1(diff4[4]),
        .O(sub_temp_3_carry__0_i_4__0_n_0));
  CARRY4 sub_temp_3_carry__1
       (.CI(sub_temp_3_carry__0_n_0),
        .CO({sub_temp_3_carry__1_n_0,sub_temp_3_carry__1_n_1,sub_temp_3_carry__1_n_2,sub_temp_3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[11:8]),
        .O(sub_temp_3[11:8]),
        .S({sub_temp_3_carry__1_i_1__0_n_0,sub_temp_3_carry__1_i_2__0_n_0,sub_temp_3_carry__1_i_3__0_n_0,sub_temp_3_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__1_i_1__0
       (.I0(cic_pipeline3[11]),
        .I1(diff4[11]),
        .O(sub_temp_3_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__1_i_2__0
       (.I0(cic_pipeline3[10]),
        .I1(diff4[10]),
        .O(sub_temp_3_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__1_i_3__0
       (.I0(cic_pipeline3[9]),
        .I1(diff4[9]),
        .O(sub_temp_3_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__1_i_4__0
       (.I0(cic_pipeline3[8]),
        .I1(diff4[8]),
        .O(sub_temp_3_carry__1_i_4__0_n_0));
  CARRY4 sub_temp_3_carry__2
       (.CI(sub_temp_3_carry__1_n_0),
        .CO({sub_temp_3_carry__2_n_0,sub_temp_3_carry__2_n_1,sub_temp_3_carry__2_n_2,sub_temp_3_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[15:12]),
        .O(sub_temp_3[15:12]),
        .S({sub_temp_3_carry__2_i_1__0_n_0,sub_temp_3_carry__2_i_2__0_n_0,sub_temp_3_carry__2_i_3__0_n_0,sub_temp_3_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__2_i_1__0
       (.I0(cic_pipeline3[15]),
        .I1(diff4[15]),
        .O(sub_temp_3_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__2_i_2__0
       (.I0(cic_pipeline3[14]),
        .I1(diff4[14]),
        .O(sub_temp_3_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__2_i_3__0
       (.I0(cic_pipeline3[13]),
        .I1(diff4[13]),
        .O(sub_temp_3_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__2_i_4__0
       (.I0(cic_pipeline3[12]),
        .I1(diff4[12]),
        .O(sub_temp_3_carry__2_i_4__0_n_0));
  CARRY4 sub_temp_3_carry__3
       (.CI(sub_temp_3_carry__2_n_0),
        .CO({sub_temp_3_carry__3_n_0,sub_temp_3_carry__3_n_1,sub_temp_3_carry__3_n_2,sub_temp_3_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[19:16]),
        .O(sub_temp_3[19:16]),
        .S({sub_temp_3_carry__3_i_1__0_n_0,sub_temp_3_carry__3_i_2__0_n_0,sub_temp_3_carry__3_i_3__0_n_0,sub_temp_3_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__3_i_1__0
       (.I0(cic_pipeline3[19]),
        .I1(diff4[19]),
        .O(sub_temp_3_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__3_i_2__0
       (.I0(cic_pipeline3[18]),
        .I1(diff4[18]),
        .O(sub_temp_3_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__3_i_3__0
       (.I0(cic_pipeline3[17]),
        .I1(diff4[17]),
        .O(sub_temp_3_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__3_i_4__0
       (.I0(cic_pipeline3[16]),
        .I1(diff4[16]),
        .O(sub_temp_3_carry__3_i_4__0_n_0));
  CARRY4 sub_temp_3_carry__4
       (.CI(sub_temp_3_carry__3_n_0),
        .CO({sub_temp_3_carry__4_n_0,sub_temp_3_carry__4_n_1,sub_temp_3_carry__4_n_2,sub_temp_3_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[23:20]),
        .O(sub_temp_3[23:20]),
        .S({sub_temp_3_carry__4_i_1__0_n_0,sub_temp_3_carry__4_i_2__0_n_0,sub_temp_3_carry__4_i_3__0_n_0,sub_temp_3_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__4_i_1__0
       (.I0(cic_pipeline3[23]),
        .I1(diff4[23]),
        .O(sub_temp_3_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__4_i_2__0
       (.I0(cic_pipeline3[22]),
        .I1(diff4[22]),
        .O(sub_temp_3_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__4_i_3__0
       (.I0(cic_pipeline3[21]),
        .I1(diff4[21]),
        .O(sub_temp_3_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__4_i_4__0
       (.I0(cic_pipeline3[20]),
        .I1(diff4[20]),
        .O(sub_temp_3_carry__4_i_4__0_n_0));
  CARRY4 sub_temp_3_carry__5
       (.CI(sub_temp_3_carry__4_n_0),
        .CO({sub_temp_3_carry__5_n_0,sub_temp_3_carry__5_n_1,sub_temp_3_carry__5_n_2,sub_temp_3_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[27:24]),
        .O(sub_temp_3[27:24]),
        .S({sub_temp_3_carry__5_i_1__0_n_0,sub_temp_3_carry__5_i_2__0_n_0,sub_temp_3_carry__5_i_3__0_n_0,sub_temp_3_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__5_i_1__0
       (.I0(cic_pipeline3[27]),
        .I1(diff4[27]),
        .O(sub_temp_3_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__5_i_2__0
       (.I0(cic_pipeline3[26]),
        .I1(diff4[26]),
        .O(sub_temp_3_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__5_i_3__0
       (.I0(cic_pipeline3[25]),
        .I1(diff4[25]),
        .O(sub_temp_3_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__5_i_4__0
       (.I0(cic_pipeline3[24]),
        .I1(diff4[24]),
        .O(sub_temp_3_carry__5_i_4__0_n_0));
  CARRY4 sub_temp_3_carry__6
       (.CI(sub_temp_3_carry__5_n_0),
        .CO({sub_temp_3_carry__6_n_0,sub_temp_3_carry__6_n_1,sub_temp_3_carry__6_n_2,sub_temp_3_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[31:28]),
        .O(sub_temp_3[31:28]),
        .S({sub_temp_3_carry__6_i_1__0_n_0,sub_temp_3_carry__6_i_2__0_n_0,sub_temp_3_carry__6_i_3__0_n_0,sub_temp_3_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__6_i_1__0
       (.I0(cic_pipeline3[31]),
        .I1(diff4[31]),
        .O(sub_temp_3_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__6_i_2__0
       (.I0(cic_pipeline3[30]),
        .I1(diff4[30]),
        .O(sub_temp_3_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__6_i_3__0
       (.I0(cic_pipeline3[29]),
        .I1(diff4[29]),
        .O(sub_temp_3_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__6_i_4__0
       (.I0(cic_pipeline3[28]),
        .I1(diff4[28]),
        .O(sub_temp_3_carry__6_i_4__0_n_0));
  CARRY4 sub_temp_3_carry__7
       (.CI(sub_temp_3_carry__6_n_0),
        .CO({NLW_sub_temp_3_carry__7_CO_UNCONNECTED[3:2],sub_temp_3_carry__7_n_2,sub_temp_3_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,diff4[33],cic_pipeline3[32]}),
        .O({NLW_sub_temp_3_carry__7_O_UNCONNECTED[3],sub_temp_3[34:32]}),
        .S({1'b0,1'b1,sub_temp_3_carry__7_i_1__0_n_0,sub_temp_3_carry__7_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__7_i_1__0
       (.I0(diff4[33]),
        .I1(cic_pipeline3[33]),
        .O(sub_temp_3_carry__7_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__7_i_2__0
       (.I0(cic_pipeline3[32]),
        .I1(diff4[32]),
        .O(sub_temp_3_carry__7_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry_i_1__0
       (.I0(cic_pipeline3[3]),
        .I1(diff4[3]),
        .O(sub_temp_3_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry_i_2__0
       (.I0(cic_pipeline3[2]),
        .I1(diff4[2]),
        .O(sub_temp_3_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry_i_3__0
       (.I0(cic_pipeline3[1]),
        .I1(diff4[1]),
        .O(sub_temp_3_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry_i_4__0
       (.I0(cic_pipeline3[0]),
        .I1(diff4[0]),
        .O(sub_temp_3_carry_i_4__0_n_0));
  CARRY4 sub_temp_4_carry
       (.CI(1'b0),
        .CO({sub_temp_4_carry_n_0,sub_temp_4_carry_n_1,sub_temp_4_carry_n_2,sub_temp_4_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline4[3:0]),
        .O(sub_temp_4[3:0]),
        .S({sub_temp_4_carry_i_1__0_n_0,sub_temp_4_carry_i_2__0_n_0,sub_temp_4_carry_i_3__0_n_0,sub_temp_4_carry_i_4__0_n_0}));
  CARRY4 sub_temp_4_carry__0
       (.CI(sub_temp_4_carry_n_0),
        .CO({sub_temp_4_carry__0_n_0,sub_temp_4_carry__0_n_1,sub_temp_4_carry__0_n_2,sub_temp_4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[7:4]),
        .O(sub_temp_4[7:4]),
        .S({sub_temp_4_carry__0_i_1__0_n_0,sub_temp_4_carry__0_i_2__0_n_0,sub_temp_4_carry__0_i_3__0_n_0,sub_temp_4_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__0_i_1__0
       (.I0(cic_pipeline4[7]),
        .I1(diff5[7]),
        .O(sub_temp_4_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__0_i_2__0
       (.I0(cic_pipeline4[6]),
        .I1(diff5[6]),
        .O(sub_temp_4_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__0_i_3__0
       (.I0(cic_pipeline4[5]),
        .I1(diff5[5]),
        .O(sub_temp_4_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__0_i_4__0
       (.I0(cic_pipeline4[4]),
        .I1(diff5[4]),
        .O(sub_temp_4_carry__0_i_4__0_n_0));
  CARRY4 sub_temp_4_carry__1
       (.CI(sub_temp_4_carry__0_n_0),
        .CO({sub_temp_4_carry__1_n_0,sub_temp_4_carry__1_n_1,sub_temp_4_carry__1_n_2,sub_temp_4_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[11:8]),
        .O(sub_temp_4[11:8]),
        .S({sub_temp_4_carry__1_i_1__0_n_0,sub_temp_4_carry__1_i_2__0_n_0,sub_temp_4_carry__1_i_3__0_n_0,sub_temp_4_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__1_i_1__0
       (.I0(cic_pipeline4[11]),
        .I1(diff5[11]),
        .O(sub_temp_4_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__1_i_2__0
       (.I0(cic_pipeline4[10]),
        .I1(diff5[10]),
        .O(sub_temp_4_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__1_i_3__0
       (.I0(cic_pipeline4[9]),
        .I1(diff5[9]),
        .O(sub_temp_4_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__1_i_4__0
       (.I0(cic_pipeline4[8]),
        .I1(diff5[8]),
        .O(sub_temp_4_carry__1_i_4__0_n_0));
  CARRY4 sub_temp_4_carry__2
       (.CI(sub_temp_4_carry__1_n_0),
        .CO({sub_temp_4_carry__2_n_0,sub_temp_4_carry__2_n_1,sub_temp_4_carry__2_n_2,sub_temp_4_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[15:12]),
        .O(sub_temp_4[15:12]),
        .S({sub_temp_4_carry__2_i_1__0_n_0,sub_temp_4_carry__2_i_2__0_n_0,sub_temp_4_carry__2_i_3__0_n_0,sub_temp_4_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__2_i_1__0
       (.I0(cic_pipeline4[15]),
        .I1(diff5[15]),
        .O(sub_temp_4_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__2_i_2__0
       (.I0(cic_pipeline4[14]),
        .I1(diff5[14]),
        .O(sub_temp_4_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__2_i_3__0
       (.I0(cic_pipeline4[13]),
        .I1(diff5[13]),
        .O(sub_temp_4_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__2_i_4__0
       (.I0(cic_pipeline4[12]),
        .I1(diff5[12]),
        .O(sub_temp_4_carry__2_i_4__0_n_0));
  CARRY4 sub_temp_4_carry__3
       (.CI(sub_temp_4_carry__2_n_0),
        .CO({sub_temp_4_carry__3_n_0,sub_temp_4_carry__3_n_1,sub_temp_4_carry__3_n_2,sub_temp_4_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[19:16]),
        .O(sub_temp_4[19:16]),
        .S({sub_temp_4_carry__3_i_1__0_n_0,sub_temp_4_carry__3_i_2__0_n_0,sub_temp_4_carry__3_i_3__0_n_0,sub_temp_4_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__3_i_1__0
       (.I0(cic_pipeline4[19]),
        .I1(diff5[19]),
        .O(sub_temp_4_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__3_i_2__0
       (.I0(cic_pipeline4[18]),
        .I1(diff5[18]),
        .O(sub_temp_4_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__3_i_3__0
       (.I0(cic_pipeline4[17]),
        .I1(diff5[17]),
        .O(sub_temp_4_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__3_i_4__0
       (.I0(cic_pipeline4[16]),
        .I1(diff5[16]),
        .O(sub_temp_4_carry__3_i_4__0_n_0));
  CARRY4 sub_temp_4_carry__4
       (.CI(sub_temp_4_carry__3_n_0),
        .CO({sub_temp_4_carry__4_n_0,sub_temp_4_carry__4_n_1,sub_temp_4_carry__4_n_2,sub_temp_4_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[23:20]),
        .O(sub_temp_4[23:20]),
        .S({sub_temp_4_carry__4_i_1__0_n_0,sub_temp_4_carry__4_i_2__0_n_0,sub_temp_4_carry__4_i_3__0_n_0,sub_temp_4_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__4_i_1__0
       (.I0(cic_pipeline4[23]),
        .I1(diff5[23]),
        .O(sub_temp_4_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__4_i_2__0
       (.I0(cic_pipeline4[22]),
        .I1(diff5[22]),
        .O(sub_temp_4_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__4_i_3__0
       (.I0(cic_pipeline4[21]),
        .I1(diff5[21]),
        .O(sub_temp_4_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__4_i_4__0
       (.I0(cic_pipeline4[20]),
        .I1(diff5[20]),
        .O(sub_temp_4_carry__4_i_4__0_n_0));
  CARRY4 sub_temp_4_carry__5
       (.CI(sub_temp_4_carry__4_n_0),
        .CO({sub_temp_4_carry__5_n_0,sub_temp_4_carry__5_n_1,sub_temp_4_carry__5_n_2,sub_temp_4_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[27:24]),
        .O(sub_temp_4[27:24]),
        .S({sub_temp_4_carry__5_i_1__0_n_0,sub_temp_4_carry__5_i_2__0_n_0,sub_temp_4_carry__5_i_3__0_n_0,sub_temp_4_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__5_i_1__0
       (.I0(cic_pipeline4[27]),
        .I1(diff5[27]),
        .O(sub_temp_4_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__5_i_2__0
       (.I0(cic_pipeline4[26]),
        .I1(diff5[26]),
        .O(sub_temp_4_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__5_i_3__0
       (.I0(cic_pipeline4[25]),
        .I1(diff5[25]),
        .O(sub_temp_4_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__5_i_4__0
       (.I0(cic_pipeline4[24]),
        .I1(diff5[24]),
        .O(sub_temp_4_carry__5_i_4__0_n_0));
  CARRY4 sub_temp_4_carry__6
       (.CI(sub_temp_4_carry__5_n_0),
        .CO({sub_temp_4_carry__6_n_0,sub_temp_4_carry__6_n_1,sub_temp_4_carry__6_n_2,sub_temp_4_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[31:28]),
        .O(sub_temp_4[31:28]),
        .S({sub_temp_4_carry__6_i_1__0_n_0,sub_temp_4_carry__6_i_2__0_n_0,sub_temp_4_carry__6_i_3__0_n_0,sub_temp_4_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__6_i_1__0
       (.I0(cic_pipeline4[31]),
        .I1(diff5[31]),
        .O(sub_temp_4_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__6_i_2__0
       (.I0(cic_pipeline4[30]),
        .I1(diff5[30]),
        .O(sub_temp_4_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__6_i_3__0
       (.I0(cic_pipeline4[29]),
        .I1(diff5[29]),
        .O(sub_temp_4_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__6_i_4__0
       (.I0(cic_pipeline4[28]),
        .I1(diff5[28]),
        .O(sub_temp_4_carry__6_i_4__0_n_0));
  CARRY4 sub_temp_4_carry__7
       (.CI(sub_temp_4_carry__6_n_0),
        .CO({NLW_sub_temp_4_carry__7_CO_UNCONNECTED[3],sub_temp_4_carry__7_n_1,sub_temp_4_carry__7_n_2,sub_temp_4_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,diff5[34],cic_pipeline4[33:32]}),
        .O(sub_temp_4[35:32]),
        .S({1'b1,sub_temp_4_carry__7_i_1__0_n_0,sub_temp_4_carry__7_i_2__0_n_0,sub_temp_4_carry__7_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__7_i_1__0
       (.I0(diff5[34]),
        .I1(cic_pipeline4[34]),
        .O(sub_temp_4_carry__7_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__7_i_2__0
       (.I0(cic_pipeline4[33]),
        .I1(diff5[33]),
        .O(sub_temp_4_carry__7_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__7_i_3__0
       (.I0(cic_pipeline4[32]),
        .I1(diff5[32]),
        .O(sub_temp_4_carry__7_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry_i_1__0
       (.I0(cic_pipeline4[3]),
        .I1(diff5[3]),
        .O(sub_temp_4_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry_i_2__0
       (.I0(cic_pipeline4[2]),
        .I1(diff5[2]),
        .O(sub_temp_4_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry_i_3__0
       (.I0(cic_pipeline4[1]),
        .I1(diff5[1]),
        .O(sub_temp_4_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry_i_4__0
       (.I0(cic_pipeline4[0]),
        .I1(diff5[0]),
        .O(sub_temp_4_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry
       (.CI(1'b0),
        .CO({sub_temp_5_carry_n_0,sub_temp_5_carry_n_1,sub_temp_5_carry_n_2,sub_temp_5_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline5[3:0]),
        .O(sub_temp_5[3:0]),
        .S({sub_temp_5_carry_i_1__0_n_0,sub_temp_5_carry_i_2__0_n_0,sub_temp_5_carry_i_3__0_n_0,sub_temp_5_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__0
       (.CI(sub_temp_5_carry_n_0),
        .CO({sub_temp_5_carry__0_n_0,sub_temp_5_carry__0_n_1,sub_temp_5_carry__0_n_2,sub_temp_5_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[7:4]),
        .O(sub_temp_5[7:4]),
        .S({sub_temp_5_carry__0_i_1__0_n_0,sub_temp_5_carry__0_i_2__0_n_0,sub_temp_5_carry__0_i_3__0_n_0,sub_temp_5_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__0_i_1__0
       (.I0(cic_pipeline5[7]),
        .I1(diff6[7]),
        .O(sub_temp_5_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__0_i_2__0
       (.I0(cic_pipeline5[6]),
        .I1(diff6[6]),
        .O(sub_temp_5_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__0_i_3__0
       (.I0(cic_pipeline5[5]),
        .I1(diff6[5]),
        .O(sub_temp_5_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__0_i_4__0
       (.I0(cic_pipeline5[4]),
        .I1(diff6[4]),
        .O(sub_temp_5_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__1
       (.CI(sub_temp_5_carry__0_n_0),
        .CO({sub_temp_5_carry__1_n_0,sub_temp_5_carry__1_n_1,sub_temp_5_carry__1_n_2,sub_temp_5_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[11:8]),
        .O(sub_temp_5[11:8]),
        .S({sub_temp_5_carry__1_i_1__0_n_0,sub_temp_5_carry__1_i_2__0_n_0,sub_temp_5_carry__1_i_3__0_n_0,sub_temp_5_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__1_i_1__0
       (.I0(cic_pipeline5[11]),
        .I1(diff6[11]),
        .O(sub_temp_5_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__1_i_2__0
       (.I0(cic_pipeline5[10]),
        .I1(diff6[10]),
        .O(sub_temp_5_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__1_i_3__0
       (.I0(cic_pipeline5[9]),
        .I1(diff6[9]),
        .O(sub_temp_5_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__1_i_4__0
       (.I0(cic_pipeline5[8]),
        .I1(diff6[8]),
        .O(sub_temp_5_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__2
       (.CI(sub_temp_5_carry__1_n_0),
        .CO({sub_temp_5_carry__2_n_0,sub_temp_5_carry__2_n_1,sub_temp_5_carry__2_n_2,sub_temp_5_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[15:12]),
        .O(sub_temp_5[15:12]),
        .S({sub_temp_5_carry__2_i_1__0_n_0,sub_temp_5_carry__2_i_2__0_n_0,sub_temp_5_carry__2_i_3__0_n_0,sub_temp_5_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__2_i_1__0
       (.I0(cic_pipeline5[15]),
        .I1(diff6[15]),
        .O(sub_temp_5_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__2_i_2__0
       (.I0(cic_pipeline5[14]),
        .I1(diff6[14]),
        .O(sub_temp_5_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__2_i_3__0
       (.I0(cic_pipeline5[13]),
        .I1(diff6[13]),
        .O(sub_temp_5_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__2_i_4__0
       (.I0(cic_pipeline5[12]),
        .I1(diff6[12]),
        .O(sub_temp_5_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__3
       (.CI(sub_temp_5_carry__2_n_0),
        .CO({sub_temp_5_carry__3_n_0,sub_temp_5_carry__3_n_1,sub_temp_5_carry__3_n_2,sub_temp_5_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[19:16]),
        .O(sub_temp_5[19:16]),
        .S({sub_temp_5_carry__3_i_1__0_n_0,sub_temp_5_carry__3_i_2__0_n_0,sub_temp_5_carry__3_i_3__0_n_0,sub_temp_5_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__3_i_1__0
       (.I0(cic_pipeline5[19]),
        .I1(diff6[19]),
        .O(sub_temp_5_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__3_i_2__0
       (.I0(cic_pipeline5[18]),
        .I1(diff6[18]),
        .O(sub_temp_5_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__3_i_3__0
       (.I0(cic_pipeline5[17]),
        .I1(diff6[17]),
        .O(sub_temp_5_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__3_i_4__0
       (.I0(cic_pipeline5[16]),
        .I1(diff6[16]),
        .O(sub_temp_5_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__4
       (.CI(sub_temp_5_carry__3_n_0),
        .CO({sub_temp_5_carry__4_n_0,sub_temp_5_carry__4_n_1,sub_temp_5_carry__4_n_2,sub_temp_5_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[23:20]),
        .O(sub_temp_5[23:20]),
        .S({sub_temp_5_carry__4_i_1__0_n_0,sub_temp_5_carry__4_i_2__0_n_0,sub_temp_5_carry__4_i_3__0_n_0,sub_temp_5_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__4_i_1__0
       (.I0(cic_pipeline5[23]),
        .I1(diff6[23]),
        .O(sub_temp_5_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__4_i_2__0
       (.I0(cic_pipeline5[22]),
        .I1(diff6[22]),
        .O(sub_temp_5_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__4_i_3__0
       (.I0(cic_pipeline5[21]),
        .I1(diff6[21]),
        .O(sub_temp_5_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__4_i_4__0
       (.I0(cic_pipeline5[20]),
        .I1(diff6[20]),
        .O(sub_temp_5_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__5
       (.CI(sub_temp_5_carry__4_n_0),
        .CO({sub_temp_5_carry__5_n_0,sub_temp_5_carry__5_n_1,sub_temp_5_carry__5_n_2,sub_temp_5_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[27:24]),
        .O(sub_temp_5[27:24]),
        .S({sub_temp_5_carry__5_i_1__0_n_0,sub_temp_5_carry__5_i_2__0_n_0,sub_temp_5_carry__5_i_3__0_n_0,sub_temp_5_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__5_i_1__0
       (.I0(cic_pipeline5[27]),
        .I1(diff6[27]),
        .O(sub_temp_5_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__5_i_2__0
       (.I0(cic_pipeline5[26]),
        .I1(diff6[26]),
        .O(sub_temp_5_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__5_i_3__0
       (.I0(cic_pipeline5[25]),
        .I1(diff6[25]),
        .O(sub_temp_5_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__5_i_4__0
       (.I0(cic_pipeline5[24]),
        .I1(diff6[24]),
        .O(sub_temp_5_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__6
       (.CI(sub_temp_5_carry__5_n_0),
        .CO({sub_temp_5_carry__6_n_0,sub_temp_5_carry__6_n_1,sub_temp_5_carry__6_n_2,sub_temp_5_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[31:28]),
        .O(sub_temp_5[31:28]),
        .S({sub_temp_5_carry__6_i_1__0_n_0,sub_temp_5_carry__6_i_2__0_n_0,sub_temp_5_carry__6_i_3__0_n_0,sub_temp_5_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__6_i_1__0
       (.I0(cic_pipeline5[31]),
        .I1(diff6[31]),
        .O(sub_temp_5_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__6_i_2__0
       (.I0(cic_pipeline5[30]),
        .I1(diff6[30]),
        .O(sub_temp_5_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__6_i_3__0
       (.I0(cic_pipeline5[29]),
        .I1(diff6[29]),
        .O(sub_temp_5_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__6_i_4__0
       (.I0(cic_pipeline5[28]),
        .I1(diff6[28]),
        .O(sub_temp_5_carry__6_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__7
       (.CI(sub_temp_5_carry__6_n_0),
        .CO({NLW_sub_temp_5_carry__7_CO_UNCONNECTED[3],sub_temp_5_carry__7_n_1,sub_temp_5_carry__7_n_2,sub_temp_5_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,cic_pipeline5[34:32]}),
        .O(sub_temp_5[35:32]),
        .S({sub_temp_5_carry__7_i_1__0_n_0,sub_temp_5_carry__7_i_2__0_n_0,sub_temp_5_carry__7_i_3__0_n_0,sub_temp_5_carry__7_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__7_i_1__0
       (.I0(cic_pipeline5[35]),
        .I1(diff6[35]),
        .O(sub_temp_5_carry__7_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__7_i_2__0
       (.I0(cic_pipeline5[34]),
        .I1(diff6[34]),
        .O(sub_temp_5_carry__7_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__7_i_3__0
       (.I0(cic_pipeline5[33]),
        .I1(diff6[33]),
        .O(sub_temp_5_carry__7_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__7_i_4__0
       (.I0(cic_pipeline5[32]),
        .I1(diff6[32]),
        .O(sub_temp_5_carry__7_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry_i_1__0
       (.I0(cic_pipeline5[3]),
        .I1(diff6[3]),
        .O(sub_temp_5_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry_i_2__0
       (.I0(cic_pipeline5[2]),
        .I1(diff6[2]),
        .O(sub_temp_5_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry_i_3__0
       (.I0(cic_pipeline5[1]),
        .I1(diff6[1]),
        .O(sub_temp_5_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry_i_4__0
       (.I0(cic_pipeline5[0]),
        .I1(diff6[0]),
        .O(sub_temp_5_carry_i_4__0_n_0));
  CARRY4 sub_temp_carry
       (.CI(1'b0),
        .CO({sub_temp_carry_n_0,sub_temp_carry_n_1,sub_temp_carry_n_2,sub_temp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(input_register[3:0]),
        .O(sub_temp[3:0]),
        .S({sub_temp_carry_i_1__0_n_0,sub_temp_carry_i_2__0_n_0,sub_temp_carry_i_3__0_n_0,sub_temp_carry_i_4__0_n_0}));
  CARRY4 sub_temp_carry__0
       (.CI(sub_temp_carry_n_0),
        .CO({sub_temp_carry__0_n_0,sub_temp_carry__0_n_1,sub_temp_carry__0_n_2,sub_temp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[7:4]),
        .O(sub_temp[7:4]),
        .S({sub_temp_carry__0_i_1__0_n_0,sub_temp_carry__0_i_2__0_n_0,sub_temp_carry__0_i_3__0_n_0,sub_temp_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_1__0
       (.I0(input_register[7]),
        .I1(diff1[7]),
        .O(sub_temp_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_2__0
       (.I0(input_register[6]),
        .I1(diff1[6]),
        .O(sub_temp_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_3__0
       (.I0(input_register[5]),
        .I1(diff1[5]),
        .O(sub_temp_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_4__0
       (.I0(input_register[4]),
        .I1(diff1[4]),
        .O(sub_temp_carry__0_i_4__0_n_0));
  CARRY4 sub_temp_carry__1
       (.CI(sub_temp_carry__0_n_0),
        .CO({sub_temp_carry__1_n_0,sub_temp_carry__1_n_1,sub_temp_carry__1_n_2,sub_temp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[11:8]),
        .O(sub_temp[11:8]),
        .S({sub_temp_carry__1_i_1__0_n_0,sub_temp_carry__1_i_2__0_n_0,sub_temp_carry__1_i_3__0_n_0,sub_temp_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_1__0
       (.I0(input_register[11]),
        .I1(diff1[11]),
        .O(sub_temp_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_2__0
       (.I0(input_register[10]),
        .I1(diff1[10]),
        .O(sub_temp_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_3__0
       (.I0(input_register[9]),
        .I1(diff1[9]),
        .O(sub_temp_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_4__0
       (.I0(input_register[8]),
        .I1(diff1[8]),
        .O(sub_temp_carry__1_i_4__0_n_0));
  CARRY4 sub_temp_carry__2
       (.CI(sub_temp_carry__1_n_0),
        .CO({sub_temp_carry__2_n_0,sub_temp_carry__2_n_1,sub_temp_carry__2_n_2,sub_temp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[15:12]),
        .O(sub_temp[15:12]),
        .S({sub_temp_carry__2_i_1__0_n_0,sub_temp_carry__2_i_2__0_n_0,sub_temp_carry__2_i_3__0_n_0,sub_temp_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_1__0
       (.I0(input_register[15]),
        .I1(diff1[15]),
        .O(sub_temp_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_2__0
       (.I0(input_register[14]),
        .I1(diff1[14]),
        .O(sub_temp_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_3__0
       (.I0(input_register[13]),
        .I1(diff1[13]),
        .O(sub_temp_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_4__0
       (.I0(input_register[12]),
        .I1(diff1[12]),
        .O(sub_temp_carry__2_i_4__0_n_0));
  CARRY4 sub_temp_carry__3
       (.CI(sub_temp_carry__2_n_0),
        .CO({sub_temp_carry__3_n_0,sub_temp_carry__3_n_1,sub_temp_carry__3_n_2,sub_temp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[19:16]),
        .O(sub_temp[19:16]),
        .S({sub_temp_carry__3_i_1__0_n_0,sub_temp_carry__3_i_2__0_n_0,sub_temp_carry__3_i_3__0_n_0,sub_temp_carry__3_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_1__0
       (.I0(input_register[19]),
        .I1(diff1[19]),
        .O(sub_temp_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_2__0
       (.I0(input_register[18]),
        .I1(diff1[18]),
        .O(sub_temp_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_3__0
       (.I0(input_register[17]),
        .I1(diff1[17]),
        .O(sub_temp_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_4__0
       (.I0(input_register[16]),
        .I1(diff1[16]),
        .O(sub_temp_carry__3_i_4__0_n_0));
  CARRY4 sub_temp_carry__4
       (.CI(sub_temp_carry__3_n_0),
        .CO({sub_temp_carry__4_n_0,sub_temp_carry__4_n_1,sub_temp_carry__4_n_2,sub_temp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[23:20]),
        .O(sub_temp[23:20]),
        .S({sub_temp_carry__4_i_1__0_n_0,sub_temp_carry__4_i_2__0_n_0,sub_temp_carry__4_i_3__0_n_0,sub_temp_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_1__0
       (.I0(input_register[23]),
        .I1(diff1[23]),
        .O(sub_temp_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_2__0
       (.I0(input_register[22]),
        .I1(diff1[22]),
        .O(sub_temp_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_3__0
       (.I0(input_register[21]),
        .I1(diff1[21]),
        .O(sub_temp_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_4__0
       (.I0(input_register[20]),
        .I1(diff1[20]),
        .O(sub_temp_carry__4_i_4__0_n_0));
  CARRY4 sub_temp_carry__5
       (.CI(sub_temp_carry__4_n_0),
        .CO({sub_temp_carry__5_n_0,sub_temp_carry__5_n_1,sub_temp_carry__5_n_2,sub_temp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[27:24]),
        .O(sub_temp[27:24]),
        .S({sub_temp_carry__5_i_1__0_n_0,sub_temp_carry__5_i_2__0_n_0,sub_temp_carry__5_i_3__0_n_0,sub_temp_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_1__0
       (.I0(input_register[27]),
        .I1(diff1[27]),
        .O(sub_temp_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_2__0
       (.I0(input_register[26]),
        .I1(diff1[26]),
        .O(sub_temp_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_3__0
       (.I0(input_register[25]),
        .I1(diff1[25]),
        .O(sub_temp_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_4__0
       (.I0(input_register[24]),
        .I1(diff1[24]),
        .O(sub_temp_carry__5_i_4__0_n_0));
  CARRY4 sub_temp_carry__6
       (.CI(sub_temp_carry__5_n_0),
        .CO({NLW_sub_temp_carry__6_CO_UNCONNECTED[3],sub_temp_carry__6_n_1,sub_temp_carry__6_n_2,sub_temp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,diff1[30],input_register[29:28]}),
        .O(sub_temp[31:28]),
        .S({1'b1,sub_temp_carry__6_i_1__0_n_0,sub_temp_carry__6_i_2__0_n_0,sub_temp_carry__6_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__6_i_1__0
       (.I0(diff1[30]),
        .I1(input_register[30]),
        .O(sub_temp_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__6_i_2__0
       (.I0(input_register[29]),
        .I1(diff1[29]),
        .O(sub_temp_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__6_i_3__0
       (.I0(input_register[28]),
        .I1(diff1[28]),
        .O(sub_temp_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_1__0
       (.I0(input_register[3]),
        .I1(diff1[3]),
        .O(sub_temp_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_2__0
       (.I0(input_register[2]),
        .I1(diff1[2]),
        .O(sub_temp_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_3__0
       (.I0(input_register[1]),
        .I1(diff1[1]),
        .O(sub_temp_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_4__0
       (.I0(input_register[0]),
        .I1(diff1[0]),
        .O(sub_temp_carry_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "cic_interp" *) 
module system_axi_dac_interpolate_0_cic_interp_1
   (\cur_count_reg[15]_0 ,
    \d_data_cntrl_int_reg[1] ,
    \cur_count_reg[0]_0 ,
    \cur_count_reg[2]_0 ,
    \output_register_reg[31]_0 ,
    E,
    dac_clk,
    reset02_out,
    cur_count1_carry_i_1_0,
    cur_count1_carry_i_4_0,
    S,
    DI,
    cur_count1_carry_i_3_0,
    cur_count1_carry_i_1_1,
    cur_count1_carry__1_0,
    CO,
    dac_int_ready_reg,
    dac_int_ready_reg_0,
    dac_int_ready_reg_1,
    B,
    Q,
    cur_count1_carry__0_0,
    cur_count1_carry__0_1,
    \input_register_reg[30]_0 );
  output [0:0]\cur_count_reg[15]_0 ;
  output [0:0]\d_data_cntrl_int_reg[1] ;
  output \cur_count_reg[0]_0 ;
  output [0:0]\cur_count_reg[2]_0 ;
  output [15:0]\output_register_reg[31]_0 ;
  input [0:0]E;
  input dac_clk;
  input reset02_out;
  input [7:0]cur_count1_carry_i_1_0;
  input [0:0]cur_count1_carry_i_4_0;
  input [3:0]S;
  input [0:0]DI;
  input [3:0]cur_count1_carry_i_3_0;
  input [0:0]cur_count1_carry_i_1_1;
  input [1:0]cur_count1_carry__1_0;
  input [0:0]CO;
  input dac_int_ready_reg;
  input dac_int_ready_reg_0;
  input dac_int_ready_reg_1;
  input [0:0]B;
  input [2:0]Q;
  input [1:0]cur_count1_carry__0_0;
  input [0:0]cur_count1_carry__0_1;
  input [30:0]\input_register_reg[30]_0 ;

  wire [0:0]B;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [3:0]S;
  wire [31:0]cic_pipeline1;
  wire [32:0]cic_pipeline2;
  wire [33:0]cic_pipeline3;
  wire [34:0]cic_pipeline4;
  wire [35:0]cic_pipeline5;
  wire [35:0]cic_pipeline6;
  wire [14:0]cur_count;
  wire [1:0]cur_count1_carry__0_0;
  wire [0:0]cur_count1_carry__0_1;
  wire cur_count1_carry__0_i_3_n_0;
  wire cur_count1_carry__0_n_0;
  wire cur_count1_carry__0_n_1;
  wire cur_count1_carry__0_n_2;
  wire cur_count1_carry__0_n_3;
  wire [1:0]cur_count1_carry__1_0;
  wire cur_count1_carry__1_n_2;
  wire cur_count1_carry__1_n_3;
  wire [7:0]cur_count1_carry_i_1_0;
  wire [0:0]cur_count1_carry_i_1_1;
  wire cur_count1_carry_i_1_n_0;
  wire cur_count1_carry_i_2_n_0;
  wire [3:0]cur_count1_carry_i_3_0;
  wire cur_count1_carry_i_3_n_0;
  wire [0:0]cur_count1_carry_i_4_0;
  wire cur_count1_carry_i_4_n_0;
  wire cur_count1_carry_n_0;
  wire cur_count1_carry_n_1;
  wire cur_count1_carry_n_2;
  wire cur_count1_carry_n_3;
  wire [9:1]cur_count2;
  wire cur_count2_carry__0_n_0;
  wire cur_count2_carry__0_n_1;
  wire cur_count2_carry__0_n_2;
  wire cur_count2_carry__0_n_3;
  wire cur_count2_carry_n_0;
  wire cur_count2_carry_n_1;
  wire cur_count2_carry_n_2;
  wire cur_count2_carry_n_3;
  wire \cur_count[0]_i_2__0_n_0 ;
  wire \cur_count[0]_i_3__0_n_0 ;
  wire \cur_count[0]_i_4__0_n_0 ;
  wire \cur_count[0]_i_4_n_0 ;
  wire \cur_count[0]_i_5__0_n_0 ;
  wire \cur_count[0]_i_5_n_0 ;
  wire \cur_count[0]_i_6__0_n_0 ;
  wire \cur_count[0]_i_6_n_0 ;
  wire \cur_count[12]_i_2_n_0 ;
  wire \cur_count[12]_i_3_n_0 ;
  wire \cur_count[12]_i_4_n_0 ;
  wire \cur_count[12]_i_5_n_0 ;
  wire \cur_count[4]_i_2_n_0 ;
  wire \cur_count[4]_i_3_n_0 ;
  wire \cur_count[4]_i_4_n_0 ;
  wire \cur_count[4]_i_5_n_0 ;
  wire \cur_count[8]_i_2_n_0 ;
  wire \cur_count[8]_i_3_n_0 ;
  wire \cur_count[8]_i_4_n_0 ;
  wire \cur_count[8]_i_5_n_0 ;
  wire \cur_count_reg[0]_0 ;
  wire \cur_count_reg[0]_i_1_n_0 ;
  wire \cur_count_reg[0]_i_1_n_1 ;
  wire \cur_count_reg[0]_i_1_n_2 ;
  wire \cur_count_reg[0]_i_1_n_3 ;
  wire \cur_count_reg[0]_i_1_n_4 ;
  wire \cur_count_reg[0]_i_1_n_5 ;
  wire \cur_count_reg[0]_i_1_n_6 ;
  wire \cur_count_reg[0]_i_1_n_7 ;
  wire \cur_count_reg[12]_i_1_n_1 ;
  wire \cur_count_reg[12]_i_1_n_2 ;
  wire \cur_count_reg[12]_i_1_n_3 ;
  wire \cur_count_reg[12]_i_1_n_4 ;
  wire \cur_count_reg[12]_i_1_n_5 ;
  wire \cur_count_reg[12]_i_1_n_6 ;
  wire \cur_count_reg[12]_i_1_n_7 ;
  wire [0:0]\cur_count_reg[15]_0 ;
  wire [0:0]\cur_count_reg[2]_0 ;
  wire \cur_count_reg[4]_i_1_n_0 ;
  wire \cur_count_reg[4]_i_1_n_1 ;
  wire \cur_count_reg[4]_i_1_n_2 ;
  wire \cur_count_reg[4]_i_1_n_3 ;
  wire \cur_count_reg[4]_i_1_n_4 ;
  wire \cur_count_reg[4]_i_1_n_5 ;
  wire \cur_count_reg[4]_i_1_n_6 ;
  wire \cur_count_reg[4]_i_1_n_7 ;
  wire \cur_count_reg[8]_i_1_n_0 ;
  wire \cur_count_reg[8]_i_1_n_1 ;
  wire \cur_count_reg[8]_i_1_n_2 ;
  wire \cur_count_reg[8]_i_1_n_3 ;
  wire \cur_count_reg[8]_i_1_n_4 ;
  wire \cur_count_reg[8]_i_1_n_5 ;
  wire \cur_count_reg[8]_i_1_n_6 ;
  wire \cur_count_reg[8]_i_1_n_7 ;
  wire [0:0]\d_data_cntrl_int_reg[1] ;
  wire dac_clk;
  wire dac_int_ready_reg;
  wire dac_int_ready_reg_0;
  wire dac_int_ready_reg_1;
  wire [30:0]diff1;
  wire [31:0]diff2;
  wire [32:0]diff3;
  wire [33:0]diff4;
  wire [34:0]diff5;
  wire [35:0]diff6;
  wire [30:0]input_register;
  wire [30:0]\input_register_reg[30]_0 ;
  wire load;
  wire \output_register[16]_i_2_n_0 ;
  wire \output_register[17]_i_2_n_0 ;
  wire \output_register[18]_i_2_n_0 ;
  wire \output_register[19]_i_2_n_0 ;
  wire \output_register[20]_i_2_n_0 ;
  wire \output_register[21]_i_2_n_0 ;
  wire \output_register[22]_i_2_n_0 ;
  wire \output_register[23]_i_2_n_0 ;
  wire \output_register[24]_i_2_n_0 ;
  wire \output_register[25]_i_2_n_0 ;
  wire \output_register[26]_i_2_n_0 ;
  wire \output_register[27]_i_2_n_0 ;
  wire \output_register[28]_i_2_n_0 ;
  wire \output_register[29]_i_2_n_0 ;
  wire \output_register[30]_i_2_n_0 ;
  wire \output_register[31]_i_2_n_0 ;
  wire [15:0]\output_register_reg[31]_0 ;
  wire [31:16]p_0_out;
  wire reset02_out;
  wire \section_out10[0]_i_2_n_0 ;
  wire \section_out10[0]_i_3_n_0 ;
  wire \section_out10[0]_i_4_n_0 ;
  wire \section_out10[0]_i_5_n_0 ;
  wire \section_out10[12]_i_2_n_0 ;
  wire \section_out10[12]_i_3_n_0 ;
  wire \section_out10[12]_i_4_n_0 ;
  wire \section_out10[12]_i_5_n_0 ;
  wire \section_out10[16]_i_2_n_0 ;
  wire \section_out10[16]_i_3_n_0 ;
  wire \section_out10[16]_i_4_n_0 ;
  wire \section_out10[16]_i_5_n_0 ;
  wire \section_out10[20]_i_2_n_0 ;
  wire \section_out10[20]_i_3_n_0 ;
  wire \section_out10[20]_i_4_n_0 ;
  wire \section_out10[20]_i_5_n_0 ;
  wire \section_out10[24]_i_2_n_0 ;
  wire \section_out10[24]_i_3_n_0 ;
  wire \section_out10[24]_i_4_n_0 ;
  wire \section_out10[24]_i_5_n_0 ;
  wire \section_out10[28]_i_2_n_0 ;
  wire \section_out10[28]_i_3_n_0 ;
  wire \section_out10[28]_i_4_n_0 ;
  wire \section_out10[28]_i_5_n_0 ;
  wire \section_out10[32]_i_2_n_0 ;
  wire \section_out10[32]_i_3_n_0 ;
  wire \section_out10[32]_i_4_n_0 ;
  wire \section_out10[32]_i_5_n_0 ;
  wire \section_out10[36]_i_2_n_0 ;
  wire \section_out10[36]_i_3_n_0 ;
  wire \section_out10[36]_i_4_n_0 ;
  wire \section_out10[36]_i_5_n_0 ;
  wire \section_out10[40]_i_2_n_0 ;
  wire \section_out10[40]_i_3_n_0 ;
  wire \section_out10[40]_i_4_n_0 ;
  wire \section_out10[40]_i_5_n_0 ;
  wire \section_out10[44]_i_2_n_0 ;
  wire \section_out10[44]_i_3_n_0 ;
  wire \section_out10[44]_i_4_n_0 ;
  wire \section_out10[44]_i_5_n_0 ;
  wire \section_out10[48]_i_2_n_0 ;
  wire \section_out10[48]_i_3_n_0 ;
  wire \section_out10[48]_i_4_n_0 ;
  wire \section_out10[48]_i_5_n_0 ;
  wire \section_out10[4]_i_2_n_0 ;
  wire \section_out10[4]_i_3_n_0 ;
  wire \section_out10[4]_i_4_n_0 ;
  wire \section_out10[4]_i_5_n_0 ;
  wire \section_out10[52]_i_2_n_0 ;
  wire \section_out10[52]_i_3_n_0 ;
  wire \section_out10[52]_i_4_n_0 ;
  wire \section_out10[52]_i_5_n_0 ;
  wire \section_out10[56]_i_2_n_0 ;
  wire \section_out10[56]_i_3_n_0 ;
  wire \section_out10[56]_i_4_n_0 ;
  wire \section_out10[56]_i_5_n_0 ;
  wire \section_out10[60]_i_2_n_0 ;
  wire \section_out10[60]_i_3_n_0 ;
  wire \section_out10[60]_i_4_n_0 ;
  wire \section_out10[60]_i_5_n_0 ;
  wire \section_out10[64]_i_2_n_0 ;
  wire \section_out10[64]_i_3_n_0 ;
  wire \section_out10[64]_i_4_n_0 ;
  wire \section_out10[64]_i_5_n_0 ;
  wire \section_out10[68]_i_2_n_0 ;
  wire \section_out10[68]_i_3_n_0 ;
  wire \section_out10[68]_i_4_n_0 ;
  wire \section_out10[68]_i_5_n_0 ;
  wire \section_out10[72]_i_2_n_0 ;
  wire \section_out10[72]_i_3_n_0 ;
  wire \section_out10[72]_i_4_n_0 ;
  wire \section_out10[72]_i_5_n_0 ;
  wire \section_out10[76]_i_2_n_0 ;
  wire \section_out10[76]_i_3_n_0 ;
  wire \section_out10[76]_i_4_n_0 ;
  wire \section_out10[76]_i_5_n_0 ;
  wire \section_out10[8]_i_2_n_0 ;
  wire \section_out10[8]_i_3_n_0 ;
  wire \section_out10[8]_i_4_n_0 ;
  wire \section_out10[8]_i_5_n_0 ;
  wire [79:0]section_out10_reg;
  wire \section_out10_reg[0]_i_1_n_0 ;
  wire \section_out10_reg[0]_i_1_n_1 ;
  wire \section_out10_reg[0]_i_1_n_2 ;
  wire \section_out10_reg[0]_i_1_n_3 ;
  wire \section_out10_reg[0]_i_1_n_4 ;
  wire \section_out10_reg[0]_i_1_n_5 ;
  wire \section_out10_reg[0]_i_1_n_6 ;
  wire \section_out10_reg[0]_i_1_n_7 ;
  wire \section_out10_reg[12]_i_1_n_0 ;
  wire \section_out10_reg[12]_i_1_n_1 ;
  wire \section_out10_reg[12]_i_1_n_2 ;
  wire \section_out10_reg[12]_i_1_n_3 ;
  wire \section_out10_reg[12]_i_1_n_4 ;
  wire \section_out10_reg[12]_i_1_n_5 ;
  wire \section_out10_reg[12]_i_1_n_6 ;
  wire \section_out10_reg[12]_i_1_n_7 ;
  wire \section_out10_reg[16]_i_1_n_0 ;
  wire \section_out10_reg[16]_i_1_n_1 ;
  wire \section_out10_reg[16]_i_1_n_2 ;
  wire \section_out10_reg[16]_i_1_n_3 ;
  wire \section_out10_reg[16]_i_1_n_4 ;
  wire \section_out10_reg[16]_i_1_n_5 ;
  wire \section_out10_reg[16]_i_1_n_6 ;
  wire \section_out10_reg[16]_i_1_n_7 ;
  wire \section_out10_reg[20]_i_1_n_0 ;
  wire \section_out10_reg[20]_i_1_n_1 ;
  wire \section_out10_reg[20]_i_1_n_2 ;
  wire \section_out10_reg[20]_i_1_n_3 ;
  wire \section_out10_reg[20]_i_1_n_4 ;
  wire \section_out10_reg[20]_i_1_n_5 ;
  wire \section_out10_reg[20]_i_1_n_6 ;
  wire \section_out10_reg[20]_i_1_n_7 ;
  wire \section_out10_reg[24]_i_1_n_0 ;
  wire \section_out10_reg[24]_i_1_n_1 ;
  wire \section_out10_reg[24]_i_1_n_2 ;
  wire \section_out10_reg[24]_i_1_n_3 ;
  wire \section_out10_reg[24]_i_1_n_4 ;
  wire \section_out10_reg[24]_i_1_n_5 ;
  wire \section_out10_reg[24]_i_1_n_6 ;
  wire \section_out10_reg[24]_i_1_n_7 ;
  wire \section_out10_reg[28]_i_1_n_0 ;
  wire \section_out10_reg[28]_i_1_n_1 ;
  wire \section_out10_reg[28]_i_1_n_2 ;
  wire \section_out10_reg[28]_i_1_n_3 ;
  wire \section_out10_reg[28]_i_1_n_4 ;
  wire \section_out10_reg[28]_i_1_n_5 ;
  wire \section_out10_reg[28]_i_1_n_6 ;
  wire \section_out10_reg[28]_i_1_n_7 ;
  wire \section_out10_reg[32]_i_1_n_0 ;
  wire \section_out10_reg[32]_i_1_n_1 ;
  wire \section_out10_reg[32]_i_1_n_2 ;
  wire \section_out10_reg[32]_i_1_n_3 ;
  wire \section_out10_reg[32]_i_1_n_4 ;
  wire \section_out10_reg[32]_i_1_n_5 ;
  wire \section_out10_reg[32]_i_1_n_6 ;
  wire \section_out10_reg[32]_i_1_n_7 ;
  wire \section_out10_reg[36]_i_1_n_0 ;
  wire \section_out10_reg[36]_i_1_n_1 ;
  wire \section_out10_reg[36]_i_1_n_2 ;
  wire \section_out10_reg[36]_i_1_n_3 ;
  wire \section_out10_reg[36]_i_1_n_4 ;
  wire \section_out10_reg[36]_i_1_n_5 ;
  wire \section_out10_reg[36]_i_1_n_6 ;
  wire \section_out10_reg[36]_i_1_n_7 ;
  wire \section_out10_reg[40]_i_1_n_0 ;
  wire \section_out10_reg[40]_i_1_n_1 ;
  wire \section_out10_reg[40]_i_1_n_2 ;
  wire \section_out10_reg[40]_i_1_n_3 ;
  wire \section_out10_reg[40]_i_1_n_4 ;
  wire \section_out10_reg[40]_i_1_n_5 ;
  wire \section_out10_reg[40]_i_1_n_6 ;
  wire \section_out10_reg[40]_i_1_n_7 ;
  wire \section_out10_reg[44]_i_1_n_0 ;
  wire \section_out10_reg[44]_i_1_n_1 ;
  wire \section_out10_reg[44]_i_1_n_2 ;
  wire \section_out10_reg[44]_i_1_n_3 ;
  wire \section_out10_reg[44]_i_1_n_4 ;
  wire \section_out10_reg[44]_i_1_n_5 ;
  wire \section_out10_reg[44]_i_1_n_6 ;
  wire \section_out10_reg[44]_i_1_n_7 ;
  wire \section_out10_reg[48]_i_1_n_0 ;
  wire \section_out10_reg[48]_i_1_n_1 ;
  wire \section_out10_reg[48]_i_1_n_2 ;
  wire \section_out10_reg[48]_i_1_n_3 ;
  wire \section_out10_reg[48]_i_1_n_4 ;
  wire \section_out10_reg[48]_i_1_n_5 ;
  wire \section_out10_reg[48]_i_1_n_6 ;
  wire \section_out10_reg[48]_i_1_n_7 ;
  wire \section_out10_reg[4]_i_1_n_0 ;
  wire \section_out10_reg[4]_i_1_n_1 ;
  wire \section_out10_reg[4]_i_1_n_2 ;
  wire \section_out10_reg[4]_i_1_n_3 ;
  wire \section_out10_reg[4]_i_1_n_4 ;
  wire \section_out10_reg[4]_i_1_n_5 ;
  wire \section_out10_reg[4]_i_1_n_6 ;
  wire \section_out10_reg[4]_i_1_n_7 ;
  wire \section_out10_reg[52]_i_1_n_0 ;
  wire \section_out10_reg[52]_i_1_n_1 ;
  wire \section_out10_reg[52]_i_1_n_2 ;
  wire \section_out10_reg[52]_i_1_n_3 ;
  wire \section_out10_reg[52]_i_1_n_4 ;
  wire \section_out10_reg[52]_i_1_n_5 ;
  wire \section_out10_reg[52]_i_1_n_6 ;
  wire \section_out10_reg[52]_i_1_n_7 ;
  wire \section_out10_reg[56]_i_1_n_0 ;
  wire \section_out10_reg[56]_i_1_n_1 ;
  wire \section_out10_reg[56]_i_1_n_2 ;
  wire \section_out10_reg[56]_i_1_n_3 ;
  wire \section_out10_reg[56]_i_1_n_4 ;
  wire \section_out10_reg[56]_i_1_n_5 ;
  wire \section_out10_reg[56]_i_1_n_6 ;
  wire \section_out10_reg[56]_i_1_n_7 ;
  wire \section_out10_reg[60]_i_1_n_0 ;
  wire \section_out10_reg[60]_i_1_n_1 ;
  wire \section_out10_reg[60]_i_1_n_2 ;
  wire \section_out10_reg[60]_i_1_n_3 ;
  wire \section_out10_reg[60]_i_1_n_4 ;
  wire \section_out10_reg[60]_i_1_n_5 ;
  wire \section_out10_reg[60]_i_1_n_6 ;
  wire \section_out10_reg[60]_i_1_n_7 ;
  wire \section_out10_reg[64]_i_1_n_0 ;
  wire \section_out10_reg[64]_i_1_n_1 ;
  wire \section_out10_reg[64]_i_1_n_2 ;
  wire \section_out10_reg[64]_i_1_n_3 ;
  wire \section_out10_reg[64]_i_1_n_4 ;
  wire \section_out10_reg[64]_i_1_n_5 ;
  wire \section_out10_reg[64]_i_1_n_6 ;
  wire \section_out10_reg[64]_i_1_n_7 ;
  wire \section_out10_reg[68]_i_1_n_0 ;
  wire \section_out10_reg[68]_i_1_n_1 ;
  wire \section_out10_reg[68]_i_1_n_2 ;
  wire \section_out10_reg[68]_i_1_n_3 ;
  wire \section_out10_reg[68]_i_1_n_4 ;
  wire \section_out10_reg[68]_i_1_n_5 ;
  wire \section_out10_reg[68]_i_1_n_6 ;
  wire \section_out10_reg[68]_i_1_n_7 ;
  wire \section_out10_reg[72]_i_1_n_0 ;
  wire \section_out10_reg[72]_i_1_n_1 ;
  wire \section_out10_reg[72]_i_1_n_2 ;
  wire \section_out10_reg[72]_i_1_n_3 ;
  wire \section_out10_reg[72]_i_1_n_4 ;
  wire \section_out10_reg[72]_i_1_n_5 ;
  wire \section_out10_reg[72]_i_1_n_6 ;
  wire \section_out10_reg[72]_i_1_n_7 ;
  wire \section_out10_reg[76]_i_1_n_1 ;
  wire \section_out10_reg[76]_i_1_n_2 ;
  wire \section_out10_reg[76]_i_1_n_3 ;
  wire \section_out10_reg[76]_i_1_n_4 ;
  wire \section_out10_reg[76]_i_1_n_5 ;
  wire \section_out10_reg[76]_i_1_n_6 ;
  wire \section_out10_reg[76]_i_1_n_7 ;
  wire \section_out10_reg[8]_i_1_n_0 ;
  wire \section_out10_reg[8]_i_1_n_1 ;
  wire \section_out10_reg[8]_i_1_n_2 ;
  wire \section_out10_reg[8]_i_1_n_3 ;
  wire \section_out10_reg[8]_i_1_n_4 ;
  wire \section_out10_reg[8]_i_1_n_5 ;
  wire \section_out10_reg[8]_i_1_n_6 ;
  wire \section_out10_reg[8]_i_1_n_7 ;
  wire \section_out11[0]_i_2_n_0 ;
  wire \section_out11[0]_i_3_n_0 ;
  wire \section_out11[0]_i_4_n_0 ;
  wire \section_out11[0]_i_5_n_0 ;
  wire \section_out11[12]_i_2_n_0 ;
  wire \section_out11[12]_i_3_n_0 ;
  wire \section_out11[12]_i_4_n_0 ;
  wire \section_out11[12]_i_5_n_0 ;
  wire \section_out11[16]_i_2_n_0 ;
  wire \section_out11[16]_i_3_n_0 ;
  wire \section_out11[16]_i_4_n_0 ;
  wire \section_out11[16]_i_5_n_0 ;
  wire \section_out11[20]_i_2_n_0 ;
  wire \section_out11[20]_i_3_n_0 ;
  wire \section_out11[20]_i_4_n_0 ;
  wire \section_out11[20]_i_5_n_0 ;
  wire \section_out11[24]_i_2_n_0 ;
  wire \section_out11[24]_i_3_n_0 ;
  wire \section_out11[24]_i_4_n_0 ;
  wire \section_out11[24]_i_5_n_0 ;
  wire \section_out11[28]_i_2_n_0 ;
  wire \section_out11[28]_i_3_n_0 ;
  wire \section_out11[28]_i_4_n_0 ;
  wire \section_out11[28]_i_5_n_0 ;
  wire \section_out11[32]_i_2_n_0 ;
  wire \section_out11[32]_i_3_n_0 ;
  wire \section_out11[32]_i_4_n_0 ;
  wire \section_out11[32]_i_5_n_0 ;
  wire \section_out11[36]_i_2_n_0 ;
  wire \section_out11[36]_i_3_n_0 ;
  wire \section_out11[36]_i_4_n_0 ;
  wire \section_out11[36]_i_5_n_0 ;
  wire \section_out11[40]_i_2_n_0 ;
  wire \section_out11[40]_i_3_n_0 ;
  wire \section_out11[40]_i_4_n_0 ;
  wire \section_out11[40]_i_5_n_0 ;
  wire \section_out11[44]_i_2_n_0 ;
  wire \section_out11[44]_i_3_n_0 ;
  wire \section_out11[44]_i_4_n_0 ;
  wire \section_out11[44]_i_5_n_0 ;
  wire \section_out11[48]_i_2_n_0 ;
  wire \section_out11[48]_i_3_n_0 ;
  wire \section_out11[48]_i_4_n_0 ;
  wire \section_out11[48]_i_5_n_0 ;
  wire \section_out11[4]_i_2_n_0 ;
  wire \section_out11[4]_i_3_n_0 ;
  wire \section_out11[4]_i_4_n_0 ;
  wire \section_out11[4]_i_5_n_0 ;
  wire \section_out11[52]_i_2_n_0 ;
  wire \section_out11[52]_i_3_n_0 ;
  wire \section_out11[52]_i_4_n_0 ;
  wire \section_out11[52]_i_5_n_0 ;
  wire \section_out11[56]_i_2_n_0 ;
  wire \section_out11[56]_i_3_n_0 ;
  wire \section_out11[56]_i_4_n_0 ;
  wire \section_out11[56]_i_5_n_0 ;
  wire \section_out11[60]_i_2_n_0 ;
  wire \section_out11[60]_i_3_n_0 ;
  wire \section_out11[60]_i_4_n_0 ;
  wire \section_out11[60]_i_5_n_0 ;
  wire \section_out11[64]_i_2_n_0 ;
  wire \section_out11[64]_i_3_n_0 ;
  wire \section_out11[64]_i_4_n_0 ;
  wire \section_out11[64]_i_5_n_0 ;
  wire \section_out11[68]_i_2_n_0 ;
  wire \section_out11[68]_i_3_n_0 ;
  wire \section_out11[68]_i_4_n_0 ;
  wire \section_out11[68]_i_5_n_0 ;
  wire \section_out11[72]_i_2_n_0 ;
  wire \section_out11[72]_i_3_n_0 ;
  wire \section_out11[72]_i_4_n_0 ;
  wire \section_out11[72]_i_5_n_0 ;
  wire \section_out11[76]_i_2_n_0 ;
  wire \section_out11[76]_i_3_n_0 ;
  wire \section_out11[76]_i_4_n_0 ;
  wire \section_out11[76]_i_5_n_0 ;
  wire \section_out11[80]_i_2_n_0 ;
  wire \section_out11[80]_i_3_n_0 ;
  wire \section_out11[80]_i_4_n_0 ;
  wire \section_out11[80]_i_5_n_0 ;
  wire \section_out11[84]_i_2_n_0 ;
  wire \section_out11[84]_i_3_n_0 ;
  wire \section_out11[84]_i_4_n_0 ;
  wire \section_out11[84]_i_5_n_0 ;
  wire \section_out11[88]_i_2_n_0 ;
  wire \section_out11[88]_i_3_n_0 ;
  wire \section_out11[88]_i_4_n_0 ;
  wire \section_out11[88]_i_5_n_0 ;
  wire \section_out11[8]_i_2_n_0 ;
  wire \section_out11[8]_i_3_n_0 ;
  wire \section_out11[8]_i_4_n_0 ;
  wire \section_out11[8]_i_5_n_0 ;
  wire \section_out11[92]_i_2_n_0 ;
  wire \section_out11[92]_i_3_n_0 ;
  wire \section_out11[92]_i_4_n_0 ;
  wire [94:0]section_out11_reg;
  wire \section_out11_reg[0]_i_1_n_0 ;
  wire \section_out11_reg[0]_i_1_n_1 ;
  wire \section_out11_reg[0]_i_1_n_2 ;
  wire \section_out11_reg[0]_i_1_n_3 ;
  wire \section_out11_reg[0]_i_1_n_4 ;
  wire \section_out11_reg[0]_i_1_n_5 ;
  wire \section_out11_reg[0]_i_1_n_6 ;
  wire \section_out11_reg[0]_i_1_n_7 ;
  wire \section_out11_reg[12]_i_1_n_0 ;
  wire \section_out11_reg[12]_i_1_n_1 ;
  wire \section_out11_reg[12]_i_1_n_2 ;
  wire \section_out11_reg[12]_i_1_n_3 ;
  wire \section_out11_reg[12]_i_1_n_4 ;
  wire \section_out11_reg[12]_i_1_n_5 ;
  wire \section_out11_reg[12]_i_1_n_6 ;
  wire \section_out11_reg[12]_i_1_n_7 ;
  wire \section_out11_reg[16]_i_1_n_0 ;
  wire \section_out11_reg[16]_i_1_n_1 ;
  wire \section_out11_reg[16]_i_1_n_2 ;
  wire \section_out11_reg[16]_i_1_n_3 ;
  wire \section_out11_reg[16]_i_1_n_4 ;
  wire \section_out11_reg[16]_i_1_n_5 ;
  wire \section_out11_reg[16]_i_1_n_6 ;
  wire \section_out11_reg[16]_i_1_n_7 ;
  wire \section_out11_reg[20]_i_1_n_0 ;
  wire \section_out11_reg[20]_i_1_n_1 ;
  wire \section_out11_reg[20]_i_1_n_2 ;
  wire \section_out11_reg[20]_i_1_n_3 ;
  wire \section_out11_reg[20]_i_1_n_4 ;
  wire \section_out11_reg[20]_i_1_n_5 ;
  wire \section_out11_reg[20]_i_1_n_6 ;
  wire \section_out11_reg[20]_i_1_n_7 ;
  wire \section_out11_reg[24]_i_1_n_0 ;
  wire \section_out11_reg[24]_i_1_n_1 ;
  wire \section_out11_reg[24]_i_1_n_2 ;
  wire \section_out11_reg[24]_i_1_n_3 ;
  wire \section_out11_reg[24]_i_1_n_4 ;
  wire \section_out11_reg[24]_i_1_n_5 ;
  wire \section_out11_reg[24]_i_1_n_6 ;
  wire \section_out11_reg[24]_i_1_n_7 ;
  wire \section_out11_reg[28]_i_1_n_0 ;
  wire \section_out11_reg[28]_i_1_n_1 ;
  wire \section_out11_reg[28]_i_1_n_2 ;
  wire \section_out11_reg[28]_i_1_n_3 ;
  wire \section_out11_reg[28]_i_1_n_4 ;
  wire \section_out11_reg[28]_i_1_n_5 ;
  wire \section_out11_reg[28]_i_1_n_6 ;
  wire \section_out11_reg[28]_i_1_n_7 ;
  wire \section_out11_reg[32]_i_1_n_0 ;
  wire \section_out11_reg[32]_i_1_n_1 ;
  wire \section_out11_reg[32]_i_1_n_2 ;
  wire \section_out11_reg[32]_i_1_n_3 ;
  wire \section_out11_reg[32]_i_1_n_4 ;
  wire \section_out11_reg[32]_i_1_n_5 ;
  wire \section_out11_reg[32]_i_1_n_6 ;
  wire \section_out11_reg[32]_i_1_n_7 ;
  wire \section_out11_reg[36]_i_1_n_0 ;
  wire \section_out11_reg[36]_i_1_n_1 ;
  wire \section_out11_reg[36]_i_1_n_2 ;
  wire \section_out11_reg[36]_i_1_n_3 ;
  wire \section_out11_reg[36]_i_1_n_4 ;
  wire \section_out11_reg[36]_i_1_n_5 ;
  wire \section_out11_reg[36]_i_1_n_6 ;
  wire \section_out11_reg[36]_i_1_n_7 ;
  wire \section_out11_reg[40]_i_1_n_0 ;
  wire \section_out11_reg[40]_i_1_n_1 ;
  wire \section_out11_reg[40]_i_1_n_2 ;
  wire \section_out11_reg[40]_i_1_n_3 ;
  wire \section_out11_reg[40]_i_1_n_4 ;
  wire \section_out11_reg[40]_i_1_n_5 ;
  wire \section_out11_reg[40]_i_1_n_6 ;
  wire \section_out11_reg[40]_i_1_n_7 ;
  wire \section_out11_reg[44]_i_1_n_0 ;
  wire \section_out11_reg[44]_i_1_n_1 ;
  wire \section_out11_reg[44]_i_1_n_2 ;
  wire \section_out11_reg[44]_i_1_n_3 ;
  wire \section_out11_reg[44]_i_1_n_4 ;
  wire \section_out11_reg[44]_i_1_n_5 ;
  wire \section_out11_reg[44]_i_1_n_6 ;
  wire \section_out11_reg[44]_i_1_n_7 ;
  wire \section_out11_reg[48]_i_1_n_0 ;
  wire \section_out11_reg[48]_i_1_n_1 ;
  wire \section_out11_reg[48]_i_1_n_2 ;
  wire \section_out11_reg[48]_i_1_n_3 ;
  wire \section_out11_reg[48]_i_1_n_4 ;
  wire \section_out11_reg[48]_i_1_n_5 ;
  wire \section_out11_reg[48]_i_1_n_6 ;
  wire \section_out11_reg[48]_i_1_n_7 ;
  wire \section_out11_reg[4]_i_1_n_0 ;
  wire \section_out11_reg[4]_i_1_n_1 ;
  wire \section_out11_reg[4]_i_1_n_2 ;
  wire \section_out11_reg[4]_i_1_n_3 ;
  wire \section_out11_reg[4]_i_1_n_4 ;
  wire \section_out11_reg[4]_i_1_n_5 ;
  wire \section_out11_reg[4]_i_1_n_6 ;
  wire \section_out11_reg[4]_i_1_n_7 ;
  wire \section_out11_reg[52]_i_1_n_0 ;
  wire \section_out11_reg[52]_i_1_n_1 ;
  wire \section_out11_reg[52]_i_1_n_2 ;
  wire \section_out11_reg[52]_i_1_n_3 ;
  wire \section_out11_reg[52]_i_1_n_4 ;
  wire \section_out11_reg[52]_i_1_n_5 ;
  wire \section_out11_reg[52]_i_1_n_6 ;
  wire \section_out11_reg[52]_i_1_n_7 ;
  wire \section_out11_reg[56]_i_1_n_0 ;
  wire \section_out11_reg[56]_i_1_n_1 ;
  wire \section_out11_reg[56]_i_1_n_2 ;
  wire \section_out11_reg[56]_i_1_n_3 ;
  wire \section_out11_reg[56]_i_1_n_4 ;
  wire \section_out11_reg[56]_i_1_n_5 ;
  wire \section_out11_reg[56]_i_1_n_6 ;
  wire \section_out11_reg[56]_i_1_n_7 ;
  wire \section_out11_reg[60]_i_1_n_0 ;
  wire \section_out11_reg[60]_i_1_n_1 ;
  wire \section_out11_reg[60]_i_1_n_2 ;
  wire \section_out11_reg[60]_i_1_n_3 ;
  wire \section_out11_reg[60]_i_1_n_4 ;
  wire \section_out11_reg[60]_i_1_n_5 ;
  wire \section_out11_reg[60]_i_1_n_6 ;
  wire \section_out11_reg[60]_i_1_n_7 ;
  wire \section_out11_reg[64]_i_1_n_0 ;
  wire \section_out11_reg[64]_i_1_n_1 ;
  wire \section_out11_reg[64]_i_1_n_2 ;
  wire \section_out11_reg[64]_i_1_n_3 ;
  wire \section_out11_reg[64]_i_1_n_4 ;
  wire \section_out11_reg[64]_i_1_n_5 ;
  wire \section_out11_reg[64]_i_1_n_6 ;
  wire \section_out11_reg[64]_i_1_n_7 ;
  wire \section_out11_reg[68]_i_1_n_0 ;
  wire \section_out11_reg[68]_i_1_n_1 ;
  wire \section_out11_reg[68]_i_1_n_2 ;
  wire \section_out11_reg[68]_i_1_n_3 ;
  wire \section_out11_reg[68]_i_1_n_4 ;
  wire \section_out11_reg[68]_i_1_n_5 ;
  wire \section_out11_reg[68]_i_1_n_6 ;
  wire \section_out11_reg[68]_i_1_n_7 ;
  wire \section_out11_reg[72]_i_1_n_0 ;
  wire \section_out11_reg[72]_i_1_n_1 ;
  wire \section_out11_reg[72]_i_1_n_2 ;
  wire \section_out11_reg[72]_i_1_n_3 ;
  wire \section_out11_reg[72]_i_1_n_4 ;
  wire \section_out11_reg[72]_i_1_n_5 ;
  wire \section_out11_reg[72]_i_1_n_6 ;
  wire \section_out11_reg[72]_i_1_n_7 ;
  wire \section_out11_reg[76]_i_1_n_0 ;
  wire \section_out11_reg[76]_i_1_n_1 ;
  wire \section_out11_reg[76]_i_1_n_2 ;
  wire \section_out11_reg[76]_i_1_n_3 ;
  wire \section_out11_reg[76]_i_1_n_4 ;
  wire \section_out11_reg[76]_i_1_n_5 ;
  wire \section_out11_reg[76]_i_1_n_6 ;
  wire \section_out11_reg[76]_i_1_n_7 ;
  wire \section_out11_reg[80]_i_1_n_0 ;
  wire \section_out11_reg[80]_i_1_n_1 ;
  wire \section_out11_reg[80]_i_1_n_2 ;
  wire \section_out11_reg[80]_i_1_n_3 ;
  wire \section_out11_reg[80]_i_1_n_4 ;
  wire \section_out11_reg[80]_i_1_n_5 ;
  wire \section_out11_reg[80]_i_1_n_6 ;
  wire \section_out11_reg[80]_i_1_n_7 ;
  wire \section_out11_reg[84]_i_1_n_0 ;
  wire \section_out11_reg[84]_i_1_n_1 ;
  wire \section_out11_reg[84]_i_1_n_2 ;
  wire \section_out11_reg[84]_i_1_n_3 ;
  wire \section_out11_reg[84]_i_1_n_4 ;
  wire \section_out11_reg[84]_i_1_n_5 ;
  wire \section_out11_reg[84]_i_1_n_6 ;
  wire \section_out11_reg[84]_i_1_n_7 ;
  wire \section_out11_reg[88]_i_1_n_0 ;
  wire \section_out11_reg[88]_i_1_n_1 ;
  wire \section_out11_reg[88]_i_1_n_2 ;
  wire \section_out11_reg[88]_i_1_n_3 ;
  wire \section_out11_reg[88]_i_1_n_4 ;
  wire \section_out11_reg[88]_i_1_n_5 ;
  wire \section_out11_reg[88]_i_1_n_6 ;
  wire \section_out11_reg[88]_i_1_n_7 ;
  wire \section_out11_reg[8]_i_1_n_0 ;
  wire \section_out11_reg[8]_i_1_n_1 ;
  wire \section_out11_reg[8]_i_1_n_2 ;
  wire \section_out11_reg[8]_i_1_n_3 ;
  wire \section_out11_reg[8]_i_1_n_4 ;
  wire \section_out11_reg[8]_i_1_n_5 ;
  wire \section_out11_reg[8]_i_1_n_6 ;
  wire \section_out11_reg[8]_i_1_n_7 ;
  wire \section_out11_reg[92]_i_1_n_2 ;
  wire \section_out11_reg[92]_i_1_n_3 ;
  wire \section_out11_reg[92]_i_1_n_5 ;
  wire \section_out11_reg[92]_i_1_n_6 ;
  wire \section_out11_reg[92]_i_1_n_7 ;
  wire \section_out12[0]_i_2_n_0 ;
  wire \section_out12[0]_i_3_n_0 ;
  wire \section_out12[0]_i_4_n_0 ;
  wire \section_out12[0]_i_5_n_0 ;
  wire \section_out12[100]_i_2_n_0 ;
  wire \section_out12[100]_i_3_n_0 ;
  wire \section_out12[100]_i_4_n_0 ;
  wire \section_out12[100]_i_5_n_0 ;
  wire \section_out12[104]_i_2_n_0 ;
  wire \section_out12[104]_i_3_n_0 ;
  wire \section_out12[104]_i_4_n_0 ;
  wire \section_out12[104]_i_5_n_0 ;
  wire \section_out12[108]_i_2_n_0 ;
  wire \section_out12[12]_i_2_n_0 ;
  wire \section_out12[12]_i_3_n_0 ;
  wire \section_out12[12]_i_4_n_0 ;
  wire \section_out12[12]_i_5_n_0 ;
  wire \section_out12[16]_i_2_n_0 ;
  wire \section_out12[16]_i_3_n_0 ;
  wire \section_out12[16]_i_4_n_0 ;
  wire \section_out12[16]_i_5_n_0 ;
  wire \section_out12[20]_i_2_n_0 ;
  wire \section_out12[20]_i_3_n_0 ;
  wire \section_out12[20]_i_4_n_0 ;
  wire \section_out12[20]_i_5_n_0 ;
  wire \section_out12[24]_i_2_n_0 ;
  wire \section_out12[24]_i_3_n_0 ;
  wire \section_out12[24]_i_4_n_0 ;
  wire \section_out12[24]_i_5_n_0 ;
  wire \section_out12[28]_i_2_n_0 ;
  wire \section_out12[28]_i_3_n_0 ;
  wire \section_out12[28]_i_4_n_0 ;
  wire \section_out12[28]_i_5_n_0 ;
  wire \section_out12[32]_i_2_n_0 ;
  wire \section_out12[32]_i_3_n_0 ;
  wire \section_out12[32]_i_4_n_0 ;
  wire \section_out12[32]_i_5_n_0 ;
  wire \section_out12[36]_i_2_n_0 ;
  wire \section_out12[36]_i_3_n_0 ;
  wire \section_out12[36]_i_4_n_0 ;
  wire \section_out12[36]_i_5_n_0 ;
  wire \section_out12[40]_i_2_n_0 ;
  wire \section_out12[40]_i_3_n_0 ;
  wire \section_out12[40]_i_4_n_0 ;
  wire \section_out12[40]_i_5_n_0 ;
  wire \section_out12[44]_i_2_n_0 ;
  wire \section_out12[44]_i_3_n_0 ;
  wire \section_out12[44]_i_4_n_0 ;
  wire \section_out12[44]_i_5_n_0 ;
  wire \section_out12[48]_i_2_n_0 ;
  wire \section_out12[48]_i_3_n_0 ;
  wire \section_out12[48]_i_4_n_0 ;
  wire \section_out12[48]_i_5_n_0 ;
  wire \section_out12[4]_i_2_n_0 ;
  wire \section_out12[4]_i_3_n_0 ;
  wire \section_out12[4]_i_4_n_0 ;
  wire \section_out12[4]_i_5_n_0 ;
  wire \section_out12[52]_i_2_n_0 ;
  wire \section_out12[52]_i_3_n_0 ;
  wire \section_out12[52]_i_4_n_0 ;
  wire \section_out12[52]_i_5_n_0 ;
  wire \section_out12[56]_i_2_n_0 ;
  wire \section_out12[56]_i_3_n_0 ;
  wire \section_out12[56]_i_4_n_0 ;
  wire \section_out12[56]_i_5_n_0 ;
  wire \section_out12[60]_i_2_n_0 ;
  wire \section_out12[60]_i_3_n_0 ;
  wire \section_out12[60]_i_4_n_0 ;
  wire \section_out12[60]_i_5_n_0 ;
  wire \section_out12[64]_i_2_n_0 ;
  wire \section_out12[64]_i_3_n_0 ;
  wire \section_out12[64]_i_4_n_0 ;
  wire \section_out12[64]_i_5_n_0 ;
  wire \section_out12[68]_i_2_n_0 ;
  wire \section_out12[68]_i_3_n_0 ;
  wire \section_out12[68]_i_4_n_0 ;
  wire \section_out12[68]_i_5_n_0 ;
  wire \section_out12[72]_i_2_n_0 ;
  wire \section_out12[72]_i_3_n_0 ;
  wire \section_out12[72]_i_4_n_0 ;
  wire \section_out12[72]_i_5_n_0 ;
  wire \section_out12[76]_i_2_n_0 ;
  wire \section_out12[76]_i_3_n_0 ;
  wire \section_out12[76]_i_4_n_0 ;
  wire \section_out12[76]_i_5_n_0 ;
  wire \section_out12[80]_i_2_n_0 ;
  wire \section_out12[80]_i_3_n_0 ;
  wire \section_out12[80]_i_4_n_0 ;
  wire \section_out12[80]_i_5_n_0 ;
  wire \section_out12[84]_i_2_n_0 ;
  wire \section_out12[84]_i_3_n_0 ;
  wire \section_out12[84]_i_4_n_0 ;
  wire \section_out12[84]_i_5_n_0 ;
  wire \section_out12[88]_i_2_n_0 ;
  wire \section_out12[88]_i_3_n_0 ;
  wire \section_out12[88]_i_4_n_0 ;
  wire \section_out12[88]_i_5_n_0 ;
  wire \section_out12[8]_i_2_n_0 ;
  wire \section_out12[8]_i_3_n_0 ;
  wire \section_out12[8]_i_4_n_0 ;
  wire \section_out12[8]_i_5_n_0 ;
  wire \section_out12[92]_i_2_n_0 ;
  wire \section_out12[92]_i_3_n_0 ;
  wire \section_out12[92]_i_4_n_0 ;
  wire \section_out12[92]_i_5_n_0 ;
  wire \section_out12[96]_i_2_n_0 ;
  wire \section_out12[96]_i_3_n_0 ;
  wire \section_out12[96]_i_4_n_0 ;
  wire \section_out12[96]_i_5_n_0 ;
  wire \section_out12_reg[0]_i_1_n_0 ;
  wire \section_out12_reg[0]_i_1_n_1 ;
  wire \section_out12_reg[0]_i_1_n_2 ;
  wire \section_out12_reg[0]_i_1_n_3 ;
  wire \section_out12_reg[0]_i_1_n_4 ;
  wire \section_out12_reg[0]_i_1_n_5 ;
  wire \section_out12_reg[0]_i_1_n_6 ;
  wire \section_out12_reg[0]_i_1_n_7 ;
  wire \section_out12_reg[100]_i_1_n_0 ;
  wire \section_out12_reg[100]_i_1_n_1 ;
  wire \section_out12_reg[100]_i_1_n_2 ;
  wire \section_out12_reg[100]_i_1_n_3 ;
  wire \section_out12_reg[100]_i_1_n_4 ;
  wire \section_out12_reg[100]_i_1_n_5 ;
  wire \section_out12_reg[100]_i_1_n_6 ;
  wire \section_out12_reg[100]_i_1_n_7 ;
  wire \section_out12_reg[104]_i_1_n_0 ;
  wire \section_out12_reg[104]_i_1_n_1 ;
  wire \section_out12_reg[104]_i_1_n_2 ;
  wire \section_out12_reg[104]_i_1_n_3 ;
  wire \section_out12_reg[104]_i_1_n_4 ;
  wire \section_out12_reg[104]_i_1_n_5 ;
  wire \section_out12_reg[104]_i_1_n_6 ;
  wire \section_out12_reg[104]_i_1_n_7 ;
  wire \section_out12_reg[108]_i_1_n_7 ;
  wire \section_out12_reg[12]_i_1_n_0 ;
  wire \section_out12_reg[12]_i_1_n_1 ;
  wire \section_out12_reg[12]_i_1_n_2 ;
  wire \section_out12_reg[12]_i_1_n_3 ;
  wire \section_out12_reg[12]_i_1_n_4 ;
  wire \section_out12_reg[12]_i_1_n_5 ;
  wire \section_out12_reg[12]_i_1_n_6 ;
  wire \section_out12_reg[12]_i_1_n_7 ;
  wire \section_out12_reg[16]_i_1_n_0 ;
  wire \section_out12_reg[16]_i_1_n_1 ;
  wire \section_out12_reg[16]_i_1_n_2 ;
  wire \section_out12_reg[16]_i_1_n_3 ;
  wire \section_out12_reg[16]_i_1_n_4 ;
  wire \section_out12_reg[16]_i_1_n_5 ;
  wire \section_out12_reg[16]_i_1_n_6 ;
  wire \section_out12_reg[16]_i_1_n_7 ;
  wire \section_out12_reg[20]_i_1_n_0 ;
  wire \section_out12_reg[20]_i_1_n_1 ;
  wire \section_out12_reg[20]_i_1_n_2 ;
  wire \section_out12_reg[20]_i_1_n_3 ;
  wire \section_out12_reg[20]_i_1_n_4 ;
  wire \section_out12_reg[20]_i_1_n_5 ;
  wire \section_out12_reg[20]_i_1_n_6 ;
  wire \section_out12_reg[20]_i_1_n_7 ;
  wire \section_out12_reg[24]_i_1_n_0 ;
  wire \section_out12_reg[24]_i_1_n_1 ;
  wire \section_out12_reg[24]_i_1_n_2 ;
  wire \section_out12_reg[24]_i_1_n_3 ;
  wire \section_out12_reg[24]_i_1_n_4 ;
  wire \section_out12_reg[24]_i_1_n_5 ;
  wire \section_out12_reg[24]_i_1_n_6 ;
  wire \section_out12_reg[24]_i_1_n_7 ;
  wire \section_out12_reg[28]_i_1_n_0 ;
  wire \section_out12_reg[28]_i_1_n_1 ;
  wire \section_out12_reg[28]_i_1_n_2 ;
  wire \section_out12_reg[28]_i_1_n_3 ;
  wire \section_out12_reg[28]_i_1_n_4 ;
  wire \section_out12_reg[28]_i_1_n_5 ;
  wire \section_out12_reg[28]_i_1_n_6 ;
  wire \section_out12_reg[28]_i_1_n_7 ;
  wire \section_out12_reg[32]_i_1_n_0 ;
  wire \section_out12_reg[32]_i_1_n_1 ;
  wire \section_out12_reg[32]_i_1_n_2 ;
  wire \section_out12_reg[32]_i_1_n_3 ;
  wire \section_out12_reg[32]_i_1_n_4 ;
  wire \section_out12_reg[32]_i_1_n_5 ;
  wire \section_out12_reg[32]_i_1_n_6 ;
  wire \section_out12_reg[32]_i_1_n_7 ;
  wire \section_out12_reg[36]_i_1_n_0 ;
  wire \section_out12_reg[36]_i_1_n_1 ;
  wire \section_out12_reg[36]_i_1_n_2 ;
  wire \section_out12_reg[36]_i_1_n_3 ;
  wire \section_out12_reg[36]_i_1_n_4 ;
  wire \section_out12_reg[36]_i_1_n_5 ;
  wire \section_out12_reg[36]_i_1_n_6 ;
  wire \section_out12_reg[36]_i_1_n_7 ;
  wire \section_out12_reg[40]_i_1_n_0 ;
  wire \section_out12_reg[40]_i_1_n_1 ;
  wire \section_out12_reg[40]_i_1_n_2 ;
  wire \section_out12_reg[40]_i_1_n_3 ;
  wire \section_out12_reg[40]_i_1_n_4 ;
  wire \section_out12_reg[40]_i_1_n_5 ;
  wire \section_out12_reg[40]_i_1_n_6 ;
  wire \section_out12_reg[40]_i_1_n_7 ;
  wire \section_out12_reg[44]_i_1_n_0 ;
  wire \section_out12_reg[44]_i_1_n_1 ;
  wire \section_out12_reg[44]_i_1_n_2 ;
  wire \section_out12_reg[44]_i_1_n_3 ;
  wire \section_out12_reg[44]_i_1_n_4 ;
  wire \section_out12_reg[44]_i_1_n_5 ;
  wire \section_out12_reg[44]_i_1_n_6 ;
  wire \section_out12_reg[44]_i_1_n_7 ;
  wire \section_out12_reg[48]_i_1_n_0 ;
  wire \section_out12_reg[48]_i_1_n_1 ;
  wire \section_out12_reg[48]_i_1_n_2 ;
  wire \section_out12_reg[48]_i_1_n_3 ;
  wire \section_out12_reg[48]_i_1_n_4 ;
  wire \section_out12_reg[48]_i_1_n_5 ;
  wire \section_out12_reg[48]_i_1_n_6 ;
  wire \section_out12_reg[48]_i_1_n_7 ;
  wire \section_out12_reg[4]_i_1_n_0 ;
  wire \section_out12_reg[4]_i_1_n_1 ;
  wire \section_out12_reg[4]_i_1_n_2 ;
  wire \section_out12_reg[4]_i_1_n_3 ;
  wire \section_out12_reg[4]_i_1_n_4 ;
  wire \section_out12_reg[4]_i_1_n_5 ;
  wire \section_out12_reg[4]_i_1_n_6 ;
  wire \section_out12_reg[4]_i_1_n_7 ;
  wire \section_out12_reg[52]_i_1_n_0 ;
  wire \section_out12_reg[52]_i_1_n_1 ;
  wire \section_out12_reg[52]_i_1_n_2 ;
  wire \section_out12_reg[52]_i_1_n_3 ;
  wire \section_out12_reg[52]_i_1_n_4 ;
  wire \section_out12_reg[52]_i_1_n_5 ;
  wire \section_out12_reg[52]_i_1_n_6 ;
  wire \section_out12_reg[52]_i_1_n_7 ;
  wire \section_out12_reg[56]_i_1_n_0 ;
  wire \section_out12_reg[56]_i_1_n_1 ;
  wire \section_out12_reg[56]_i_1_n_2 ;
  wire \section_out12_reg[56]_i_1_n_3 ;
  wire \section_out12_reg[56]_i_1_n_4 ;
  wire \section_out12_reg[56]_i_1_n_5 ;
  wire \section_out12_reg[56]_i_1_n_6 ;
  wire \section_out12_reg[56]_i_1_n_7 ;
  wire \section_out12_reg[60]_i_1_n_0 ;
  wire \section_out12_reg[60]_i_1_n_1 ;
  wire \section_out12_reg[60]_i_1_n_2 ;
  wire \section_out12_reg[60]_i_1_n_3 ;
  wire \section_out12_reg[60]_i_1_n_4 ;
  wire \section_out12_reg[60]_i_1_n_5 ;
  wire \section_out12_reg[60]_i_1_n_6 ;
  wire \section_out12_reg[60]_i_1_n_7 ;
  wire \section_out12_reg[64]_i_1_n_0 ;
  wire \section_out12_reg[64]_i_1_n_1 ;
  wire \section_out12_reg[64]_i_1_n_2 ;
  wire \section_out12_reg[64]_i_1_n_3 ;
  wire \section_out12_reg[64]_i_1_n_4 ;
  wire \section_out12_reg[64]_i_1_n_5 ;
  wire \section_out12_reg[64]_i_1_n_6 ;
  wire \section_out12_reg[64]_i_1_n_7 ;
  wire \section_out12_reg[68]_i_1_n_0 ;
  wire \section_out12_reg[68]_i_1_n_1 ;
  wire \section_out12_reg[68]_i_1_n_2 ;
  wire \section_out12_reg[68]_i_1_n_3 ;
  wire \section_out12_reg[68]_i_1_n_4 ;
  wire \section_out12_reg[68]_i_1_n_5 ;
  wire \section_out12_reg[68]_i_1_n_6 ;
  wire \section_out12_reg[68]_i_1_n_7 ;
  wire \section_out12_reg[72]_i_1_n_0 ;
  wire \section_out12_reg[72]_i_1_n_1 ;
  wire \section_out12_reg[72]_i_1_n_2 ;
  wire \section_out12_reg[72]_i_1_n_3 ;
  wire \section_out12_reg[72]_i_1_n_4 ;
  wire \section_out12_reg[72]_i_1_n_5 ;
  wire \section_out12_reg[72]_i_1_n_6 ;
  wire \section_out12_reg[72]_i_1_n_7 ;
  wire \section_out12_reg[76]_i_1_n_0 ;
  wire \section_out12_reg[76]_i_1_n_1 ;
  wire \section_out12_reg[76]_i_1_n_2 ;
  wire \section_out12_reg[76]_i_1_n_3 ;
  wire \section_out12_reg[76]_i_1_n_4 ;
  wire \section_out12_reg[76]_i_1_n_5 ;
  wire \section_out12_reg[76]_i_1_n_6 ;
  wire \section_out12_reg[76]_i_1_n_7 ;
  wire \section_out12_reg[80]_i_1_n_0 ;
  wire \section_out12_reg[80]_i_1_n_1 ;
  wire \section_out12_reg[80]_i_1_n_2 ;
  wire \section_out12_reg[80]_i_1_n_3 ;
  wire \section_out12_reg[80]_i_1_n_4 ;
  wire \section_out12_reg[80]_i_1_n_5 ;
  wire \section_out12_reg[80]_i_1_n_6 ;
  wire \section_out12_reg[80]_i_1_n_7 ;
  wire \section_out12_reg[84]_i_1_n_0 ;
  wire \section_out12_reg[84]_i_1_n_1 ;
  wire \section_out12_reg[84]_i_1_n_2 ;
  wire \section_out12_reg[84]_i_1_n_3 ;
  wire \section_out12_reg[84]_i_1_n_4 ;
  wire \section_out12_reg[84]_i_1_n_5 ;
  wire \section_out12_reg[84]_i_1_n_6 ;
  wire \section_out12_reg[84]_i_1_n_7 ;
  wire \section_out12_reg[88]_i_1_n_0 ;
  wire \section_out12_reg[88]_i_1_n_1 ;
  wire \section_out12_reg[88]_i_1_n_2 ;
  wire \section_out12_reg[88]_i_1_n_3 ;
  wire \section_out12_reg[88]_i_1_n_4 ;
  wire \section_out12_reg[88]_i_1_n_5 ;
  wire \section_out12_reg[88]_i_1_n_6 ;
  wire \section_out12_reg[88]_i_1_n_7 ;
  wire \section_out12_reg[8]_i_1_n_0 ;
  wire \section_out12_reg[8]_i_1_n_1 ;
  wire \section_out12_reg[8]_i_1_n_2 ;
  wire \section_out12_reg[8]_i_1_n_3 ;
  wire \section_out12_reg[8]_i_1_n_4 ;
  wire \section_out12_reg[8]_i_1_n_5 ;
  wire \section_out12_reg[8]_i_1_n_6 ;
  wire \section_out12_reg[8]_i_1_n_7 ;
  wire \section_out12_reg[92]_i_1_n_0 ;
  wire \section_out12_reg[92]_i_1_n_1 ;
  wire \section_out12_reg[92]_i_1_n_2 ;
  wire \section_out12_reg[92]_i_1_n_3 ;
  wire \section_out12_reg[92]_i_1_n_4 ;
  wire \section_out12_reg[92]_i_1_n_5 ;
  wire \section_out12_reg[92]_i_1_n_6 ;
  wire \section_out12_reg[92]_i_1_n_7 ;
  wire \section_out12_reg[96]_i_1_n_0 ;
  wire \section_out12_reg[96]_i_1_n_1 ;
  wire \section_out12_reg[96]_i_1_n_2 ;
  wire \section_out12_reg[96]_i_1_n_3 ;
  wire \section_out12_reg[96]_i_1_n_4 ;
  wire \section_out12_reg[96]_i_1_n_5 ;
  wire \section_out12_reg[96]_i_1_n_6 ;
  wire \section_out12_reg[96]_i_1_n_7 ;
  wire \section_out12_reg_n_0_[0] ;
  wire \section_out12_reg_n_0_[100] ;
  wire \section_out12_reg_n_0_[101] ;
  wire \section_out12_reg_n_0_[102] ;
  wire \section_out12_reg_n_0_[103] ;
  wire \section_out12_reg_n_0_[104] ;
  wire \section_out12_reg_n_0_[105] ;
  wire \section_out12_reg_n_0_[106] ;
  wire \section_out12_reg_n_0_[107] ;
  wire \section_out12_reg_n_0_[108] ;
  wire \section_out12_reg_n_0_[10] ;
  wire \section_out12_reg_n_0_[11] ;
  wire \section_out12_reg_n_0_[12] ;
  wire \section_out12_reg_n_0_[13] ;
  wire \section_out12_reg_n_0_[14] ;
  wire \section_out12_reg_n_0_[15] ;
  wire \section_out12_reg_n_0_[16] ;
  wire \section_out12_reg_n_0_[17] ;
  wire \section_out12_reg_n_0_[18] ;
  wire \section_out12_reg_n_0_[19] ;
  wire \section_out12_reg_n_0_[1] ;
  wire \section_out12_reg_n_0_[20] ;
  wire \section_out12_reg_n_0_[21] ;
  wire \section_out12_reg_n_0_[22] ;
  wire \section_out12_reg_n_0_[23] ;
  wire \section_out12_reg_n_0_[24] ;
  wire \section_out12_reg_n_0_[25] ;
  wire \section_out12_reg_n_0_[26] ;
  wire \section_out12_reg_n_0_[27] ;
  wire \section_out12_reg_n_0_[28] ;
  wire \section_out12_reg_n_0_[29] ;
  wire \section_out12_reg_n_0_[2] ;
  wire \section_out12_reg_n_0_[30] ;
  wire \section_out12_reg_n_0_[31] ;
  wire \section_out12_reg_n_0_[32] ;
  wire \section_out12_reg_n_0_[33] ;
  wire \section_out12_reg_n_0_[34] ;
  wire \section_out12_reg_n_0_[35] ;
  wire \section_out12_reg_n_0_[36] ;
  wire \section_out12_reg_n_0_[37] ;
  wire \section_out12_reg_n_0_[38] ;
  wire \section_out12_reg_n_0_[39] ;
  wire \section_out12_reg_n_0_[3] ;
  wire \section_out12_reg_n_0_[40] ;
  wire \section_out12_reg_n_0_[41] ;
  wire \section_out12_reg_n_0_[42] ;
  wire \section_out12_reg_n_0_[43] ;
  wire \section_out12_reg_n_0_[44] ;
  wire \section_out12_reg_n_0_[45] ;
  wire \section_out12_reg_n_0_[46] ;
  wire \section_out12_reg_n_0_[47] ;
  wire \section_out12_reg_n_0_[48] ;
  wire \section_out12_reg_n_0_[49] ;
  wire \section_out12_reg_n_0_[4] ;
  wire \section_out12_reg_n_0_[50] ;
  wire \section_out12_reg_n_0_[51] ;
  wire \section_out12_reg_n_0_[52] ;
  wire \section_out12_reg_n_0_[53] ;
  wire \section_out12_reg_n_0_[54] ;
  wire \section_out12_reg_n_0_[55] ;
  wire \section_out12_reg_n_0_[56] ;
  wire \section_out12_reg_n_0_[57] ;
  wire \section_out12_reg_n_0_[58] ;
  wire \section_out12_reg_n_0_[59] ;
  wire \section_out12_reg_n_0_[5] ;
  wire \section_out12_reg_n_0_[60] ;
  wire \section_out12_reg_n_0_[61] ;
  wire \section_out12_reg_n_0_[62] ;
  wire \section_out12_reg_n_0_[63] ;
  wire \section_out12_reg_n_0_[64] ;
  wire \section_out12_reg_n_0_[65] ;
  wire \section_out12_reg_n_0_[66] ;
  wire \section_out12_reg_n_0_[67] ;
  wire \section_out12_reg_n_0_[68] ;
  wire \section_out12_reg_n_0_[69] ;
  wire \section_out12_reg_n_0_[6] ;
  wire \section_out12_reg_n_0_[70] ;
  wire \section_out12_reg_n_0_[71] ;
  wire \section_out12_reg_n_0_[72] ;
  wire \section_out12_reg_n_0_[73] ;
  wire \section_out12_reg_n_0_[74] ;
  wire \section_out12_reg_n_0_[75] ;
  wire \section_out12_reg_n_0_[76] ;
  wire \section_out12_reg_n_0_[77] ;
  wire \section_out12_reg_n_0_[78] ;
  wire \section_out12_reg_n_0_[79] ;
  wire \section_out12_reg_n_0_[7] ;
  wire \section_out12_reg_n_0_[80] ;
  wire \section_out12_reg_n_0_[81] ;
  wire \section_out12_reg_n_0_[82] ;
  wire \section_out12_reg_n_0_[83] ;
  wire \section_out12_reg_n_0_[84] ;
  wire \section_out12_reg_n_0_[85] ;
  wire \section_out12_reg_n_0_[86] ;
  wire \section_out12_reg_n_0_[87] ;
  wire \section_out12_reg_n_0_[88] ;
  wire \section_out12_reg_n_0_[89] ;
  wire \section_out12_reg_n_0_[8] ;
  wire \section_out12_reg_n_0_[90] ;
  wire \section_out12_reg_n_0_[91] ;
  wire \section_out12_reg_n_0_[92] ;
  wire \section_out12_reg_n_0_[93] ;
  wire \section_out12_reg_n_0_[94] ;
  wire \section_out12_reg_n_0_[95] ;
  wire \section_out12_reg_n_0_[96] ;
  wire \section_out12_reg_n_0_[97] ;
  wire \section_out12_reg_n_0_[98] ;
  wire \section_out12_reg_n_0_[99] ;
  wire \section_out12_reg_n_0_[9] ;
  wire \section_out7[0]_i_2_n_0 ;
  wire \section_out7[0]_i_3_n_0 ;
  wire \section_out7[0]_i_4_n_0 ;
  wire \section_out7[0]_i_5_n_0 ;
  wire \section_out7[12]_i_2_n_0 ;
  wire \section_out7[12]_i_3_n_0 ;
  wire \section_out7[12]_i_4_n_0 ;
  wire \section_out7[12]_i_5_n_0 ;
  wire \section_out7[16]_i_2_n_0 ;
  wire \section_out7[16]_i_3_n_0 ;
  wire \section_out7[16]_i_4_n_0 ;
  wire \section_out7[16]_i_5_n_0 ;
  wire \section_out7[20]_i_2_n_0 ;
  wire \section_out7[20]_i_3_n_0 ;
  wire \section_out7[20]_i_4_n_0 ;
  wire \section_out7[20]_i_5_n_0 ;
  wire \section_out7[24]_i_2_n_0 ;
  wire \section_out7[24]_i_3_n_0 ;
  wire \section_out7[24]_i_4_n_0 ;
  wire \section_out7[24]_i_5_n_0 ;
  wire \section_out7[28]_i_2_n_0 ;
  wire \section_out7[28]_i_3_n_0 ;
  wire \section_out7[28]_i_4_n_0 ;
  wire \section_out7[28]_i_5_n_0 ;
  wire \section_out7[32]_i_2_n_0 ;
  wire \section_out7[32]_i_3_n_0 ;
  wire \section_out7[32]_i_4_n_0 ;
  wire \section_out7[32]_i_5_n_0 ;
  wire \section_out7[4]_i_2_n_0 ;
  wire \section_out7[4]_i_3_n_0 ;
  wire \section_out7[4]_i_4_n_0 ;
  wire \section_out7[4]_i_5_n_0 ;
  wire \section_out7[8]_i_2_n_0 ;
  wire \section_out7[8]_i_3_n_0 ;
  wire \section_out7[8]_i_4_n_0 ;
  wire \section_out7[8]_i_5_n_0 ;
  wire [35:0]section_out7_reg;
  wire \section_out7_reg[0]_i_1_n_0 ;
  wire \section_out7_reg[0]_i_1_n_1 ;
  wire \section_out7_reg[0]_i_1_n_2 ;
  wire \section_out7_reg[0]_i_1_n_3 ;
  wire \section_out7_reg[0]_i_1_n_4 ;
  wire \section_out7_reg[0]_i_1_n_5 ;
  wire \section_out7_reg[0]_i_1_n_6 ;
  wire \section_out7_reg[0]_i_1_n_7 ;
  wire \section_out7_reg[12]_i_1_n_0 ;
  wire \section_out7_reg[12]_i_1_n_1 ;
  wire \section_out7_reg[12]_i_1_n_2 ;
  wire \section_out7_reg[12]_i_1_n_3 ;
  wire \section_out7_reg[12]_i_1_n_4 ;
  wire \section_out7_reg[12]_i_1_n_5 ;
  wire \section_out7_reg[12]_i_1_n_6 ;
  wire \section_out7_reg[12]_i_1_n_7 ;
  wire \section_out7_reg[16]_i_1_n_0 ;
  wire \section_out7_reg[16]_i_1_n_1 ;
  wire \section_out7_reg[16]_i_1_n_2 ;
  wire \section_out7_reg[16]_i_1_n_3 ;
  wire \section_out7_reg[16]_i_1_n_4 ;
  wire \section_out7_reg[16]_i_1_n_5 ;
  wire \section_out7_reg[16]_i_1_n_6 ;
  wire \section_out7_reg[16]_i_1_n_7 ;
  wire \section_out7_reg[20]_i_1_n_0 ;
  wire \section_out7_reg[20]_i_1_n_1 ;
  wire \section_out7_reg[20]_i_1_n_2 ;
  wire \section_out7_reg[20]_i_1_n_3 ;
  wire \section_out7_reg[20]_i_1_n_4 ;
  wire \section_out7_reg[20]_i_1_n_5 ;
  wire \section_out7_reg[20]_i_1_n_6 ;
  wire \section_out7_reg[20]_i_1_n_7 ;
  wire \section_out7_reg[24]_i_1_n_0 ;
  wire \section_out7_reg[24]_i_1_n_1 ;
  wire \section_out7_reg[24]_i_1_n_2 ;
  wire \section_out7_reg[24]_i_1_n_3 ;
  wire \section_out7_reg[24]_i_1_n_4 ;
  wire \section_out7_reg[24]_i_1_n_5 ;
  wire \section_out7_reg[24]_i_1_n_6 ;
  wire \section_out7_reg[24]_i_1_n_7 ;
  wire \section_out7_reg[28]_i_1_n_0 ;
  wire \section_out7_reg[28]_i_1_n_1 ;
  wire \section_out7_reg[28]_i_1_n_2 ;
  wire \section_out7_reg[28]_i_1_n_3 ;
  wire \section_out7_reg[28]_i_1_n_4 ;
  wire \section_out7_reg[28]_i_1_n_5 ;
  wire \section_out7_reg[28]_i_1_n_6 ;
  wire \section_out7_reg[28]_i_1_n_7 ;
  wire \section_out7_reg[32]_i_1_n_1 ;
  wire \section_out7_reg[32]_i_1_n_2 ;
  wire \section_out7_reg[32]_i_1_n_3 ;
  wire \section_out7_reg[32]_i_1_n_4 ;
  wire \section_out7_reg[32]_i_1_n_5 ;
  wire \section_out7_reg[32]_i_1_n_6 ;
  wire \section_out7_reg[32]_i_1_n_7 ;
  wire \section_out7_reg[4]_i_1_n_0 ;
  wire \section_out7_reg[4]_i_1_n_1 ;
  wire \section_out7_reg[4]_i_1_n_2 ;
  wire \section_out7_reg[4]_i_1_n_3 ;
  wire \section_out7_reg[4]_i_1_n_4 ;
  wire \section_out7_reg[4]_i_1_n_5 ;
  wire \section_out7_reg[4]_i_1_n_6 ;
  wire \section_out7_reg[4]_i_1_n_7 ;
  wire \section_out7_reg[8]_i_1_n_0 ;
  wire \section_out7_reg[8]_i_1_n_1 ;
  wire \section_out7_reg[8]_i_1_n_2 ;
  wire \section_out7_reg[8]_i_1_n_3 ;
  wire \section_out7_reg[8]_i_1_n_4 ;
  wire \section_out7_reg[8]_i_1_n_5 ;
  wire \section_out7_reg[8]_i_1_n_6 ;
  wire \section_out7_reg[8]_i_1_n_7 ;
  wire \section_out8[0]_i_2_n_0 ;
  wire \section_out8[0]_i_3_n_0 ;
  wire \section_out8[0]_i_4_n_0 ;
  wire \section_out8[0]_i_5_n_0 ;
  wire \section_out8[12]_i_2_n_0 ;
  wire \section_out8[12]_i_3_n_0 ;
  wire \section_out8[12]_i_4_n_0 ;
  wire \section_out8[12]_i_5_n_0 ;
  wire \section_out8[16]_i_2_n_0 ;
  wire \section_out8[16]_i_3_n_0 ;
  wire \section_out8[16]_i_4_n_0 ;
  wire \section_out8[16]_i_5_n_0 ;
  wire \section_out8[20]_i_2_n_0 ;
  wire \section_out8[20]_i_3_n_0 ;
  wire \section_out8[20]_i_4_n_0 ;
  wire \section_out8[20]_i_5_n_0 ;
  wire \section_out8[24]_i_2_n_0 ;
  wire \section_out8[24]_i_3_n_0 ;
  wire \section_out8[24]_i_4_n_0 ;
  wire \section_out8[24]_i_5_n_0 ;
  wire \section_out8[28]_i_2_n_0 ;
  wire \section_out8[28]_i_3_n_0 ;
  wire \section_out8[28]_i_4_n_0 ;
  wire \section_out8[28]_i_5_n_0 ;
  wire \section_out8[32]_i_2_n_0 ;
  wire \section_out8[32]_i_3_n_0 ;
  wire \section_out8[32]_i_4_n_0 ;
  wire \section_out8[32]_i_5_n_0 ;
  wire \section_out8[36]_i_2_n_0 ;
  wire \section_out8[36]_i_3_n_0 ;
  wire \section_out8[36]_i_4_n_0 ;
  wire \section_out8[36]_i_5_n_0 ;
  wire \section_out8[40]_i_2_n_0 ;
  wire \section_out8[40]_i_3_n_0 ;
  wire \section_out8[40]_i_4_n_0 ;
  wire \section_out8[40]_i_5_n_0 ;
  wire \section_out8[44]_i_2_n_0 ;
  wire \section_out8[44]_i_3_n_0 ;
  wire \section_out8[44]_i_4_n_0 ;
  wire \section_out8[44]_i_5_n_0 ;
  wire \section_out8[48]_i_2_n_0 ;
  wire \section_out8[48]_i_3_n_0 ;
  wire \section_out8[48]_i_4_n_0 ;
  wire \section_out8[4]_i_2_n_0 ;
  wire \section_out8[4]_i_3_n_0 ;
  wire \section_out8[4]_i_4_n_0 ;
  wire \section_out8[4]_i_5_n_0 ;
  wire \section_out8[8]_i_2_n_0 ;
  wire \section_out8[8]_i_3_n_0 ;
  wire \section_out8[8]_i_4_n_0 ;
  wire \section_out8[8]_i_5_n_0 ;
  wire [50:0]section_out8_reg;
  wire \section_out8_reg[0]_i_1_n_0 ;
  wire \section_out8_reg[0]_i_1_n_1 ;
  wire \section_out8_reg[0]_i_1_n_2 ;
  wire \section_out8_reg[0]_i_1_n_3 ;
  wire \section_out8_reg[0]_i_1_n_4 ;
  wire \section_out8_reg[0]_i_1_n_5 ;
  wire \section_out8_reg[0]_i_1_n_6 ;
  wire \section_out8_reg[0]_i_1_n_7 ;
  wire \section_out8_reg[12]_i_1_n_0 ;
  wire \section_out8_reg[12]_i_1_n_1 ;
  wire \section_out8_reg[12]_i_1_n_2 ;
  wire \section_out8_reg[12]_i_1_n_3 ;
  wire \section_out8_reg[12]_i_1_n_4 ;
  wire \section_out8_reg[12]_i_1_n_5 ;
  wire \section_out8_reg[12]_i_1_n_6 ;
  wire \section_out8_reg[12]_i_1_n_7 ;
  wire \section_out8_reg[16]_i_1_n_0 ;
  wire \section_out8_reg[16]_i_1_n_1 ;
  wire \section_out8_reg[16]_i_1_n_2 ;
  wire \section_out8_reg[16]_i_1_n_3 ;
  wire \section_out8_reg[16]_i_1_n_4 ;
  wire \section_out8_reg[16]_i_1_n_5 ;
  wire \section_out8_reg[16]_i_1_n_6 ;
  wire \section_out8_reg[16]_i_1_n_7 ;
  wire \section_out8_reg[20]_i_1_n_0 ;
  wire \section_out8_reg[20]_i_1_n_1 ;
  wire \section_out8_reg[20]_i_1_n_2 ;
  wire \section_out8_reg[20]_i_1_n_3 ;
  wire \section_out8_reg[20]_i_1_n_4 ;
  wire \section_out8_reg[20]_i_1_n_5 ;
  wire \section_out8_reg[20]_i_1_n_6 ;
  wire \section_out8_reg[20]_i_1_n_7 ;
  wire \section_out8_reg[24]_i_1_n_0 ;
  wire \section_out8_reg[24]_i_1_n_1 ;
  wire \section_out8_reg[24]_i_1_n_2 ;
  wire \section_out8_reg[24]_i_1_n_3 ;
  wire \section_out8_reg[24]_i_1_n_4 ;
  wire \section_out8_reg[24]_i_1_n_5 ;
  wire \section_out8_reg[24]_i_1_n_6 ;
  wire \section_out8_reg[24]_i_1_n_7 ;
  wire \section_out8_reg[28]_i_1_n_0 ;
  wire \section_out8_reg[28]_i_1_n_1 ;
  wire \section_out8_reg[28]_i_1_n_2 ;
  wire \section_out8_reg[28]_i_1_n_3 ;
  wire \section_out8_reg[28]_i_1_n_4 ;
  wire \section_out8_reg[28]_i_1_n_5 ;
  wire \section_out8_reg[28]_i_1_n_6 ;
  wire \section_out8_reg[28]_i_1_n_7 ;
  wire \section_out8_reg[32]_i_1_n_0 ;
  wire \section_out8_reg[32]_i_1_n_1 ;
  wire \section_out8_reg[32]_i_1_n_2 ;
  wire \section_out8_reg[32]_i_1_n_3 ;
  wire \section_out8_reg[32]_i_1_n_4 ;
  wire \section_out8_reg[32]_i_1_n_5 ;
  wire \section_out8_reg[32]_i_1_n_6 ;
  wire \section_out8_reg[32]_i_1_n_7 ;
  wire \section_out8_reg[36]_i_1_n_0 ;
  wire \section_out8_reg[36]_i_1_n_1 ;
  wire \section_out8_reg[36]_i_1_n_2 ;
  wire \section_out8_reg[36]_i_1_n_3 ;
  wire \section_out8_reg[36]_i_1_n_4 ;
  wire \section_out8_reg[36]_i_1_n_5 ;
  wire \section_out8_reg[36]_i_1_n_6 ;
  wire \section_out8_reg[36]_i_1_n_7 ;
  wire \section_out8_reg[40]_i_1_n_0 ;
  wire \section_out8_reg[40]_i_1_n_1 ;
  wire \section_out8_reg[40]_i_1_n_2 ;
  wire \section_out8_reg[40]_i_1_n_3 ;
  wire \section_out8_reg[40]_i_1_n_4 ;
  wire \section_out8_reg[40]_i_1_n_5 ;
  wire \section_out8_reg[40]_i_1_n_6 ;
  wire \section_out8_reg[40]_i_1_n_7 ;
  wire \section_out8_reg[44]_i_1_n_0 ;
  wire \section_out8_reg[44]_i_1_n_1 ;
  wire \section_out8_reg[44]_i_1_n_2 ;
  wire \section_out8_reg[44]_i_1_n_3 ;
  wire \section_out8_reg[44]_i_1_n_4 ;
  wire \section_out8_reg[44]_i_1_n_5 ;
  wire \section_out8_reg[44]_i_1_n_6 ;
  wire \section_out8_reg[44]_i_1_n_7 ;
  wire \section_out8_reg[48]_i_1_n_2 ;
  wire \section_out8_reg[48]_i_1_n_3 ;
  wire \section_out8_reg[48]_i_1_n_5 ;
  wire \section_out8_reg[48]_i_1_n_6 ;
  wire \section_out8_reg[48]_i_1_n_7 ;
  wire \section_out8_reg[4]_i_1_n_0 ;
  wire \section_out8_reg[4]_i_1_n_1 ;
  wire \section_out8_reg[4]_i_1_n_2 ;
  wire \section_out8_reg[4]_i_1_n_3 ;
  wire \section_out8_reg[4]_i_1_n_4 ;
  wire \section_out8_reg[4]_i_1_n_5 ;
  wire \section_out8_reg[4]_i_1_n_6 ;
  wire \section_out8_reg[4]_i_1_n_7 ;
  wire \section_out8_reg[8]_i_1_n_0 ;
  wire \section_out8_reg[8]_i_1_n_1 ;
  wire \section_out8_reg[8]_i_1_n_2 ;
  wire \section_out8_reg[8]_i_1_n_3 ;
  wire \section_out8_reg[8]_i_1_n_4 ;
  wire \section_out8_reg[8]_i_1_n_5 ;
  wire \section_out8_reg[8]_i_1_n_6 ;
  wire \section_out8_reg[8]_i_1_n_7 ;
  wire \section_out9[0]_i_2_n_0 ;
  wire \section_out9[0]_i_3_n_0 ;
  wire \section_out9[0]_i_4_n_0 ;
  wire \section_out9[0]_i_5_n_0 ;
  wire \section_out9[12]_i_2_n_0 ;
  wire \section_out9[12]_i_3_n_0 ;
  wire \section_out9[12]_i_4_n_0 ;
  wire \section_out9[12]_i_5_n_0 ;
  wire \section_out9[16]_i_2_n_0 ;
  wire \section_out9[16]_i_3_n_0 ;
  wire \section_out9[16]_i_4_n_0 ;
  wire \section_out9[16]_i_5_n_0 ;
  wire \section_out9[20]_i_2_n_0 ;
  wire \section_out9[20]_i_3_n_0 ;
  wire \section_out9[20]_i_4_n_0 ;
  wire \section_out9[20]_i_5_n_0 ;
  wire \section_out9[24]_i_2_n_0 ;
  wire \section_out9[24]_i_3_n_0 ;
  wire \section_out9[24]_i_4_n_0 ;
  wire \section_out9[24]_i_5_n_0 ;
  wire \section_out9[28]_i_2_n_0 ;
  wire \section_out9[28]_i_3_n_0 ;
  wire \section_out9[28]_i_4_n_0 ;
  wire \section_out9[28]_i_5_n_0 ;
  wire \section_out9[32]_i_2_n_0 ;
  wire \section_out9[32]_i_3_n_0 ;
  wire \section_out9[32]_i_4_n_0 ;
  wire \section_out9[32]_i_5_n_0 ;
  wire \section_out9[36]_i_2_n_0 ;
  wire \section_out9[36]_i_3_n_0 ;
  wire \section_out9[36]_i_4_n_0 ;
  wire \section_out9[36]_i_5_n_0 ;
  wire \section_out9[40]_i_2_n_0 ;
  wire \section_out9[40]_i_3_n_0 ;
  wire \section_out9[40]_i_4_n_0 ;
  wire \section_out9[40]_i_5_n_0 ;
  wire \section_out9[44]_i_2_n_0 ;
  wire \section_out9[44]_i_3_n_0 ;
  wire \section_out9[44]_i_4_n_0 ;
  wire \section_out9[44]_i_5_n_0 ;
  wire \section_out9[48]_i_2_n_0 ;
  wire \section_out9[48]_i_3_n_0 ;
  wire \section_out9[48]_i_4_n_0 ;
  wire \section_out9[48]_i_5_n_0 ;
  wire \section_out9[4]_i_2_n_0 ;
  wire \section_out9[4]_i_3_n_0 ;
  wire \section_out9[4]_i_4_n_0 ;
  wire \section_out9[4]_i_5_n_0 ;
  wire \section_out9[52]_i_2_n_0 ;
  wire \section_out9[52]_i_3_n_0 ;
  wire \section_out9[52]_i_4_n_0 ;
  wire \section_out9[52]_i_5_n_0 ;
  wire \section_out9[56]_i_2_n_0 ;
  wire \section_out9[56]_i_3_n_0 ;
  wire \section_out9[56]_i_4_n_0 ;
  wire \section_out9[56]_i_5_n_0 ;
  wire \section_out9[60]_i_2_n_0 ;
  wire \section_out9[60]_i_3_n_0 ;
  wire \section_out9[60]_i_4_n_0 ;
  wire \section_out9[60]_i_5_n_0 ;
  wire \section_out9[64]_i_2_n_0 ;
  wire \section_out9[64]_i_3_n_0 ;
  wire \section_out9[8]_i_2_n_0 ;
  wire \section_out9[8]_i_3_n_0 ;
  wire \section_out9[8]_i_4_n_0 ;
  wire \section_out9[8]_i_5_n_0 ;
  wire [65:0]section_out9_reg;
  wire \section_out9_reg[0]_i_1_n_0 ;
  wire \section_out9_reg[0]_i_1_n_1 ;
  wire \section_out9_reg[0]_i_1_n_2 ;
  wire \section_out9_reg[0]_i_1_n_3 ;
  wire \section_out9_reg[0]_i_1_n_4 ;
  wire \section_out9_reg[0]_i_1_n_5 ;
  wire \section_out9_reg[0]_i_1_n_6 ;
  wire \section_out9_reg[0]_i_1_n_7 ;
  wire \section_out9_reg[12]_i_1_n_0 ;
  wire \section_out9_reg[12]_i_1_n_1 ;
  wire \section_out9_reg[12]_i_1_n_2 ;
  wire \section_out9_reg[12]_i_1_n_3 ;
  wire \section_out9_reg[12]_i_1_n_4 ;
  wire \section_out9_reg[12]_i_1_n_5 ;
  wire \section_out9_reg[12]_i_1_n_6 ;
  wire \section_out9_reg[12]_i_1_n_7 ;
  wire \section_out9_reg[16]_i_1_n_0 ;
  wire \section_out9_reg[16]_i_1_n_1 ;
  wire \section_out9_reg[16]_i_1_n_2 ;
  wire \section_out9_reg[16]_i_1_n_3 ;
  wire \section_out9_reg[16]_i_1_n_4 ;
  wire \section_out9_reg[16]_i_1_n_5 ;
  wire \section_out9_reg[16]_i_1_n_6 ;
  wire \section_out9_reg[16]_i_1_n_7 ;
  wire \section_out9_reg[20]_i_1_n_0 ;
  wire \section_out9_reg[20]_i_1_n_1 ;
  wire \section_out9_reg[20]_i_1_n_2 ;
  wire \section_out9_reg[20]_i_1_n_3 ;
  wire \section_out9_reg[20]_i_1_n_4 ;
  wire \section_out9_reg[20]_i_1_n_5 ;
  wire \section_out9_reg[20]_i_1_n_6 ;
  wire \section_out9_reg[20]_i_1_n_7 ;
  wire \section_out9_reg[24]_i_1_n_0 ;
  wire \section_out9_reg[24]_i_1_n_1 ;
  wire \section_out9_reg[24]_i_1_n_2 ;
  wire \section_out9_reg[24]_i_1_n_3 ;
  wire \section_out9_reg[24]_i_1_n_4 ;
  wire \section_out9_reg[24]_i_1_n_5 ;
  wire \section_out9_reg[24]_i_1_n_6 ;
  wire \section_out9_reg[24]_i_1_n_7 ;
  wire \section_out9_reg[28]_i_1_n_0 ;
  wire \section_out9_reg[28]_i_1_n_1 ;
  wire \section_out9_reg[28]_i_1_n_2 ;
  wire \section_out9_reg[28]_i_1_n_3 ;
  wire \section_out9_reg[28]_i_1_n_4 ;
  wire \section_out9_reg[28]_i_1_n_5 ;
  wire \section_out9_reg[28]_i_1_n_6 ;
  wire \section_out9_reg[28]_i_1_n_7 ;
  wire \section_out9_reg[32]_i_1_n_0 ;
  wire \section_out9_reg[32]_i_1_n_1 ;
  wire \section_out9_reg[32]_i_1_n_2 ;
  wire \section_out9_reg[32]_i_1_n_3 ;
  wire \section_out9_reg[32]_i_1_n_4 ;
  wire \section_out9_reg[32]_i_1_n_5 ;
  wire \section_out9_reg[32]_i_1_n_6 ;
  wire \section_out9_reg[32]_i_1_n_7 ;
  wire \section_out9_reg[36]_i_1_n_0 ;
  wire \section_out9_reg[36]_i_1_n_1 ;
  wire \section_out9_reg[36]_i_1_n_2 ;
  wire \section_out9_reg[36]_i_1_n_3 ;
  wire \section_out9_reg[36]_i_1_n_4 ;
  wire \section_out9_reg[36]_i_1_n_5 ;
  wire \section_out9_reg[36]_i_1_n_6 ;
  wire \section_out9_reg[36]_i_1_n_7 ;
  wire \section_out9_reg[40]_i_1_n_0 ;
  wire \section_out9_reg[40]_i_1_n_1 ;
  wire \section_out9_reg[40]_i_1_n_2 ;
  wire \section_out9_reg[40]_i_1_n_3 ;
  wire \section_out9_reg[40]_i_1_n_4 ;
  wire \section_out9_reg[40]_i_1_n_5 ;
  wire \section_out9_reg[40]_i_1_n_6 ;
  wire \section_out9_reg[40]_i_1_n_7 ;
  wire \section_out9_reg[44]_i_1_n_0 ;
  wire \section_out9_reg[44]_i_1_n_1 ;
  wire \section_out9_reg[44]_i_1_n_2 ;
  wire \section_out9_reg[44]_i_1_n_3 ;
  wire \section_out9_reg[44]_i_1_n_4 ;
  wire \section_out9_reg[44]_i_1_n_5 ;
  wire \section_out9_reg[44]_i_1_n_6 ;
  wire \section_out9_reg[44]_i_1_n_7 ;
  wire \section_out9_reg[48]_i_1_n_0 ;
  wire \section_out9_reg[48]_i_1_n_1 ;
  wire \section_out9_reg[48]_i_1_n_2 ;
  wire \section_out9_reg[48]_i_1_n_3 ;
  wire \section_out9_reg[48]_i_1_n_4 ;
  wire \section_out9_reg[48]_i_1_n_5 ;
  wire \section_out9_reg[48]_i_1_n_6 ;
  wire \section_out9_reg[48]_i_1_n_7 ;
  wire \section_out9_reg[4]_i_1_n_0 ;
  wire \section_out9_reg[4]_i_1_n_1 ;
  wire \section_out9_reg[4]_i_1_n_2 ;
  wire \section_out9_reg[4]_i_1_n_3 ;
  wire \section_out9_reg[4]_i_1_n_4 ;
  wire \section_out9_reg[4]_i_1_n_5 ;
  wire \section_out9_reg[4]_i_1_n_6 ;
  wire \section_out9_reg[4]_i_1_n_7 ;
  wire \section_out9_reg[52]_i_1_n_0 ;
  wire \section_out9_reg[52]_i_1_n_1 ;
  wire \section_out9_reg[52]_i_1_n_2 ;
  wire \section_out9_reg[52]_i_1_n_3 ;
  wire \section_out9_reg[52]_i_1_n_4 ;
  wire \section_out9_reg[52]_i_1_n_5 ;
  wire \section_out9_reg[52]_i_1_n_6 ;
  wire \section_out9_reg[52]_i_1_n_7 ;
  wire \section_out9_reg[56]_i_1_n_0 ;
  wire \section_out9_reg[56]_i_1_n_1 ;
  wire \section_out9_reg[56]_i_1_n_2 ;
  wire \section_out9_reg[56]_i_1_n_3 ;
  wire \section_out9_reg[56]_i_1_n_4 ;
  wire \section_out9_reg[56]_i_1_n_5 ;
  wire \section_out9_reg[56]_i_1_n_6 ;
  wire \section_out9_reg[56]_i_1_n_7 ;
  wire \section_out9_reg[60]_i_1_n_0 ;
  wire \section_out9_reg[60]_i_1_n_1 ;
  wire \section_out9_reg[60]_i_1_n_2 ;
  wire \section_out9_reg[60]_i_1_n_3 ;
  wire \section_out9_reg[60]_i_1_n_4 ;
  wire \section_out9_reg[60]_i_1_n_5 ;
  wire \section_out9_reg[60]_i_1_n_6 ;
  wire \section_out9_reg[60]_i_1_n_7 ;
  wire \section_out9_reg[64]_i_1_n_3 ;
  wire \section_out9_reg[64]_i_1_n_6 ;
  wire \section_out9_reg[64]_i_1_n_7 ;
  wire \section_out9_reg[8]_i_1_n_0 ;
  wire \section_out9_reg[8]_i_1_n_1 ;
  wire \section_out9_reg[8]_i_1_n_2 ;
  wire \section_out9_reg[8]_i_1_n_3 ;
  wire \section_out9_reg[8]_i_1_n_4 ;
  wire \section_out9_reg[8]_i_1_n_5 ;
  wire \section_out9_reg[8]_i_1_n_6 ;
  wire \section_out9_reg[8]_i_1_n_7 ;
  wire [31:0]sub_temp;
  wire [32:0]sub_temp_1;
  wire sub_temp_1_carry__0_i_1_n_0;
  wire sub_temp_1_carry__0_i_2_n_0;
  wire sub_temp_1_carry__0_i_3_n_0;
  wire sub_temp_1_carry__0_i_4_n_0;
  wire sub_temp_1_carry__0_n_0;
  wire sub_temp_1_carry__0_n_1;
  wire sub_temp_1_carry__0_n_2;
  wire sub_temp_1_carry__0_n_3;
  wire sub_temp_1_carry__1_i_1_n_0;
  wire sub_temp_1_carry__1_i_2_n_0;
  wire sub_temp_1_carry__1_i_3_n_0;
  wire sub_temp_1_carry__1_i_4_n_0;
  wire sub_temp_1_carry__1_n_0;
  wire sub_temp_1_carry__1_n_1;
  wire sub_temp_1_carry__1_n_2;
  wire sub_temp_1_carry__1_n_3;
  wire sub_temp_1_carry__2_i_1_n_0;
  wire sub_temp_1_carry__2_i_2_n_0;
  wire sub_temp_1_carry__2_i_3_n_0;
  wire sub_temp_1_carry__2_i_4_n_0;
  wire sub_temp_1_carry__2_n_0;
  wire sub_temp_1_carry__2_n_1;
  wire sub_temp_1_carry__2_n_2;
  wire sub_temp_1_carry__2_n_3;
  wire sub_temp_1_carry__3_i_1_n_0;
  wire sub_temp_1_carry__3_i_2_n_0;
  wire sub_temp_1_carry__3_i_3_n_0;
  wire sub_temp_1_carry__3_i_4_n_0;
  wire sub_temp_1_carry__3_n_0;
  wire sub_temp_1_carry__3_n_1;
  wire sub_temp_1_carry__3_n_2;
  wire sub_temp_1_carry__3_n_3;
  wire sub_temp_1_carry__4_i_1_n_0;
  wire sub_temp_1_carry__4_i_2_n_0;
  wire sub_temp_1_carry__4_i_3_n_0;
  wire sub_temp_1_carry__4_i_4_n_0;
  wire sub_temp_1_carry__4_n_0;
  wire sub_temp_1_carry__4_n_1;
  wire sub_temp_1_carry__4_n_2;
  wire sub_temp_1_carry__4_n_3;
  wire sub_temp_1_carry__5_i_1_n_0;
  wire sub_temp_1_carry__5_i_2_n_0;
  wire sub_temp_1_carry__5_i_3_n_0;
  wire sub_temp_1_carry__5_i_4_n_0;
  wire sub_temp_1_carry__5_n_0;
  wire sub_temp_1_carry__5_n_1;
  wire sub_temp_1_carry__5_n_2;
  wire sub_temp_1_carry__5_n_3;
  wire sub_temp_1_carry__6_i_1_n_0;
  wire sub_temp_1_carry__6_i_2_n_0;
  wire sub_temp_1_carry__6_i_3_n_0;
  wire sub_temp_1_carry__6_i_4_n_0;
  wire sub_temp_1_carry__6_n_0;
  wire sub_temp_1_carry__6_n_1;
  wire sub_temp_1_carry__6_n_2;
  wire sub_temp_1_carry__6_n_3;
  wire sub_temp_1_carry_i_1_n_0;
  wire sub_temp_1_carry_i_2_n_0;
  wire sub_temp_1_carry_i_3_n_0;
  wire sub_temp_1_carry_i_4_n_0;
  wire sub_temp_1_carry_n_0;
  wire sub_temp_1_carry_n_1;
  wire sub_temp_1_carry_n_2;
  wire sub_temp_1_carry_n_3;
  wire [33:0]sub_temp_2;
  wire sub_temp_2_carry__0_i_1_n_0;
  wire sub_temp_2_carry__0_i_2_n_0;
  wire sub_temp_2_carry__0_i_3_n_0;
  wire sub_temp_2_carry__0_i_4_n_0;
  wire sub_temp_2_carry__0_n_0;
  wire sub_temp_2_carry__0_n_1;
  wire sub_temp_2_carry__0_n_2;
  wire sub_temp_2_carry__0_n_3;
  wire sub_temp_2_carry__1_i_1_n_0;
  wire sub_temp_2_carry__1_i_2_n_0;
  wire sub_temp_2_carry__1_i_3_n_0;
  wire sub_temp_2_carry__1_i_4_n_0;
  wire sub_temp_2_carry__1_n_0;
  wire sub_temp_2_carry__1_n_1;
  wire sub_temp_2_carry__1_n_2;
  wire sub_temp_2_carry__1_n_3;
  wire sub_temp_2_carry__2_i_1_n_0;
  wire sub_temp_2_carry__2_i_2_n_0;
  wire sub_temp_2_carry__2_i_3_n_0;
  wire sub_temp_2_carry__2_i_4_n_0;
  wire sub_temp_2_carry__2_n_0;
  wire sub_temp_2_carry__2_n_1;
  wire sub_temp_2_carry__2_n_2;
  wire sub_temp_2_carry__2_n_3;
  wire sub_temp_2_carry__3_i_1_n_0;
  wire sub_temp_2_carry__3_i_2_n_0;
  wire sub_temp_2_carry__3_i_3_n_0;
  wire sub_temp_2_carry__3_i_4_n_0;
  wire sub_temp_2_carry__3_n_0;
  wire sub_temp_2_carry__3_n_1;
  wire sub_temp_2_carry__3_n_2;
  wire sub_temp_2_carry__3_n_3;
  wire sub_temp_2_carry__4_i_1_n_0;
  wire sub_temp_2_carry__4_i_2_n_0;
  wire sub_temp_2_carry__4_i_3_n_0;
  wire sub_temp_2_carry__4_i_4_n_0;
  wire sub_temp_2_carry__4_n_0;
  wire sub_temp_2_carry__4_n_1;
  wire sub_temp_2_carry__4_n_2;
  wire sub_temp_2_carry__4_n_3;
  wire sub_temp_2_carry__5_i_1_n_0;
  wire sub_temp_2_carry__5_i_2_n_0;
  wire sub_temp_2_carry__5_i_3_n_0;
  wire sub_temp_2_carry__5_i_4_n_0;
  wire sub_temp_2_carry__5_n_0;
  wire sub_temp_2_carry__5_n_1;
  wire sub_temp_2_carry__5_n_2;
  wire sub_temp_2_carry__5_n_3;
  wire sub_temp_2_carry__6_i_1_n_0;
  wire sub_temp_2_carry__6_i_2_n_0;
  wire sub_temp_2_carry__6_i_3_n_0;
  wire sub_temp_2_carry__6_i_4_n_0;
  wire sub_temp_2_carry__6_n_0;
  wire sub_temp_2_carry__6_n_1;
  wire sub_temp_2_carry__6_n_2;
  wire sub_temp_2_carry__6_n_3;
  wire sub_temp_2_carry__7_i_1_n_0;
  wire sub_temp_2_carry__7_n_3;
  wire sub_temp_2_carry_i_1_n_0;
  wire sub_temp_2_carry_i_2_n_0;
  wire sub_temp_2_carry_i_3_n_0;
  wire sub_temp_2_carry_i_4_n_0;
  wire sub_temp_2_carry_n_0;
  wire sub_temp_2_carry_n_1;
  wire sub_temp_2_carry_n_2;
  wire sub_temp_2_carry_n_3;
  wire [34:0]sub_temp_3;
  wire sub_temp_3_carry__0_i_1_n_0;
  wire sub_temp_3_carry__0_i_2_n_0;
  wire sub_temp_3_carry__0_i_3_n_0;
  wire sub_temp_3_carry__0_i_4_n_0;
  wire sub_temp_3_carry__0_n_0;
  wire sub_temp_3_carry__0_n_1;
  wire sub_temp_3_carry__0_n_2;
  wire sub_temp_3_carry__0_n_3;
  wire sub_temp_3_carry__1_i_1_n_0;
  wire sub_temp_3_carry__1_i_2_n_0;
  wire sub_temp_3_carry__1_i_3_n_0;
  wire sub_temp_3_carry__1_i_4_n_0;
  wire sub_temp_3_carry__1_n_0;
  wire sub_temp_3_carry__1_n_1;
  wire sub_temp_3_carry__1_n_2;
  wire sub_temp_3_carry__1_n_3;
  wire sub_temp_3_carry__2_i_1_n_0;
  wire sub_temp_3_carry__2_i_2_n_0;
  wire sub_temp_3_carry__2_i_3_n_0;
  wire sub_temp_3_carry__2_i_4_n_0;
  wire sub_temp_3_carry__2_n_0;
  wire sub_temp_3_carry__2_n_1;
  wire sub_temp_3_carry__2_n_2;
  wire sub_temp_3_carry__2_n_3;
  wire sub_temp_3_carry__3_i_1_n_0;
  wire sub_temp_3_carry__3_i_2_n_0;
  wire sub_temp_3_carry__3_i_3_n_0;
  wire sub_temp_3_carry__3_i_4_n_0;
  wire sub_temp_3_carry__3_n_0;
  wire sub_temp_3_carry__3_n_1;
  wire sub_temp_3_carry__3_n_2;
  wire sub_temp_3_carry__3_n_3;
  wire sub_temp_3_carry__4_i_1_n_0;
  wire sub_temp_3_carry__4_i_2_n_0;
  wire sub_temp_3_carry__4_i_3_n_0;
  wire sub_temp_3_carry__4_i_4_n_0;
  wire sub_temp_3_carry__4_n_0;
  wire sub_temp_3_carry__4_n_1;
  wire sub_temp_3_carry__4_n_2;
  wire sub_temp_3_carry__4_n_3;
  wire sub_temp_3_carry__5_i_1_n_0;
  wire sub_temp_3_carry__5_i_2_n_0;
  wire sub_temp_3_carry__5_i_3_n_0;
  wire sub_temp_3_carry__5_i_4_n_0;
  wire sub_temp_3_carry__5_n_0;
  wire sub_temp_3_carry__5_n_1;
  wire sub_temp_3_carry__5_n_2;
  wire sub_temp_3_carry__5_n_3;
  wire sub_temp_3_carry__6_i_1_n_0;
  wire sub_temp_3_carry__6_i_2_n_0;
  wire sub_temp_3_carry__6_i_3_n_0;
  wire sub_temp_3_carry__6_i_4_n_0;
  wire sub_temp_3_carry__6_n_0;
  wire sub_temp_3_carry__6_n_1;
  wire sub_temp_3_carry__6_n_2;
  wire sub_temp_3_carry__6_n_3;
  wire sub_temp_3_carry__7_i_1_n_0;
  wire sub_temp_3_carry__7_i_2_n_0;
  wire sub_temp_3_carry__7_n_2;
  wire sub_temp_3_carry__7_n_3;
  wire sub_temp_3_carry_i_1_n_0;
  wire sub_temp_3_carry_i_2_n_0;
  wire sub_temp_3_carry_i_3_n_0;
  wire sub_temp_3_carry_i_4_n_0;
  wire sub_temp_3_carry_n_0;
  wire sub_temp_3_carry_n_1;
  wire sub_temp_3_carry_n_2;
  wire sub_temp_3_carry_n_3;
  wire [35:0]sub_temp_4;
  wire sub_temp_4_carry__0_i_1_n_0;
  wire sub_temp_4_carry__0_i_2_n_0;
  wire sub_temp_4_carry__0_i_3_n_0;
  wire sub_temp_4_carry__0_i_4_n_0;
  wire sub_temp_4_carry__0_n_0;
  wire sub_temp_4_carry__0_n_1;
  wire sub_temp_4_carry__0_n_2;
  wire sub_temp_4_carry__0_n_3;
  wire sub_temp_4_carry__1_i_1_n_0;
  wire sub_temp_4_carry__1_i_2_n_0;
  wire sub_temp_4_carry__1_i_3_n_0;
  wire sub_temp_4_carry__1_i_4_n_0;
  wire sub_temp_4_carry__1_n_0;
  wire sub_temp_4_carry__1_n_1;
  wire sub_temp_4_carry__1_n_2;
  wire sub_temp_4_carry__1_n_3;
  wire sub_temp_4_carry__2_i_1_n_0;
  wire sub_temp_4_carry__2_i_2_n_0;
  wire sub_temp_4_carry__2_i_3_n_0;
  wire sub_temp_4_carry__2_i_4_n_0;
  wire sub_temp_4_carry__2_n_0;
  wire sub_temp_4_carry__2_n_1;
  wire sub_temp_4_carry__2_n_2;
  wire sub_temp_4_carry__2_n_3;
  wire sub_temp_4_carry__3_i_1_n_0;
  wire sub_temp_4_carry__3_i_2_n_0;
  wire sub_temp_4_carry__3_i_3_n_0;
  wire sub_temp_4_carry__3_i_4_n_0;
  wire sub_temp_4_carry__3_n_0;
  wire sub_temp_4_carry__3_n_1;
  wire sub_temp_4_carry__3_n_2;
  wire sub_temp_4_carry__3_n_3;
  wire sub_temp_4_carry__4_i_1_n_0;
  wire sub_temp_4_carry__4_i_2_n_0;
  wire sub_temp_4_carry__4_i_3_n_0;
  wire sub_temp_4_carry__4_i_4_n_0;
  wire sub_temp_4_carry__4_n_0;
  wire sub_temp_4_carry__4_n_1;
  wire sub_temp_4_carry__4_n_2;
  wire sub_temp_4_carry__4_n_3;
  wire sub_temp_4_carry__5_i_1_n_0;
  wire sub_temp_4_carry__5_i_2_n_0;
  wire sub_temp_4_carry__5_i_3_n_0;
  wire sub_temp_4_carry__5_i_4_n_0;
  wire sub_temp_4_carry__5_n_0;
  wire sub_temp_4_carry__5_n_1;
  wire sub_temp_4_carry__5_n_2;
  wire sub_temp_4_carry__5_n_3;
  wire sub_temp_4_carry__6_i_1_n_0;
  wire sub_temp_4_carry__6_i_2_n_0;
  wire sub_temp_4_carry__6_i_3_n_0;
  wire sub_temp_4_carry__6_i_4_n_0;
  wire sub_temp_4_carry__6_n_0;
  wire sub_temp_4_carry__6_n_1;
  wire sub_temp_4_carry__6_n_2;
  wire sub_temp_4_carry__6_n_3;
  wire sub_temp_4_carry__7_i_1_n_0;
  wire sub_temp_4_carry__7_i_2_n_0;
  wire sub_temp_4_carry__7_i_3_n_0;
  wire sub_temp_4_carry__7_n_1;
  wire sub_temp_4_carry__7_n_2;
  wire sub_temp_4_carry__7_n_3;
  wire sub_temp_4_carry_i_1_n_0;
  wire sub_temp_4_carry_i_2_n_0;
  wire sub_temp_4_carry_i_3_n_0;
  wire sub_temp_4_carry_i_4_n_0;
  wire sub_temp_4_carry_n_0;
  wire sub_temp_4_carry_n_1;
  wire sub_temp_4_carry_n_2;
  wire sub_temp_4_carry_n_3;
  wire [35:0]sub_temp_5;
  wire sub_temp_5_carry__0_i_1_n_0;
  wire sub_temp_5_carry__0_i_2_n_0;
  wire sub_temp_5_carry__0_i_3_n_0;
  wire sub_temp_5_carry__0_i_4_n_0;
  wire sub_temp_5_carry__0_n_0;
  wire sub_temp_5_carry__0_n_1;
  wire sub_temp_5_carry__0_n_2;
  wire sub_temp_5_carry__0_n_3;
  wire sub_temp_5_carry__1_i_1_n_0;
  wire sub_temp_5_carry__1_i_2_n_0;
  wire sub_temp_5_carry__1_i_3_n_0;
  wire sub_temp_5_carry__1_i_4_n_0;
  wire sub_temp_5_carry__1_n_0;
  wire sub_temp_5_carry__1_n_1;
  wire sub_temp_5_carry__1_n_2;
  wire sub_temp_5_carry__1_n_3;
  wire sub_temp_5_carry__2_i_1_n_0;
  wire sub_temp_5_carry__2_i_2_n_0;
  wire sub_temp_5_carry__2_i_3_n_0;
  wire sub_temp_5_carry__2_i_4_n_0;
  wire sub_temp_5_carry__2_n_0;
  wire sub_temp_5_carry__2_n_1;
  wire sub_temp_5_carry__2_n_2;
  wire sub_temp_5_carry__2_n_3;
  wire sub_temp_5_carry__3_i_1_n_0;
  wire sub_temp_5_carry__3_i_2_n_0;
  wire sub_temp_5_carry__3_i_3_n_0;
  wire sub_temp_5_carry__3_i_4_n_0;
  wire sub_temp_5_carry__3_n_0;
  wire sub_temp_5_carry__3_n_1;
  wire sub_temp_5_carry__3_n_2;
  wire sub_temp_5_carry__3_n_3;
  wire sub_temp_5_carry__4_i_1_n_0;
  wire sub_temp_5_carry__4_i_2_n_0;
  wire sub_temp_5_carry__4_i_3_n_0;
  wire sub_temp_5_carry__4_i_4_n_0;
  wire sub_temp_5_carry__4_n_0;
  wire sub_temp_5_carry__4_n_1;
  wire sub_temp_5_carry__4_n_2;
  wire sub_temp_5_carry__4_n_3;
  wire sub_temp_5_carry__5_i_1_n_0;
  wire sub_temp_5_carry__5_i_2_n_0;
  wire sub_temp_5_carry__5_i_3_n_0;
  wire sub_temp_5_carry__5_i_4_n_0;
  wire sub_temp_5_carry__5_n_0;
  wire sub_temp_5_carry__5_n_1;
  wire sub_temp_5_carry__5_n_2;
  wire sub_temp_5_carry__5_n_3;
  wire sub_temp_5_carry__6_i_1_n_0;
  wire sub_temp_5_carry__6_i_2_n_0;
  wire sub_temp_5_carry__6_i_3_n_0;
  wire sub_temp_5_carry__6_i_4_n_0;
  wire sub_temp_5_carry__6_n_0;
  wire sub_temp_5_carry__6_n_1;
  wire sub_temp_5_carry__6_n_2;
  wire sub_temp_5_carry__6_n_3;
  wire sub_temp_5_carry__7_i_1_n_0;
  wire sub_temp_5_carry__7_i_2_n_0;
  wire sub_temp_5_carry__7_i_3_n_0;
  wire sub_temp_5_carry__7_i_4_n_0;
  wire sub_temp_5_carry__7_n_1;
  wire sub_temp_5_carry__7_n_2;
  wire sub_temp_5_carry__7_n_3;
  wire sub_temp_5_carry_i_1_n_0;
  wire sub_temp_5_carry_i_2_n_0;
  wire sub_temp_5_carry_i_3_n_0;
  wire sub_temp_5_carry_i_4_n_0;
  wire sub_temp_5_carry_n_0;
  wire sub_temp_5_carry_n_1;
  wire sub_temp_5_carry_n_2;
  wire sub_temp_5_carry_n_3;
  wire sub_temp_carry__0_i_1_n_0;
  wire sub_temp_carry__0_i_2_n_0;
  wire sub_temp_carry__0_i_3_n_0;
  wire sub_temp_carry__0_i_4_n_0;
  wire sub_temp_carry__0_n_0;
  wire sub_temp_carry__0_n_1;
  wire sub_temp_carry__0_n_2;
  wire sub_temp_carry__0_n_3;
  wire sub_temp_carry__1_i_1_n_0;
  wire sub_temp_carry__1_i_2_n_0;
  wire sub_temp_carry__1_i_3_n_0;
  wire sub_temp_carry__1_i_4_n_0;
  wire sub_temp_carry__1_n_0;
  wire sub_temp_carry__1_n_1;
  wire sub_temp_carry__1_n_2;
  wire sub_temp_carry__1_n_3;
  wire sub_temp_carry__2_i_1_n_0;
  wire sub_temp_carry__2_i_2_n_0;
  wire sub_temp_carry__2_i_3_n_0;
  wire sub_temp_carry__2_i_4_n_0;
  wire sub_temp_carry__2_n_0;
  wire sub_temp_carry__2_n_1;
  wire sub_temp_carry__2_n_2;
  wire sub_temp_carry__2_n_3;
  wire sub_temp_carry__3_i_1_n_0;
  wire sub_temp_carry__3_i_2_n_0;
  wire sub_temp_carry__3_i_3_n_0;
  wire sub_temp_carry__3_i_4_n_0;
  wire sub_temp_carry__3_n_0;
  wire sub_temp_carry__3_n_1;
  wire sub_temp_carry__3_n_2;
  wire sub_temp_carry__3_n_3;
  wire sub_temp_carry__4_i_1_n_0;
  wire sub_temp_carry__4_i_2_n_0;
  wire sub_temp_carry__4_i_3_n_0;
  wire sub_temp_carry__4_i_4_n_0;
  wire sub_temp_carry__4_n_0;
  wire sub_temp_carry__4_n_1;
  wire sub_temp_carry__4_n_2;
  wire sub_temp_carry__4_n_3;
  wire sub_temp_carry__5_i_1_n_0;
  wire sub_temp_carry__5_i_2_n_0;
  wire sub_temp_carry__5_i_3_n_0;
  wire sub_temp_carry__5_i_4_n_0;
  wire sub_temp_carry__5_n_0;
  wire sub_temp_carry__5_n_1;
  wire sub_temp_carry__5_n_2;
  wire sub_temp_carry__5_n_3;
  wire sub_temp_carry__6_i_1_n_0;
  wire sub_temp_carry__6_i_2_n_0;
  wire sub_temp_carry__6_i_3_n_0;
  wire sub_temp_carry__6_n_1;
  wire sub_temp_carry__6_n_2;
  wire sub_temp_carry__6_n_3;
  wire sub_temp_carry_i_1_n_0;
  wire sub_temp_carry_i_2_n_0;
  wire sub_temp_carry_i_3_n_0;
  wire sub_temp_carry_i_4_n_0;
  wire sub_temp_carry_n_0;
  wire sub_temp_carry_n_1;
  wire sub_temp_carry_n_2;
  wire sub_temp_carry_n_3;
  wire [3:0]NLW_cur_count1_carry_O_UNCONNECTED;
  wire [3:0]NLW_cur_count1_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_cur_count1_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_cur_count1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_cur_count2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_cur_count2_carry__1_O_UNCONNECTED;
  wire [3:3]\NLW_cur_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_section_out10_reg[76]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out11_reg[92]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_section_out11_reg[92]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_section_out12_reg[108]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_section_out12_reg[108]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_section_out7_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out8_reg[48]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_section_out8_reg[48]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_section_out9_reg[64]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_section_out9_reg[64]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_sub_temp_1_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_sub_temp_1_carry__7_O_UNCONNECTED;
  wire [3:1]NLW_sub_temp_2_carry__7_CO_UNCONNECTED;
  wire [3:2]NLW_sub_temp_2_carry__7_O_UNCONNECTED;
  wire [3:2]NLW_sub_temp_3_carry__7_CO_UNCONNECTED;
  wire [3:3]NLW_sub_temp_3_carry__7_O_UNCONNECTED;
  wire [3:3]NLW_sub_temp_4_carry__7_CO_UNCONNECTED;
  wire [3:3]NLW_sub_temp_5_carry__7_CO_UNCONNECTED;
  wire [3:3]NLW_sub_temp_carry__6_CO_UNCONNECTED;

  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[0]),
        .Q(cic_pipeline1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[10]),
        .Q(cic_pipeline1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[11]),
        .Q(cic_pipeline1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[12]),
        .Q(cic_pipeline1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[13]),
        .Q(cic_pipeline1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[14]),
        .Q(cic_pipeline1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[15]),
        .Q(cic_pipeline1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[16]),
        .Q(cic_pipeline1[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[17]),
        .Q(cic_pipeline1[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[18]),
        .Q(cic_pipeline1[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[19]),
        .Q(cic_pipeline1[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[1]),
        .Q(cic_pipeline1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[20]),
        .Q(cic_pipeline1[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[21]),
        .Q(cic_pipeline1[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[22]),
        .Q(cic_pipeline1[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[23]),
        .Q(cic_pipeline1[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[24]),
        .Q(cic_pipeline1[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[25]),
        .Q(cic_pipeline1[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[26]),
        .Q(cic_pipeline1[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[27]),
        .Q(cic_pipeline1[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[28]),
        .Q(cic_pipeline1[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[29]),
        .Q(cic_pipeline1[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[2]),
        .Q(cic_pipeline1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[30]),
        .Q(cic_pipeline1[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[31]),
        .Q(cic_pipeline1[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[3]),
        .Q(cic_pipeline1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[4]),
        .Q(cic_pipeline1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[5]),
        .Q(cic_pipeline1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[6]),
        .Q(cic_pipeline1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[7]),
        .Q(cic_pipeline1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[8]),
        .Q(cic_pipeline1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline1_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp[9]),
        .Q(cic_pipeline1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[0]),
        .Q(cic_pipeline2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[10]),
        .Q(cic_pipeline2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[11]),
        .Q(cic_pipeline2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[12]),
        .Q(cic_pipeline2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[13]),
        .Q(cic_pipeline2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[14]),
        .Q(cic_pipeline2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[15]),
        .Q(cic_pipeline2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[16]),
        .Q(cic_pipeline2[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[17]),
        .Q(cic_pipeline2[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[18]),
        .Q(cic_pipeline2[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[19]),
        .Q(cic_pipeline2[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[1]),
        .Q(cic_pipeline2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[20]),
        .Q(cic_pipeline2[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[21]),
        .Q(cic_pipeline2[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[22]),
        .Q(cic_pipeline2[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[23]),
        .Q(cic_pipeline2[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[24]),
        .Q(cic_pipeline2[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[25]),
        .Q(cic_pipeline2[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[26]),
        .Q(cic_pipeline2[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[27]),
        .Q(cic_pipeline2[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[28]),
        .Q(cic_pipeline2[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[29]),
        .Q(cic_pipeline2[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[2]),
        .Q(cic_pipeline2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[30]),
        .Q(cic_pipeline2[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[31]),
        .Q(cic_pipeline2[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[32]),
        .Q(cic_pipeline2[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[3]),
        .Q(cic_pipeline2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[4]),
        .Q(cic_pipeline2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[5]),
        .Q(cic_pipeline2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[6]),
        .Q(cic_pipeline2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[7]),
        .Q(cic_pipeline2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[8]),
        .Q(cic_pipeline2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline2_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_1[9]),
        .Q(cic_pipeline2[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[0]),
        .Q(cic_pipeline3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[10]),
        .Q(cic_pipeline3[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[11]),
        .Q(cic_pipeline3[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[12]),
        .Q(cic_pipeline3[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[13]),
        .Q(cic_pipeline3[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[14]),
        .Q(cic_pipeline3[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[15]),
        .Q(cic_pipeline3[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[16]),
        .Q(cic_pipeline3[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[17]),
        .Q(cic_pipeline3[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[18]),
        .Q(cic_pipeline3[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[19]),
        .Q(cic_pipeline3[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[1]),
        .Q(cic_pipeline3[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[20]),
        .Q(cic_pipeline3[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[21]),
        .Q(cic_pipeline3[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[22]),
        .Q(cic_pipeline3[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[23]),
        .Q(cic_pipeline3[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[24]),
        .Q(cic_pipeline3[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[25]),
        .Q(cic_pipeline3[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[26]),
        .Q(cic_pipeline3[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[27]),
        .Q(cic_pipeline3[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[28]),
        .Q(cic_pipeline3[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[29]),
        .Q(cic_pipeline3[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[2]),
        .Q(cic_pipeline3[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[30]),
        .Q(cic_pipeline3[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[31]),
        .Q(cic_pipeline3[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[32]),
        .Q(cic_pipeline3[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[33]),
        .Q(cic_pipeline3[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[3]),
        .Q(cic_pipeline3[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[4]),
        .Q(cic_pipeline3[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[5]),
        .Q(cic_pipeline3[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[6]),
        .Q(cic_pipeline3[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[7]),
        .Q(cic_pipeline3[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[8]),
        .Q(cic_pipeline3[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline3_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_2[9]),
        .Q(cic_pipeline3[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[0]),
        .Q(cic_pipeline4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[10]),
        .Q(cic_pipeline4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[11]),
        .Q(cic_pipeline4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[12]),
        .Q(cic_pipeline4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[13]),
        .Q(cic_pipeline4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[14]),
        .Q(cic_pipeline4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[15]),
        .Q(cic_pipeline4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[16]),
        .Q(cic_pipeline4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[17]),
        .Q(cic_pipeline4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[18]),
        .Q(cic_pipeline4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[19]),
        .Q(cic_pipeline4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[1]),
        .Q(cic_pipeline4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[20]),
        .Q(cic_pipeline4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[21]),
        .Q(cic_pipeline4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[22]),
        .Q(cic_pipeline4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[23]),
        .Q(cic_pipeline4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[24]),
        .Q(cic_pipeline4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[25]),
        .Q(cic_pipeline4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[26]),
        .Q(cic_pipeline4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[27]),
        .Q(cic_pipeline4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[28]),
        .Q(cic_pipeline4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[29]),
        .Q(cic_pipeline4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[2]),
        .Q(cic_pipeline4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[30]),
        .Q(cic_pipeline4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[31]),
        .Q(cic_pipeline4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[32]),
        .Q(cic_pipeline4[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[33]),
        .Q(cic_pipeline4[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[34]),
        .Q(cic_pipeline4[34]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[3]),
        .Q(cic_pipeline4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[4]),
        .Q(cic_pipeline4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[5]),
        .Q(cic_pipeline4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[6]),
        .Q(cic_pipeline4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[7]),
        .Q(cic_pipeline4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[8]),
        .Q(cic_pipeline4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline4_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_3[9]),
        .Q(cic_pipeline4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[0]),
        .Q(cic_pipeline5[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[10]),
        .Q(cic_pipeline5[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[11]),
        .Q(cic_pipeline5[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[12]),
        .Q(cic_pipeline5[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[13]),
        .Q(cic_pipeline5[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[14]),
        .Q(cic_pipeline5[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[15]),
        .Q(cic_pipeline5[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[16]),
        .Q(cic_pipeline5[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[17]),
        .Q(cic_pipeline5[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[18]),
        .Q(cic_pipeline5[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[19]),
        .Q(cic_pipeline5[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[1]),
        .Q(cic_pipeline5[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[20]),
        .Q(cic_pipeline5[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[21]),
        .Q(cic_pipeline5[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[22]),
        .Q(cic_pipeline5[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[23]),
        .Q(cic_pipeline5[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[24]),
        .Q(cic_pipeline5[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[25]),
        .Q(cic_pipeline5[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[26]),
        .Q(cic_pipeline5[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[27]),
        .Q(cic_pipeline5[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[28]),
        .Q(cic_pipeline5[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[29]),
        .Q(cic_pipeline5[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[2]),
        .Q(cic_pipeline5[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[30]),
        .Q(cic_pipeline5[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[31]),
        .Q(cic_pipeline5[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[32]),
        .Q(cic_pipeline5[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[33]),
        .Q(cic_pipeline5[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[34]),
        .Q(cic_pipeline5[34]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[35] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[35]),
        .Q(cic_pipeline5[35]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[3]),
        .Q(cic_pipeline5[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[4]),
        .Q(cic_pipeline5[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[5]),
        .Q(cic_pipeline5[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[6]),
        .Q(cic_pipeline5[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[7]),
        .Q(cic_pipeline5[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[8]),
        .Q(cic_pipeline5[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline5_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_4[9]),
        .Q(cic_pipeline5[9]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[0]),
        .Q(cic_pipeline6[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[10]),
        .Q(cic_pipeline6[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[11]),
        .Q(cic_pipeline6[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[12]),
        .Q(cic_pipeline6[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[13]),
        .Q(cic_pipeline6[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[14]),
        .Q(cic_pipeline6[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[15]),
        .Q(cic_pipeline6[15]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[16]),
        .Q(cic_pipeline6[16]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[17]),
        .Q(cic_pipeline6[17]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[18]),
        .Q(cic_pipeline6[18]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[19]),
        .Q(cic_pipeline6[19]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[1]),
        .Q(cic_pipeline6[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[20]),
        .Q(cic_pipeline6[20]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[21]),
        .Q(cic_pipeline6[21]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[22]),
        .Q(cic_pipeline6[22]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[23]),
        .Q(cic_pipeline6[23]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[24]),
        .Q(cic_pipeline6[24]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[25]),
        .Q(cic_pipeline6[25]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[26]),
        .Q(cic_pipeline6[26]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[27]),
        .Q(cic_pipeline6[27]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[28]),
        .Q(cic_pipeline6[28]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[29]),
        .Q(cic_pipeline6[29]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[2]),
        .Q(cic_pipeline6[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[30]),
        .Q(cic_pipeline6[30]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[31]),
        .Q(cic_pipeline6[31]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[32]),
        .Q(cic_pipeline6[32]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[33]),
        .Q(cic_pipeline6[33]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[34]),
        .Q(cic_pipeline6[34]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[35] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[35]),
        .Q(cic_pipeline6[35]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[3]),
        .Q(cic_pipeline6[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[4]),
        .Q(cic_pipeline6[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[5]),
        .Q(cic_pipeline6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[6]),
        .Q(cic_pipeline6[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[7]),
        .Q(cic_pipeline6[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[8]),
        .Q(cic_pipeline6[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cic_pipeline6_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(sub_temp_5[9]),
        .Q(cic_pipeline6[9]));
  CARRY4 cur_count1_carry
       (.CI(1'b0),
        .CO({cur_count1_carry_n_0,cur_count1_carry_n_1,cur_count1_carry_n_2,cur_count1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cur_count1_carry_O_UNCONNECTED[3:0]),
        .S({cur_count1_carry_i_1_n_0,cur_count1_carry_i_2_n_0,cur_count1_carry_i_3_n_0,cur_count1_carry_i_4_n_0}));
  CARRY4 cur_count1_carry__0
       (.CI(cur_count1_carry_n_0),
        .CO({cur_count1_carry__0_n_0,cur_count1_carry__0_n_1,cur_count1_carry__0_n_2,cur_count1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cur_count1_carry__0_O_UNCONNECTED[3:0]),
        .S({cur_count1_carry__1_0[1],cur_count1_carry__1_0,cur_count1_carry__0_i_3_n_0}));
  LUT6 #(
    .INIT(64'h0000900990090000)) 
    cur_count1_carry__0_i_3
       (.I0(cur_count[12]),
        .I1(cur_count1_carry__0_0[0]),
        .I2(cur_count1_carry__0_0[1]),
        .I3(cur_count[14]),
        .I4(cur_count[13]),
        .I5(cur_count1_carry__0_1),
        .O(cur_count1_carry__0_i_3_n_0));
  CARRY4 cur_count1_carry__1
       (.CI(cur_count1_carry__0_n_0),
        .CO({NLW_cur_count1_carry__1_CO_UNCONNECTED[3],load,cur_count1_carry__1_n_2,cur_count1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cur_count1_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,cur_count1_carry__1_0[1],cur_count1_carry__1_0[1],cur_count1_carry__1_0[1]}));
  LUT5 #(
    .INIT(32'h00099000)) 
    cur_count1_carry_i_1
       (.I0(cur_count2[9]),
        .I1(cur_count[9]),
        .I2(cur_count[11]),
        .I3(cur_count[10]),
        .I4(\d_data_cntrl_int_reg[1] ),
        .O(cur_count1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cur_count1_carry_i_2
       (.I0(cur_count[6]),
        .I1(cur_count2[6]),
        .I2(cur_count2[8]),
        .I3(cur_count[8]),
        .I4(cur_count[7]),
        .I5(cur_count2[7]),
        .O(cur_count1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cur_count1_carry_i_3
       (.I0(cur_count[3]),
        .I1(cur_count2[3]),
        .I2(cur_count2[4]),
        .I3(cur_count[4]),
        .I4(cur_count[5]),
        .I5(cur_count2[5]),
        .O(cur_count1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    cur_count1_carry_i_4
       (.I0(cur_count[0]),
        .I1(Q[1]),
        .I2(cur_count2[2]),
        .I3(cur_count[2]),
        .I4(cur_count[1]),
        .I5(cur_count2[1]),
        .O(cur_count1_carry_i_4_n_0));
  CARRY4 cur_count2_carry
       (.CI(1'b0),
        .CO({cur_count2_carry_n_0,cur_count2_carry_n_1,cur_count2_carry_n_2,cur_count2_carry_n_3}),
        .CYINIT(cur_count1_carry_i_1_0[0]),
        .DI({cur_count1_carry_i_1_0[3],cur_count1_carry_i_4_0,cur_count1_carry_i_1_0[2:1]}),
        .O(cur_count2[4:1]),
        .S(S));
  CARRY4 cur_count2_carry__0
       (.CI(cur_count2_carry_n_0),
        .CO({cur_count2_carry__0_n_0,cur_count2_carry__0_n_1,cur_count2_carry__0_n_2,cur_count2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({cur_count1_carry_i_1_0[6:4],DI}),
        .O(cur_count2[8:5]),
        .S(cur_count1_carry_i_3_0));
  CARRY4 cur_count2_carry__1
       (.CI(cur_count2_carry__0_n_0),
        .CO({NLW_cur_count2_carry__1_CO_UNCONNECTED[3:2],\d_data_cntrl_int_reg[1] ,NLW_cur_count2_carry__1_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,cur_count1_carry_i_1_0[7]}),
        .O({NLW_cur_count2_carry__1_O_UNCONNECTED[3:1],cur_count2[9]}),
        .S({1'b0,1'b0,1'b1,cur_count1_carry_i_1_1}));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \cur_count[0]_i_1 
       (.I0(cur_count[2]),
        .I1(cur_count[1]),
        .I2(cur_count[0]),
        .I3(\cur_count[0]_i_4_n_0 ),
        .I4(\cur_count[0]_i_5_n_0 ),
        .I5(\cur_count[0]_i_6_n_0 ),
        .O(\cur_count_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[0]_i_2__0 
       (.I0(cur_count[0]),
        .I1(load),
        .O(\cur_count[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[0]_i_3__0 
       (.I0(cur_count[3]),
        .I1(load),
        .O(\cur_count[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_count[0]_i_4 
       (.I0(cur_count[6]),
        .I1(cur_count[5]),
        .I2(cur_count[4]),
        .I3(cur_count[3]),
        .O(\cur_count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[0]_i_4__0 
       (.I0(cur_count[2]),
        .I1(load),
        .O(\cur_count[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cur_count[0]_i_5 
       (.I0(cur_count[10]),
        .I1(cur_count[9]),
        .I2(cur_count[8]),
        .I3(cur_count[7]),
        .O(\cur_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[0]_i_5__0 
       (.I0(cur_count[1]),
        .I1(load),
        .O(\cur_count[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cur_count[0]_i_6 
       (.I0(cur_count[11]),
        .I1(cur_count[12]),
        .I2(cur_count[13]),
        .I3(cur_count[14]),
        .I4(\cur_count_reg[15]_0 ),
        .I5(E),
        .O(\cur_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cur_count[0]_i_6__0 
       (.I0(cur_count[0]),
        .I1(load),
        .O(\cur_count[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[12]_i_2 
       (.I0(\cur_count_reg[15]_0 ),
        .I1(load),
        .O(\cur_count[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[12]_i_3 
       (.I0(cur_count[14]),
        .I1(load),
        .O(\cur_count[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[12]_i_4 
       (.I0(cur_count[13]),
        .I1(load),
        .O(\cur_count[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[12]_i_5 
       (.I0(cur_count[12]),
        .I1(load),
        .O(\cur_count[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[4]_i_2 
       (.I0(cur_count[7]),
        .I1(load),
        .O(\cur_count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[4]_i_3 
       (.I0(cur_count[6]),
        .I1(load),
        .O(\cur_count[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[4]_i_4 
       (.I0(cur_count[5]),
        .I1(load),
        .O(\cur_count[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[4]_i_5 
       (.I0(cur_count[4]),
        .I1(load),
        .O(\cur_count[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[8]_i_2 
       (.I0(cur_count[11]),
        .I1(load),
        .O(\cur_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[8]_i_3 
       (.I0(cur_count[10]),
        .I1(load),
        .O(\cur_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[8]_i_4 
       (.I0(cur_count[9]),
        .I1(load),
        .O(\cur_count[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cur_count[8]_i_5 
       (.I0(cur_count[8]),
        .I1(load),
        .O(\cur_count[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[0]_i_1_n_7 ),
        .Q(cur_count[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cur_count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\cur_count_reg[0]_i_1_n_0 ,\cur_count_reg[0]_i_1_n_1 ,\cur_count_reg[0]_i_1_n_2 ,\cur_count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\cur_count[0]_i_2__0_n_0 }),
        .O({\cur_count_reg[0]_i_1_n_4 ,\cur_count_reg[0]_i_1_n_5 ,\cur_count_reg[0]_i_1_n_6 ,\cur_count_reg[0]_i_1_n_7 }),
        .S({\cur_count[0]_i_3__0_n_0 ,\cur_count[0]_i_4__0_n_0 ,\cur_count[0]_i_5__0_n_0 ,\cur_count[0]_i_6__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[8]_i_1_n_5 ),
        .Q(cur_count[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[8]_i_1_n_4 ),
        .Q(cur_count[11]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[12]_i_1_n_7 ),
        .Q(cur_count[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cur_count_reg[12]_i_1 
       (.CI(\cur_count_reg[8]_i_1_n_0 ),
        .CO({\NLW_cur_count_reg[12]_i_1_CO_UNCONNECTED [3],\cur_count_reg[12]_i_1_n_1 ,\cur_count_reg[12]_i_1_n_2 ,\cur_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_count_reg[12]_i_1_n_4 ,\cur_count_reg[12]_i_1_n_5 ,\cur_count_reg[12]_i_1_n_6 ,\cur_count_reg[12]_i_1_n_7 }),
        .S({\cur_count[12]_i_2_n_0 ,\cur_count[12]_i_3_n_0 ,\cur_count[12]_i_4_n_0 ,\cur_count[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[12]_i_1_n_6 ),
        .Q(cur_count[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[12]_i_1_n_5 ),
        .Q(cur_count[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[12]_i_1_n_4 ),
        .Q(\cur_count_reg[15]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[0]_i_1_n_6 ),
        .Q(cur_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[0]_i_1_n_5 ),
        .Q(cur_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[0]_i_1_n_4 ),
        .Q(cur_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[4]_i_1_n_7 ),
        .Q(cur_count[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cur_count_reg[4]_i_1 
       (.CI(\cur_count_reg[0]_i_1_n_0 ),
        .CO({\cur_count_reg[4]_i_1_n_0 ,\cur_count_reg[4]_i_1_n_1 ,\cur_count_reg[4]_i_1_n_2 ,\cur_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_count_reg[4]_i_1_n_4 ,\cur_count_reg[4]_i_1_n_5 ,\cur_count_reg[4]_i_1_n_6 ,\cur_count_reg[4]_i_1_n_7 }),
        .S({\cur_count[4]_i_2_n_0 ,\cur_count[4]_i_3_n_0 ,\cur_count[4]_i_4_n_0 ,\cur_count[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[4]_i_1_n_6 ),
        .Q(cur_count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[4]_i_1_n_5 ),
        .Q(cur_count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[4]_i_1_n_4 ),
        .Q(cur_count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[8]_i_1_n_7 ),
        .Q(cur_count[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cur_count_reg[8]_i_1 
       (.CI(\cur_count_reg[4]_i_1_n_0 ),
        .CO({\cur_count_reg[8]_i_1_n_0 ,\cur_count_reg[8]_i_1_n_1 ,\cur_count_reg[8]_i_1_n_2 ,\cur_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cur_count_reg[8]_i_1_n_4 ,\cur_count_reg[8]_i_1_n_5 ,\cur_count_reg[8]_i_1_n_6 ,\cur_count_reg[8]_i_1_n_7 }),
        .S({\cur_count[8]_i_2_n_0 ,\cur_count[8]_i_3_n_0 ,\cur_count[8]_i_4_n_0 ,\cur_count[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\cur_count_reg[8]_i_1_n_6 ),
        .Q(cur_count[9]));
  LUT6 #(
    .INIT(64'h0202000200020002)) 
    dac_int_ready_i_1
       (.I0(CO),
        .I1(dac_int_ready_reg),
        .I2(dac_int_ready_reg_0),
        .I3(dac_int_ready_reg_1),
        .I4(\cur_count_reg[2]_0 ),
        .I5(B),
        .O(\cur_count_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[0]),
        .Q(diff1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[10]),
        .Q(diff1[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[11]),
        .Q(diff1[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[12]),
        .Q(diff1[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[13]),
        .Q(diff1[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[14]),
        .Q(diff1[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[15]),
        .Q(diff1[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[16]),
        .Q(diff1[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[17]),
        .Q(diff1[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[18]),
        .Q(diff1[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[19]),
        .Q(diff1[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[1]),
        .Q(diff1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[20]),
        .Q(diff1[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[21]),
        .Q(diff1[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[22]),
        .Q(diff1[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[23]),
        .Q(diff1[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[24]),
        .Q(diff1[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[25]),
        .Q(diff1[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[26]),
        .Q(diff1[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[27]),
        .Q(diff1[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[28]),
        .Q(diff1[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[29]),
        .Q(diff1[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[2]),
        .Q(diff1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[30]),
        .Q(diff1[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[3]),
        .Q(diff1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[4]),
        .Q(diff1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[5]),
        .Q(diff1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[6]),
        .Q(diff1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[7]),
        .Q(diff1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[8]),
        .Q(diff1[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff1_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(input_register[9]),
        .Q(diff1[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[0]),
        .Q(diff2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[10]),
        .Q(diff2[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[11]),
        .Q(diff2[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[12]),
        .Q(diff2[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[13]),
        .Q(diff2[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[14]),
        .Q(diff2[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[15]),
        .Q(diff2[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[16]),
        .Q(diff2[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[17]),
        .Q(diff2[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[18]),
        .Q(diff2[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[19]),
        .Q(diff2[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[1]),
        .Q(diff2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[20]),
        .Q(diff2[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[21]),
        .Q(diff2[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[22]),
        .Q(diff2[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[23]),
        .Q(diff2[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[24]),
        .Q(diff2[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[25]),
        .Q(diff2[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[26]),
        .Q(diff2[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[27]),
        .Q(diff2[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[28]),
        .Q(diff2[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[29]),
        .Q(diff2[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[2]),
        .Q(diff2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[30]),
        .Q(diff2[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[31]),
        .Q(diff2[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[3]),
        .Q(diff2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[4]),
        .Q(diff2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[5]),
        .Q(diff2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[6]),
        .Q(diff2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[7]),
        .Q(diff2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[8]),
        .Q(diff2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff2_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline1[9]),
        .Q(diff2[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[0]),
        .Q(diff3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[10]),
        .Q(diff3[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[11]),
        .Q(diff3[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[12]),
        .Q(diff3[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[13]),
        .Q(diff3[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[14]),
        .Q(diff3[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[15]),
        .Q(diff3[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[16]),
        .Q(diff3[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[17]),
        .Q(diff3[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[18]),
        .Q(diff3[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[19]),
        .Q(diff3[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[1]),
        .Q(diff3[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[20]),
        .Q(diff3[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[21]),
        .Q(diff3[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[22]),
        .Q(diff3[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[23]),
        .Q(diff3[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[24]),
        .Q(diff3[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[25]),
        .Q(diff3[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[26]),
        .Q(diff3[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[27]),
        .Q(diff3[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[28]),
        .Q(diff3[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[29]),
        .Q(diff3[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[2]),
        .Q(diff3[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[30]),
        .Q(diff3[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[31]),
        .Q(diff3[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[32]),
        .Q(diff3[32]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[3]),
        .Q(diff3[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[4]),
        .Q(diff3[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[5]),
        .Q(diff3[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[6]),
        .Q(diff3[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[7]),
        .Q(diff3[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[8]),
        .Q(diff3[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff3_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline2[9]),
        .Q(diff3[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[0]),
        .Q(diff4[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[10]),
        .Q(diff4[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[11]),
        .Q(diff4[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[12]),
        .Q(diff4[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[13]),
        .Q(diff4[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[14]),
        .Q(diff4[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[15]),
        .Q(diff4[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[16]),
        .Q(diff4[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[17]),
        .Q(diff4[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[18]),
        .Q(diff4[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[19]),
        .Q(diff4[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[1]),
        .Q(diff4[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[20]),
        .Q(diff4[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[21]),
        .Q(diff4[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[22]),
        .Q(diff4[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[23]),
        .Q(diff4[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[24]),
        .Q(diff4[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[25]),
        .Q(diff4[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[26]),
        .Q(diff4[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[27]),
        .Q(diff4[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[28]),
        .Q(diff4[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[29]),
        .Q(diff4[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[2]),
        .Q(diff4[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[30]),
        .Q(diff4[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[31]),
        .Q(diff4[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[32]),
        .Q(diff4[32]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[33]),
        .Q(diff4[33]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[3]),
        .Q(diff4[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[4]),
        .Q(diff4[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[5]),
        .Q(diff4[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[6]),
        .Q(diff4[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[7]),
        .Q(diff4[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[8]),
        .Q(diff4[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff4_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline3[9]),
        .Q(diff4[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[0]),
        .Q(diff5[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[10]),
        .Q(diff5[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[11]),
        .Q(diff5[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[12]),
        .Q(diff5[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[13]),
        .Q(diff5[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[14]),
        .Q(diff5[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[15]),
        .Q(diff5[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[16]),
        .Q(diff5[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[17]),
        .Q(diff5[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[18]),
        .Q(diff5[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[19]),
        .Q(diff5[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[1]),
        .Q(diff5[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[20]),
        .Q(diff5[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[21]),
        .Q(diff5[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[22]),
        .Q(diff5[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[23]),
        .Q(diff5[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[24]),
        .Q(diff5[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[25]),
        .Q(diff5[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[26]),
        .Q(diff5[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[27]),
        .Q(diff5[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[28]),
        .Q(diff5[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[29]),
        .Q(diff5[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[2]),
        .Q(diff5[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[30]),
        .Q(diff5[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[31]),
        .Q(diff5[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[32]),
        .Q(diff5[32]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[33]),
        .Q(diff5[33]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[34]),
        .Q(diff5[34]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[3]),
        .Q(diff5[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[4]),
        .Q(diff5[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[5]),
        .Q(diff5[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[6]),
        .Q(diff5[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[7]),
        .Q(diff5[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[8]),
        .Q(diff5[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff5_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline4[9]),
        .Q(diff5[9]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[0]),
        .Q(diff6[0]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[10]),
        .Q(diff6[10]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[11]),
        .Q(diff6[11]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[12]),
        .Q(diff6[12]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[13]),
        .Q(diff6[13]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[14]),
        .Q(diff6[14]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[15]),
        .Q(diff6[15]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[16]),
        .Q(diff6[16]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[17]),
        .Q(diff6[17]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[18]),
        .Q(diff6[18]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[19]),
        .Q(diff6[19]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[1]),
        .Q(diff6[1]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[20]),
        .Q(diff6[20]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[21]),
        .Q(diff6[21]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[22]),
        .Q(diff6[22]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[23]),
        .Q(diff6[23]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[24]),
        .Q(diff6[24]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[25]),
        .Q(diff6[25]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[26]),
        .Q(diff6[26]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[27]),
        .Q(diff6[27]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[28]),
        .Q(diff6[28]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[29]),
        .Q(diff6[29]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[2]),
        .Q(diff6[2]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[30]),
        .Q(diff6[30]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[31] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[31]),
        .Q(diff6[31]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[32] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[32]),
        .Q(diff6[32]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[33] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[33]),
        .Q(diff6[33]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[34] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[34]),
        .Q(diff6[34]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[35] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[35]),
        .Q(diff6[35]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[3]),
        .Q(diff6[3]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[4]),
        .Q(diff6[4]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[5]),
        .Q(diff6[5]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[6]),
        .Q(diff6[6]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[7]),
        .Q(diff6[7]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[8]),
        .Q(diff6[8]));
  FDCE #(
    .INIT(1'b0)) 
    \diff6_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(cic_pipeline5[9]),
        .Q(diff6[9]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[0] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [0]),
        .Q(input_register[0]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[10] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [10]),
        .Q(input_register[10]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[11] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [11]),
        .Q(input_register[11]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[12] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [12]),
        .Q(input_register[12]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[13] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [13]),
        .Q(input_register[13]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[14] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [14]),
        .Q(input_register[14]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[15] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [15]),
        .Q(input_register[15]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[16] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [16]),
        .Q(input_register[16]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[17] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [17]),
        .Q(input_register[17]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[18] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [18]),
        .Q(input_register[18]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[19] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [19]),
        .Q(input_register[19]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[1] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [1]),
        .Q(input_register[1]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[20] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [20]),
        .Q(input_register[20]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[21] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [21]),
        .Q(input_register[21]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[22] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [22]),
        .Q(input_register[22]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[23] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [23]),
        .Q(input_register[23]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[24] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [24]),
        .Q(input_register[24]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[25] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [25]),
        .Q(input_register[25]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[26] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [26]),
        .Q(input_register[26]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[27] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [27]),
        .Q(input_register[27]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[28] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [28]),
        .Q(input_register[28]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[29] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [29]),
        .Q(input_register[29]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[2] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [2]),
        .Q(input_register[2]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[30] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [30]),
        .Q(input_register[30]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[3] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [3]),
        .Q(input_register[3]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[4] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [4]),
        .Q(input_register[4]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[5] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [5]),
        .Q(input_register[5]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[6] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [6]),
        .Q(input_register[6]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[7] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [7]),
        .Q(input_register[7]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[8] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [8]),
        .Q(input_register[8]));
  FDCE #(
    .INIT(1'b0)) 
    \input_register_reg[9] 
       (.C(dac_clk),
        .CE(\cur_count_reg[2]_0 ),
        .CLR(reset02_out),
        .D(\input_register_reg[30]_0 [9]),
        .Q(input_register[9]));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[16]_i_1 
       (.I0(\output_register[16]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[43] ),
        .I5(\section_out12_reg_n_0_[76] ),
        .O(p_0_out[16]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[16]_i_2 
       (.I0(\section_out12_reg_n_0_[26] ),
        .I1(\section_out12_reg_n_0_[59] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[93] ),
        .O(\output_register[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[17]_i_1 
       (.I0(\output_register[17]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[44] ),
        .I5(\section_out12_reg_n_0_[77] ),
        .O(p_0_out[17]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[17]_i_2 
       (.I0(\section_out12_reg_n_0_[27] ),
        .I1(\section_out12_reg_n_0_[60] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[94] ),
        .O(\output_register[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[18]_i_1 
       (.I0(\output_register[18]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[45] ),
        .I5(\section_out12_reg_n_0_[78] ),
        .O(p_0_out[18]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[18]_i_2 
       (.I0(\section_out12_reg_n_0_[28] ),
        .I1(\section_out12_reg_n_0_[61] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[95] ),
        .O(\output_register[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[19]_i_1 
       (.I0(\output_register[19]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[46] ),
        .I5(\section_out12_reg_n_0_[79] ),
        .O(p_0_out[19]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[19]_i_2 
       (.I0(\section_out12_reg_n_0_[29] ),
        .I1(\section_out12_reg_n_0_[62] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[96] ),
        .O(\output_register[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[20]_i_1 
       (.I0(\output_register[20]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[47] ),
        .I5(\section_out12_reg_n_0_[80] ),
        .O(p_0_out[20]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[20]_i_2 
       (.I0(\section_out12_reg_n_0_[30] ),
        .I1(\section_out12_reg_n_0_[63] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[97] ),
        .O(\output_register[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[21]_i_1 
       (.I0(\output_register[21]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[48] ),
        .I5(\section_out12_reg_n_0_[81] ),
        .O(p_0_out[21]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[21]_i_2 
       (.I0(\section_out12_reg_n_0_[31] ),
        .I1(\section_out12_reg_n_0_[64] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[98] ),
        .O(\output_register[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[22]_i_1 
       (.I0(\output_register[22]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[49] ),
        .I5(\section_out12_reg_n_0_[82] ),
        .O(p_0_out[22]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[22]_i_2 
       (.I0(\section_out12_reg_n_0_[32] ),
        .I1(\section_out12_reg_n_0_[65] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[99] ),
        .O(\output_register[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[23]_i_1 
       (.I0(\output_register[23]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[50] ),
        .I5(\section_out12_reg_n_0_[83] ),
        .O(p_0_out[23]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[23]_i_2 
       (.I0(\section_out12_reg_n_0_[33] ),
        .I1(\section_out12_reg_n_0_[66] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[100] ),
        .O(\output_register[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[24]_i_1 
       (.I0(\output_register[24]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[51] ),
        .I5(\section_out12_reg_n_0_[84] ),
        .O(p_0_out[24]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[24]_i_2 
       (.I0(\section_out12_reg_n_0_[34] ),
        .I1(\section_out12_reg_n_0_[67] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[101] ),
        .O(\output_register[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[25]_i_1 
       (.I0(\output_register[25]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[52] ),
        .I5(\section_out12_reg_n_0_[85] ),
        .O(p_0_out[25]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[25]_i_2 
       (.I0(\section_out12_reg_n_0_[35] ),
        .I1(\section_out12_reg_n_0_[68] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[102] ),
        .O(\output_register[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[26]_i_1 
       (.I0(\output_register[26]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[53] ),
        .I5(\section_out12_reg_n_0_[86] ),
        .O(p_0_out[26]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[26]_i_2 
       (.I0(\section_out12_reg_n_0_[36] ),
        .I1(\section_out12_reg_n_0_[69] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[103] ),
        .O(\output_register[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[27]_i_1 
       (.I0(\output_register[27]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[54] ),
        .I5(\section_out12_reg_n_0_[87] ),
        .O(p_0_out[27]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[27]_i_2 
       (.I0(\section_out12_reg_n_0_[37] ),
        .I1(\section_out12_reg_n_0_[70] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[104] ),
        .O(\output_register[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[28]_i_1 
       (.I0(\output_register[28]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[55] ),
        .I5(\section_out12_reg_n_0_[88] ),
        .O(p_0_out[28]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[28]_i_2 
       (.I0(\section_out12_reg_n_0_[38] ),
        .I1(\section_out12_reg_n_0_[71] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[105] ),
        .O(\output_register[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[29]_i_1 
       (.I0(\output_register[29]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[56] ),
        .I5(\section_out12_reg_n_0_[89] ),
        .O(p_0_out[29]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[29]_i_2 
       (.I0(\section_out12_reg_n_0_[39] ),
        .I1(\section_out12_reg_n_0_[72] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[106] ),
        .O(\output_register[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[30]_i_1 
       (.I0(\output_register[30]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[57] ),
        .I5(\section_out12_reg_n_0_[90] ),
        .O(p_0_out[30]));
  LUT6 #(
    .INIT(64'hF0C0FFAF00C000A0)) 
    \output_register[30]_i_2 
       (.I0(\section_out12_reg_n_0_[40] ),
        .I1(\section_out12_reg_n_0_[73] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\section_out12_reg_n_0_[107] ),
        .O(\output_register[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABAAAABAAAAAA)) 
    \output_register[31]_i_1 
       (.I0(\output_register[31]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\section_out12_reg_n_0_[58] ),
        .I5(\section_out12_reg_n_0_[91] ),
        .O(p_0_out[31]));
  LUT6 #(
    .INIT(64'hF000CC00F0F0AAF0)) 
    \output_register[31]_i_2 
       (.I0(\section_out12_reg_n_0_[41] ),
        .I1(\section_out12_reg_n_0_[74] ),
        .I2(\section_out12_reg_n_0_[108] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\output_register[31]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[16]),
        .Q(\output_register_reg[31]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[17]),
        .Q(\output_register_reg[31]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[18]),
        .Q(\output_register_reg[31]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[19]),
        .Q(\output_register_reg[31]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[20]),
        .Q(\output_register_reg[31]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[21]),
        .Q(\output_register_reg[31]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[22]),
        .Q(\output_register_reg[31]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[23]),
        .Q(\output_register_reg[31]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[24]),
        .Q(\output_register_reg[31]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[25]),
        .Q(\output_register_reg[31]_0 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[26]),
        .Q(\output_register_reg[31]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[27]),
        .Q(\output_register_reg[31]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[28]),
        .Q(\output_register_reg[31]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[29]),
        .Q(\output_register_reg[31]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[30]),
        .Q(\output_register_reg[31]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(p_0_out[31]),
        .Q(\output_register_reg[31]_0 [15]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[0]_i_2 
       (.I0(section_out9_reg[3]),
        .I1(section_out10_reg[3]),
        .O(\section_out10[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[0]_i_3 
       (.I0(section_out9_reg[2]),
        .I1(section_out10_reg[2]),
        .O(\section_out10[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[0]_i_4 
       (.I0(section_out9_reg[1]),
        .I1(section_out10_reg[1]),
        .O(\section_out10[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[0]_i_5 
       (.I0(section_out9_reg[0]),
        .I1(section_out10_reg[0]),
        .O(\section_out10[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[12]_i_2 
       (.I0(section_out9_reg[15]),
        .I1(section_out10_reg[15]),
        .O(\section_out10[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[12]_i_3 
       (.I0(section_out9_reg[14]),
        .I1(section_out10_reg[14]),
        .O(\section_out10[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[12]_i_4 
       (.I0(section_out9_reg[13]),
        .I1(section_out10_reg[13]),
        .O(\section_out10[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[12]_i_5 
       (.I0(section_out9_reg[12]),
        .I1(section_out10_reg[12]),
        .O(\section_out10[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[16]_i_2 
       (.I0(section_out9_reg[19]),
        .I1(section_out10_reg[19]),
        .O(\section_out10[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[16]_i_3 
       (.I0(section_out9_reg[18]),
        .I1(section_out10_reg[18]),
        .O(\section_out10[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[16]_i_4 
       (.I0(section_out9_reg[17]),
        .I1(section_out10_reg[17]),
        .O(\section_out10[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[16]_i_5 
       (.I0(section_out9_reg[16]),
        .I1(section_out10_reg[16]),
        .O(\section_out10[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[20]_i_2 
       (.I0(section_out9_reg[23]),
        .I1(section_out10_reg[23]),
        .O(\section_out10[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[20]_i_3 
       (.I0(section_out9_reg[22]),
        .I1(section_out10_reg[22]),
        .O(\section_out10[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[20]_i_4 
       (.I0(section_out9_reg[21]),
        .I1(section_out10_reg[21]),
        .O(\section_out10[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[20]_i_5 
       (.I0(section_out9_reg[20]),
        .I1(section_out10_reg[20]),
        .O(\section_out10[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[24]_i_2 
       (.I0(section_out9_reg[27]),
        .I1(section_out10_reg[27]),
        .O(\section_out10[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[24]_i_3 
       (.I0(section_out9_reg[26]),
        .I1(section_out10_reg[26]),
        .O(\section_out10[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[24]_i_4 
       (.I0(section_out9_reg[25]),
        .I1(section_out10_reg[25]),
        .O(\section_out10[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[24]_i_5 
       (.I0(section_out9_reg[24]),
        .I1(section_out10_reg[24]),
        .O(\section_out10[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[28]_i_2 
       (.I0(section_out9_reg[31]),
        .I1(section_out10_reg[31]),
        .O(\section_out10[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[28]_i_3 
       (.I0(section_out9_reg[30]),
        .I1(section_out10_reg[30]),
        .O(\section_out10[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[28]_i_4 
       (.I0(section_out9_reg[29]),
        .I1(section_out10_reg[29]),
        .O(\section_out10[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[28]_i_5 
       (.I0(section_out9_reg[28]),
        .I1(section_out10_reg[28]),
        .O(\section_out10[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[32]_i_2 
       (.I0(section_out9_reg[35]),
        .I1(section_out10_reg[35]),
        .O(\section_out10[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[32]_i_3 
       (.I0(section_out9_reg[34]),
        .I1(section_out10_reg[34]),
        .O(\section_out10[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[32]_i_4 
       (.I0(section_out9_reg[33]),
        .I1(section_out10_reg[33]),
        .O(\section_out10[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[32]_i_5 
       (.I0(section_out9_reg[32]),
        .I1(section_out10_reg[32]),
        .O(\section_out10[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[36]_i_2 
       (.I0(section_out9_reg[39]),
        .I1(section_out10_reg[39]),
        .O(\section_out10[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[36]_i_3 
       (.I0(section_out9_reg[38]),
        .I1(section_out10_reg[38]),
        .O(\section_out10[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[36]_i_4 
       (.I0(section_out9_reg[37]),
        .I1(section_out10_reg[37]),
        .O(\section_out10[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[36]_i_5 
       (.I0(section_out9_reg[36]),
        .I1(section_out10_reg[36]),
        .O(\section_out10[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[40]_i_2 
       (.I0(section_out9_reg[43]),
        .I1(section_out10_reg[43]),
        .O(\section_out10[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[40]_i_3 
       (.I0(section_out9_reg[42]),
        .I1(section_out10_reg[42]),
        .O(\section_out10[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[40]_i_4 
       (.I0(section_out9_reg[41]),
        .I1(section_out10_reg[41]),
        .O(\section_out10[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[40]_i_5 
       (.I0(section_out9_reg[40]),
        .I1(section_out10_reg[40]),
        .O(\section_out10[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[44]_i_2 
       (.I0(section_out9_reg[47]),
        .I1(section_out10_reg[47]),
        .O(\section_out10[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[44]_i_3 
       (.I0(section_out9_reg[46]),
        .I1(section_out10_reg[46]),
        .O(\section_out10[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[44]_i_4 
       (.I0(section_out9_reg[45]),
        .I1(section_out10_reg[45]),
        .O(\section_out10[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[44]_i_5 
       (.I0(section_out9_reg[44]),
        .I1(section_out10_reg[44]),
        .O(\section_out10[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[48]_i_2 
       (.I0(section_out9_reg[51]),
        .I1(section_out10_reg[51]),
        .O(\section_out10[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[48]_i_3 
       (.I0(section_out9_reg[50]),
        .I1(section_out10_reg[50]),
        .O(\section_out10[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[48]_i_4 
       (.I0(section_out9_reg[49]),
        .I1(section_out10_reg[49]),
        .O(\section_out10[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[48]_i_5 
       (.I0(section_out9_reg[48]),
        .I1(section_out10_reg[48]),
        .O(\section_out10[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[4]_i_2 
       (.I0(section_out9_reg[7]),
        .I1(section_out10_reg[7]),
        .O(\section_out10[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[4]_i_3 
       (.I0(section_out9_reg[6]),
        .I1(section_out10_reg[6]),
        .O(\section_out10[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[4]_i_4 
       (.I0(section_out9_reg[5]),
        .I1(section_out10_reg[5]),
        .O(\section_out10[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[4]_i_5 
       (.I0(section_out9_reg[4]),
        .I1(section_out10_reg[4]),
        .O(\section_out10[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[52]_i_2 
       (.I0(section_out9_reg[55]),
        .I1(section_out10_reg[55]),
        .O(\section_out10[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[52]_i_3 
       (.I0(section_out9_reg[54]),
        .I1(section_out10_reg[54]),
        .O(\section_out10[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[52]_i_4 
       (.I0(section_out9_reg[53]),
        .I1(section_out10_reg[53]),
        .O(\section_out10[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[52]_i_5 
       (.I0(section_out9_reg[52]),
        .I1(section_out10_reg[52]),
        .O(\section_out10[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[56]_i_2 
       (.I0(section_out9_reg[59]),
        .I1(section_out10_reg[59]),
        .O(\section_out10[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[56]_i_3 
       (.I0(section_out9_reg[58]),
        .I1(section_out10_reg[58]),
        .O(\section_out10[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[56]_i_4 
       (.I0(section_out9_reg[57]),
        .I1(section_out10_reg[57]),
        .O(\section_out10[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[56]_i_5 
       (.I0(section_out9_reg[56]),
        .I1(section_out10_reg[56]),
        .O(\section_out10[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[60]_i_2 
       (.I0(section_out9_reg[63]),
        .I1(section_out10_reg[63]),
        .O(\section_out10[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[60]_i_3 
       (.I0(section_out9_reg[62]),
        .I1(section_out10_reg[62]),
        .O(\section_out10[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[60]_i_4 
       (.I0(section_out9_reg[61]),
        .I1(section_out10_reg[61]),
        .O(\section_out10[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[60]_i_5 
       (.I0(section_out9_reg[60]),
        .I1(section_out10_reg[60]),
        .O(\section_out10[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[64]_i_2 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[67]),
        .O(\section_out10[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[64]_i_3 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[66]),
        .O(\section_out10[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[64]_i_4 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[65]),
        .O(\section_out10[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[64]_i_5 
       (.I0(section_out9_reg[64]),
        .I1(section_out10_reg[64]),
        .O(\section_out10[64]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[68]_i_2 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[71]),
        .O(\section_out10[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[68]_i_3 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[70]),
        .O(\section_out10[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[68]_i_4 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[69]),
        .O(\section_out10[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[68]_i_5 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[68]),
        .O(\section_out10[68]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[72]_i_2 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[75]),
        .O(\section_out10[72]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[72]_i_3 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[74]),
        .O(\section_out10[72]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[72]_i_4 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[73]),
        .O(\section_out10[72]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[72]_i_5 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[72]),
        .O(\section_out10[72]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[76]_i_2 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[79]),
        .O(\section_out10[76]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[76]_i_3 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[78]),
        .O(\section_out10[76]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[76]_i_4 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[77]),
        .O(\section_out10[76]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[76]_i_5 
       (.I0(section_out9_reg[65]),
        .I1(section_out10_reg[76]),
        .O(\section_out10[76]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[8]_i_2 
       (.I0(section_out9_reg[11]),
        .I1(section_out10_reg[11]),
        .O(\section_out10[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[8]_i_3 
       (.I0(section_out9_reg[10]),
        .I1(section_out10_reg[10]),
        .O(\section_out10[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[8]_i_4 
       (.I0(section_out9_reg[9]),
        .I1(section_out10_reg[9]),
        .O(\section_out10[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out10[8]_i_5 
       (.I0(section_out9_reg[8]),
        .I1(section_out10_reg[8]),
        .O(\section_out10[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[0]_i_1_n_7 ),
        .Q(section_out10_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out10_reg[0]_i_1_n_0 ,\section_out10_reg[0]_i_1_n_1 ,\section_out10_reg[0]_i_1_n_2 ,\section_out10_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[3:0]),
        .O({\section_out10_reg[0]_i_1_n_4 ,\section_out10_reg[0]_i_1_n_5 ,\section_out10_reg[0]_i_1_n_6 ,\section_out10_reg[0]_i_1_n_7 }),
        .S({\section_out10[0]_i_2_n_0 ,\section_out10[0]_i_3_n_0 ,\section_out10[0]_i_4_n_0 ,\section_out10[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[8]_i_1_n_5 ),
        .Q(section_out10_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[8]_i_1_n_4 ),
        .Q(section_out10_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[12]_i_1_n_7 ),
        .Q(section_out10_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[12]_i_1 
       (.CI(\section_out10_reg[8]_i_1_n_0 ),
        .CO({\section_out10_reg[12]_i_1_n_0 ,\section_out10_reg[12]_i_1_n_1 ,\section_out10_reg[12]_i_1_n_2 ,\section_out10_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[15:12]),
        .O({\section_out10_reg[12]_i_1_n_4 ,\section_out10_reg[12]_i_1_n_5 ,\section_out10_reg[12]_i_1_n_6 ,\section_out10_reg[12]_i_1_n_7 }),
        .S({\section_out10[12]_i_2_n_0 ,\section_out10[12]_i_3_n_0 ,\section_out10[12]_i_4_n_0 ,\section_out10[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[12]_i_1_n_6 ),
        .Q(section_out10_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[12]_i_1_n_5 ),
        .Q(section_out10_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[12]_i_1_n_4 ),
        .Q(section_out10_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[16]_i_1_n_7 ),
        .Q(section_out10_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[16]_i_1 
       (.CI(\section_out10_reg[12]_i_1_n_0 ),
        .CO({\section_out10_reg[16]_i_1_n_0 ,\section_out10_reg[16]_i_1_n_1 ,\section_out10_reg[16]_i_1_n_2 ,\section_out10_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[19:16]),
        .O({\section_out10_reg[16]_i_1_n_4 ,\section_out10_reg[16]_i_1_n_5 ,\section_out10_reg[16]_i_1_n_6 ,\section_out10_reg[16]_i_1_n_7 }),
        .S({\section_out10[16]_i_2_n_0 ,\section_out10[16]_i_3_n_0 ,\section_out10[16]_i_4_n_0 ,\section_out10[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[16]_i_1_n_6 ),
        .Q(section_out10_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[16]_i_1_n_5 ),
        .Q(section_out10_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[16]_i_1_n_4 ),
        .Q(section_out10_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[0]_i_1_n_6 ),
        .Q(section_out10_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[20]_i_1_n_7 ),
        .Q(section_out10_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[20]_i_1 
       (.CI(\section_out10_reg[16]_i_1_n_0 ),
        .CO({\section_out10_reg[20]_i_1_n_0 ,\section_out10_reg[20]_i_1_n_1 ,\section_out10_reg[20]_i_1_n_2 ,\section_out10_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[23:20]),
        .O({\section_out10_reg[20]_i_1_n_4 ,\section_out10_reg[20]_i_1_n_5 ,\section_out10_reg[20]_i_1_n_6 ,\section_out10_reg[20]_i_1_n_7 }),
        .S({\section_out10[20]_i_2_n_0 ,\section_out10[20]_i_3_n_0 ,\section_out10[20]_i_4_n_0 ,\section_out10[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[20]_i_1_n_6 ),
        .Q(section_out10_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[20]_i_1_n_5 ),
        .Q(section_out10_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[20]_i_1_n_4 ),
        .Q(section_out10_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[24]_i_1_n_7 ),
        .Q(section_out10_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[24]_i_1 
       (.CI(\section_out10_reg[20]_i_1_n_0 ),
        .CO({\section_out10_reg[24]_i_1_n_0 ,\section_out10_reg[24]_i_1_n_1 ,\section_out10_reg[24]_i_1_n_2 ,\section_out10_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[27:24]),
        .O({\section_out10_reg[24]_i_1_n_4 ,\section_out10_reg[24]_i_1_n_5 ,\section_out10_reg[24]_i_1_n_6 ,\section_out10_reg[24]_i_1_n_7 }),
        .S({\section_out10[24]_i_2_n_0 ,\section_out10[24]_i_3_n_0 ,\section_out10[24]_i_4_n_0 ,\section_out10[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[24]_i_1_n_6 ),
        .Q(section_out10_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[24]_i_1_n_5 ),
        .Q(section_out10_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[24]_i_1_n_4 ),
        .Q(section_out10_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[28]_i_1_n_7 ),
        .Q(section_out10_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[28]_i_1 
       (.CI(\section_out10_reg[24]_i_1_n_0 ),
        .CO({\section_out10_reg[28]_i_1_n_0 ,\section_out10_reg[28]_i_1_n_1 ,\section_out10_reg[28]_i_1_n_2 ,\section_out10_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[31:28]),
        .O({\section_out10_reg[28]_i_1_n_4 ,\section_out10_reg[28]_i_1_n_5 ,\section_out10_reg[28]_i_1_n_6 ,\section_out10_reg[28]_i_1_n_7 }),
        .S({\section_out10[28]_i_2_n_0 ,\section_out10[28]_i_3_n_0 ,\section_out10[28]_i_4_n_0 ,\section_out10[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[28]_i_1_n_6 ),
        .Q(section_out10_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[0]_i_1_n_5 ),
        .Q(section_out10_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[28]_i_1_n_5 ),
        .Q(section_out10_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[28]_i_1_n_4 ),
        .Q(section_out10_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[32]_i_1_n_7 ),
        .Q(section_out10_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[32]_i_1 
       (.CI(\section_out10_reg[28]_i_1_n_0 ),
        .CO({\section_out10_reg[32]_i_1_n_0 ,\section_out10_reg[32]_i_1_n_1 ,\section_out10_reg[32]_i_1_n_2 ,\section_out10_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[35:32]),
        .O({\section_out10_reg[32]_i_1_n_4 ,\section_out10_reg[32]_i_1_n_5 ,\section_out10_reg[32]_i_1_n_6 ,\section_out10_reg[32]_i_1_n_7 }),
        .S({\section_out10[32]_i_2_n_0 ,\section_out10[32]_i_3_n_0 ,\section_out10[32]_i_4_n_0 ,\section_out10[32]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[32]_i_1_n_6 ),
        .Q(section_out10_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[32]_i_1_n_5 ),
        .Q(section_out10_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[32]_i_1_n_4 ),
        .Q(section_out10_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[36]_i_1_n_7 ),
        .Q(section_out10_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[36]_i_1 
       (.CI(\section_out10_reg[32]_i_1_n_0 ),
        .CO({\section_out10_reg[36]_i_1_n_0 ,\section_out10_reg[36]_i_1_n_1 ,\section_out10_reg[36]_i_1_n_2 ,\section_out10_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[39:36]),
        .O({\section_out10_reg[36]_i_1_n_4 ,\section_out10_reg[36]_i_1_n_5 ,\section_out10_reg[36]_i_1_n_6 ,\section_out10_reg[36]_i_1_n_7 }),
        .S({\section_out10[36]_i_2_n_0 ,\section_out10[36]_i_3_n_0 ,\section_out10[36]_i_4_n_0 ,\section_out10[36]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[36]_i_1_n_6 ),
        .Q(section_out10_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[36]_i_1_n_5 ),
        .Q(section_out10_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[36]_i_1_n_4 ),
        .Q(section_out10_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[0]_i_1_n_4 ),
        .Q(section_out10_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[40]_i_1_n_7 ),
        .Q(section_out10_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[40]_i_1 
       (.CI(\section_out10_reg[36]_i_1_n_0 ),
        .CO({\section_out10_reg[40]_i_1_n_0 ,\section_out10_reg[40]_i_1_n_1 ,\section_out10_reg[40]_i_1_n_2 ,\section_out10_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[43:40]),
        .O({\section_out10_reg[40]_i_1_n_4 ,\section_out10_reg[40]_i_1_n_5 ,\section_out10_reg[40]_i_1_n_6 ,\section_out10_reg[40]_i_1_n_7 }),
        .S({\section_out10[40]_i_2_n_0 ,\section_out10[40]_i_3_n_0 ,\section_out10[40]_i_4_n_0 ,\section_out10[40]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[40]_i_1_n_6 ),
        .Q(section_out10_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[40]_i_1_n_5 ),
        .Q(section_out10_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[40]_i_1_n_4 ),
        .Q(section_out10_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[44]_i_1_n_7 ),
        .Q(section_out10_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[44]_i_1 
       (.CI(\section_out10_reg[40]_i_1_n_0 ),
        .CO({\section_out10_reg[44]_i_1_n_0 ,\section_out10_reg[44]_i_1_n_1 ,\section_out10_reg[44]_i_1_n_2 ,\section_out10_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[47:44]),
        .O({\section_out10_reg[44]_i_1_n_4 ,\section_out10_reg[44]_i_1_n_5 ,\section_out10_reg[44]_i_1_n_6 ,\section_out10_reg[44]_i_1_n_7 }),
        .S({\section_out10[44]_i_2_n_0 ,\section_out10[44]_i_3_n_0 ,\section_out10[44]_i_4_n_0 ,\section_out10[44]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[44]_i_1_n_6 ),
        .Q(section_out10_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[44]_i_1_n_5 ),
        .Q(section_out10_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[44]_i_1_n_4 ),
        .Q(section_out10_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[48]_i_1_n_7 ),
        .Q(section_out10_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[48]_i_1 
       (.CI(\section_out10_reg[44]_i_1_n_0 ),
        .CO({\section_out10_reg[48]_i_1_n_0 ,\section_out10_reg[48]_i_1_n_1 ,\section_out10_reg[48]_i_1_n_2 ,\section_out10_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[51:48]),
        .O({\section_out10_reg[48]_i_1_n_4 ,\section_out10_reg[48]_i_1_n_5 ,\section_out10_reg[48]_i_1_n_6 ,\section_out10_reg[48]_i_1_n_7 }),
        .S({\section_out10[48]_i_2_n_0 ,\section_out10[48]_i_3_n_0 ,\section_out10[48]_i_4_n_0 ,\section_out10[48]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[48]_i_1_n_6 ),
        .Q(section_out10_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[4]_i_1_n_7 ),
        .Q(section_out10_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[4]_i_1 
       (.CI(\section_out10_reg[0]_i_1_n_0 ),
        .CO({\section_out10_reg[4]_i_1_n_0 ,\section_out10_reg[4]_i_1_n_1 ,\section_out10_reg[4]_i_1_n_2 ,\section_out10_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[7:4]),
        .O({\section_out10_reg[4]_i_1_n_4 ,\section_out10_reg[4]_i_1_n_5 ,\section_out10_reg[4]_i_1_n_6 ,\section_out10_reg[4]_i_1_n_7 }),
        .S({\section_out10[4]_i_2_n_0 ,\section_out10[4]_i_3_n_0 ,\section_out10[4]_i_4_n_0 ,\section_out10[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[48]_i_1_n_5 ),
        .Q(section_out10_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[51] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[48]_i_1_n_4 ),
        .Q(section_out10_reg[51]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[52] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[52]_i_1_n_7 ),
        .Q(section_out10_reg[52]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[52]_i_1 
       (.CI(\section_out10_reg[48]_i_1_n_0 ),
        .CO({\section_out10_reg[52]_i_1_n_0 ,\section_out10_reg[52]_i_1_n_1 ,\section_out10_reg[52]_i_1_n_2 ,\section_out10_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[55:52]),
        .O({\section_out10_reg[52]_i_1_n_4 ,\section_out10_reg[52]_i_1_n_5 ,\section_out10_reg[52]_i_1_n_6 ,\section_out10_reg[52]_i_1_n_7 }),
        .S({\section_out10[52]_i_2_n_0 ,\section_out10[52]_i_3_n_0 ,\section_out10[52]_i_4_n_0 ,\section_out10[52]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[53] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[52]_i_1_n_6 ),
        .Q(section_out10_reg[53]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[54] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[52]_i_1_n_5 ),
        .Q(section_out10_reg[54]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[55] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[52]_i_1_n_4 ),
        .Q(section_out10_reg[55]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[56] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[56]_i_1_n_7 ),
        .Q(section_out10_reg[56]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[56]_i_1 
       (.CI(\section_out10_reg[52]_i_1_n_0 ),
        .CO({\section_out10_reg[56]_i_1_n_0 ,\section_out10_reg[56]_i_1_n_1 ,\section_out10_reg[56]_i_1_n_2 ,\section_out10_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[59:56]),
        .O({\section_out10_reg[56]_i_1_n_4 ,\section_out10_reg[56]_i_1_n_5 ,\section_out10_reg[56]_i_1_n_6 ,\section_out10_reg[56]_i_1_n_7 }),
        .S({\section_out10[56]_i_2_n_0 ,\section_out10[56]_i_3_n_0 ,\section_out10[56]_i_4_n_0 ,\section_out10[56]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[57] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[56]_i_1_n_6 ),
        .Q(section_out10_reg[57]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[58] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[56]_i_1_n_5 ),
        .Q(section_out10_reg[58]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[59] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[56]_i_1_n_4 ),
        .Q(section_out10_reg[59]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[4]_i_1_n_6 ),
        .Q(section_out10_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[60] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[60]_i_1_n_7 ),
        .Q(section_out10_reg[60]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[60]_i_1 
       (.CI(\section_out10_reg[56]_i_1_n_0 ),
        .CO({\section_out10_reg[60]_i_1_n_0 ,\section_out10_reg[60]_i_1_n_1 ,\section_out10_reg[60]_i_1_n_2 ,\section_out10_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[63:60]),
        .O({\section_out10_reg[60]_i_1_n_4 ,\section_out10_reg[60]_i_1_n_5 ,\section_out10_reg[60]_i_1_n_6 ,\section_out10_reg[60]_i_1_n_7 }),
        .S({\section_out10[60]_i_2_n_0 ,\section_out10[60]_i_3_n_0 ,\section_out10[60]_i_4_n_0 ,\section_out10[60]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[61] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[60]_i_1_n_6 ),
        .Q(section_out10_reg[61]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[62] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[60]_i_1_n_5 ),
        .Q(section_out10_reg[62]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[63] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[60]_i_1_n_4 ),
        .Q(section_out10_reg[63]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[64] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[64]_i_1_n_7 ),
        .Q(section_out10_reg[64]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[64]_i_1 
       (.CI(\section_out10_reg[60]_i_1_n_0 ),
        .CO({\section_out10_reg[64]_i_1_n_0 ,\section_out10_reg[64]_i_1_n_1 ,\section_out10_reg[64]_i_1_n_2 ,\section_out10_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out9_reg[65],section_out9_reg[65],section_out9_reg[65:64]}),
        .O({\section_out10_reg[64]_i_1_n_4 ,\section_out10_reg[64]_i_1_n_5 ,\section_out10_reg[64]_i_1_n_6 ,\section_out10_reg[64]_i_1_n_7 }),
        .S({\section_out10[64]_i_2_n_0 ,\section_out10[64]_i_3_n_0 ,\section_out10[64]_i_4_n_0 ,\section_out10[64]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[65] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[64]_i_1_n_6 ),
        .Q(section_out10_reg[65]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[66] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[64]_i_1_n_5 ),
        .Q(section_out10_reg[66]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[67] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[64]_i_1_n_4 ),
        .Q(section_out10_reg[67]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[68] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[68]_i_1_n_7 ),
        .Q(section_out10_reg[68]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[68]_i_1 
       (.CI(\section_out10_reg[64]_i_1_n_0 ),
        .CO({\section_out10_reg[68]_i_1_n_0 ,\section_out10_reg[68]_i_1_n_1 ,\section_out10_reg[68]_i_1_n_2 ,\section_out10_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out9_reg[65],section_out9_reg[65],section_out9_reg[65],section_out9_reg[65]}),
        .O({\section_out10_reg[68]_i_1_n_4 ,\section_out10_reg[68]_i_1_n_5 ,\section_out10_reg[68]_i_1_n_6 ,\section_out10_reg[68]_i_1_n_7 }),
        .S({\section_out10[68]_i_2_n_0 ,\section_out10[68]_i_3_n_0 ,\section_out10[68]_i_4_n_0 ,\section_out10[68]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[69] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[68]_i_1_n_6 ),
        .Q(section_out10_reg[69]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[4]_i_1_n_5 ),
        .Q(section_out10_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[70] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[68]_i_1_n_5 ),
        .Q(section_out10_reg[70]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[71] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[68]_i_1_n_4 ),
        .Q(section_out10_reg[71]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[72] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[72]_i_1_n_7 ),
        .Q(section_out10_reg[72]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[72]_i_1 
       (.CI(\section_out10_reg[68]_i_1_n_0 ),
        .CO({\section_out10_reg[72]_i_1_n_0 ,\section_out10_reg[72]_i_1_n_1 ,\section_out10_reg[72]_i_1_n_2 ,\section_out10_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out9_reg[65],section_out9_reg[65],section_out9_reg[65],section_out9_reg[65]}),
        .O({\section_out10_reg[72]_i_1_n_4 ,\section_out10_reg[72]_i_1_n_5 ,\section_out10_reg[72]_i_1_n_6 ,\section_out10_reg[72]_i_1_n_7 }),
        .S({\section_out10[72]_i_2_n_0 ,\section_out10[72]_i_3_n_0 ,\section_out10[72]_i_4_n_0 ,\section_out10[72]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[73] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[72]_i_1_n_6 ),
        .Q(section_out10_reg[73]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[74] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[72]_i_1_n_5 ),
        .Q(section_out10_reg[74]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[75] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[72]_i_1_n_4 ),
        .Q(section_out10_reg[75]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[76] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[76]_i_1_n_7 ),
        .Q(section_out10_reg[76]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[76]_i_1 
       (.CI(\section_out10_reg[72]_i_1_n_0 ),
        .CO({\NLW_section_out10_reg[76]_i_1_CO_UNCONNECTED [3],\section_out10_reg[76]_i_1_n_1 ,\section_out10_reg[76]_i_1_n_2 ,\section_out10_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,section_out9_reg[65],section_out9_reg[65],section_out9_reg[65]}),
        .O({\section_out10_reg[76]_i_1_n_4 ,\section_out10_reg[76]_i_1_n_5 ,\section_out10_reg[76]_i_1_n_6 ,\section_out10_reg[76]_i_1_n_7 }),
        .S({\section_out10[76]_i_2_n_0 ,\section_out10[76]_i_3_n_0 ,\section_out10[76]_i_4_n_0 ,\section_out10[76]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[77] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[76]_i_1_n_6 ),
        .Q(section_out10_reg[77]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[78] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[76]_i_1_n_5 ),
        .Q(section_out10_reg[78]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[79] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[76]_i_1_n_4 ),
        .Q(section_out10_reg[79]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[4]_i_1_n_4 ),
        .Q(section_out10_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[8]_i_1_n_7 ),
        .Q(section_out10_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out10_reg[8]_i_1 
       (.CI(\section_out10_reg[4]_i_1_n_0 ),
        .CO({\section_out10_reg[8]_i_1_n_0 ,\section_out10_reg[8]_i_1_n_1 ,\section_out10_reg[8]_i_1_n_2 ,\section_out10_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out9_reg[11:8]),
        .O({\section_out10_reg[8]_i_1_n_4 ,\section_out10_reg[8]_i_1_n_5 ,\section_out10_reg[8]_i_1_n_6 ,\section_out10_reg[8]_i_1_n_7 }),
        .S({\section_out10[8]_i_2_n_0 ,\section_out10[8]_i_3_n_0 ,\section_out10[8]_i_4_n_0 ,\section_out10[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out10_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out10_reg[8]_i_1_n_6 ),
        .Q(section_out10_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[0]_i_2 
       (.I0(section_out10_reg[3]),
        .I1(section_out11_reg[3]),
        .O(\section_out11[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[0]_i_3 
       (.I0(section_out10_reg[2]),
        .I1(section_out11_reg[2]),
        .O(\section_out11[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[0]_i_4 
       (.I0(section_out10_reg[1]),
        .I1(section_out11_reg[1]),
        .O(\section_out11[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[0]_i_5 
       (.I0(section_out10_reg[0]),
        .I1(section_out11_reg[0]),
        .O(\section_out11[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[12]_i_2 
       (.I0(section_out10_reg[15]),
        .I1(section_out11_reg[15]),
        .O(\section_out11[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[12]_i_3 
       (.I0(section_out10_reg[14]),
        .I1(section_out11_reg[14]),
        .O(\section_out11[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[12]_i_4 
       (.I0(section_out10_reg[13]),
        .I1(section_out11_reg[13]),
        .O(\section_out11[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[12]_i_5 
       (.I0(section_out10_reg[12]),
        .I1(section_out11_reg[12]),
        .O(\section_out11[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[16]_i_2 
       (.I0(section_out10_reg[19]),
        .I1(section_out11_reg[19]),
        .O(\section_out11[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[16]_i_3 
       (.I0(section_out10_reg[18]),
        .I1(section_out11_reg[18]),
        .O(\section_out11[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[16]_i_4 
       (.I0(section_out10_reg[17]),
        .I1(section_out11_reg[17]),
        .O(\section_out11[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[16]_i_5 
       (.I0(section_out10_reg[16]),
        .I1(section_out11_reg[16]),
        .O(\section_out11[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[20]_i_2 
       (.I0(section_out10_reg[23]),
        .I1(section_out11_reg[23]),
        .O(\section_out11[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[20]_i_3 
       (.I0(section_out10_reg[22]),
        .I1(section_out11_reg[22]),
        .O(\section_out11[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[20]_i_4 
       (.I0(section_out10_reg[21]),
        .I1(section_out11_reg[21]),
        .O(\section_out11[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[20]_i_5 
       (.I0(section_out10_reg[20]),
        .I1(section_out11_reg[20]),
        .O(\section_out11[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[24]_i_2 
       (.I0(section_out10_reg[27]),
        .I1(section_out11_reg[27]),
        .O(\section_out11[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[24]_i_3 
       (.I0(section_out10_reg[26]),
        .I1(section_out11_reg[26]),
        .O(\section_out11[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[24]_i_4 
       (.I0(section_out10_reg[25]),
        .I1(section_out11_reg[25]),
        .O(\section_out11[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[24]_i_5 
       (.I0(section_out10_reg[24]),
        .I1(section_out11_reg[24]),
        .O(\section_out11[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[28]_i_2 
       (.I0(section_out10_reg[31]),
        .I1(section_out11_reg[31]),
        .O(\section_out11[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[28]_i_3 
       (.I0(section_out10_reg[30]),
        .I1(section_out11_reg[30]),
        .O(\section_out11[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[28]_i_4 
       (.I0(section_out10_reg[29]),
        .I1(section_out11_reg[29]),
        .O(\section_out11[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[28]_i_5 
       (.I0(section_out10_reg[28]),
        .I1(section_out11_reg[28]),
        .O(\section_out11[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[32]_i_2 
       (.I0(section_out10_reg[35]),
        .I1(section_out11_reg[35]),
        .O(\section_out11[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[32]_i_3 
       (.I0(section_out10_reg[34]),
        .I1(section_out11_reg[34]),
        .O(\section_out11[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[32]_i_4 
       (.I0(section_out10_reg[33]),
        .I1(section_out11_reg[33]),
        .O(\section_out11[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[32]_i_5 
       (.I0(section_out10_reg[32]),
        .I1(section_out11_reg[32]),
        .O(\section_out11[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[36]_i_2 
       (.I0(section_out10_reg[39]),
        .I1(section_out11_reg[39]),
        .O(\section_out11[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[36]_i_3 
       (.I0(section_out10_reg[38]),
        .I1(section_out11_reg[38]),
        .O(\section_out11[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[36]_i_4 
       (.I0(section_out10_reg[37]),
        .I1(section_out11_reg[37]),
        .O(\section_out11[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[36]_i_5 
       (.I0(section_out10_reg[36]),
        .I1(section_out11_reg[36]),
        .O(\section_out11[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[40]_i_2 
       (.I0(section_out10_reg[43]),
        .I1(section_out11_reg[43]),
        .O(\section_out11[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[40]_i_3 
       (.I0(section_out10_reg[42]),
        .I1(section_out11_reg[42]),
        .O(\section_out11[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[40]_i_4 
       (.I0(section_out10_reg[41]),
        .I1(section_out11_reg[41]),
        .O(\section_out11[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[40]_i_5 
       (.I0(section_out10_reg[40]),
        .I1(section_out11_reg[40]),
        .O(\section_out11[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[44]_i_2 
       (.I0(section_out10_reg[47]),
        .I1(section_out11_reg[47]),
        .O(\section_out11[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[44]_i_3 
       (.I0(section_out10_reg[46]),
        .I1(section_out11_reg[46]),
        .O(\section_out11[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[44]_i_4 
       (.I0(section_out10_reg[45]),
        .I1(section_out11_reg[45]),
        .O(\section_out11[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[44]_i_5 
       (.I0(section_out10_reg[44]),
        .I1(section_out11_reg[44]),
        .O(\section_out11[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[48]_i_2 
       (.I0(section_out10_reg[51]),
        .I1(section_out11_reg[51]),
        .O(\section_out11[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[48]_i_3 
       (.I0(section_out10_reg[50]),
        .I1(section_out11_reg[50]),
        .O(\section_out11[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[48]_i_4 
       (.I0(section_out10_reg[49]),
        .I1(section_out11_reg[49]),
        .O(\section_out11[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[48]_i_5 
       (.I0(section_out10_reg[48]),
        .I1(section_out11_reg[48]),
        .O(\section_out11[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[4]_i_2 
       (.I0(section_out10_reg[7]),
        .I1(section_out11_reg[7]),
        .O(\section_out11[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[4]_i_3 
       (.I0(section_out10_reg[6]),
        .I1(section_out11_reg[6]),
        .O(\section_out11[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[4]_i_4 
       (.I0(section_out10_reg[5]),
        .I1(section_out11_reg[5]),
        .O(\section_out11[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[4]_i_5 
       (.I0(section_out10_reg[4]),
        .I1(section_out11_reg[4]),
        .O(\section_out11[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[52]_i_2 
       (.I0(section_out10_reg[55]),
        .I1(section_out11_reg[55]),
        .O(\section_out11[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[52]_i_3 
       (.I0(section_out10_reg[54]),
        .I1(section_out11_reg[54]),
        .O(\section_out11[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[52]_i_4 
       (.I0(section_out10_reg[53]),
        .I1(section_out11_reg[53]),
        .O(\section_out11[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[52]_i_5 
       (.I0(section_out10_reg[52]),
        .I1(section_out11_reg[52]),
        .O(\section_out11[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[56]_i_2 
       (.I0(section_out10_reg[59]),
        .I1(section_out11_reg[59]),
        .O(\section_out11[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[56]_i_3 
       (.I0(section_out10_reg[58]),
        .I1(section_out11_reg[58]),
        .O(\section_out11[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[56]_i_4 
       (.I0(section_out10_reg[57]),
        .I1(section_out11_reg[57]),
        .O(\section_out11[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[56]_i_5 
       (.I0(section_out10_reg[56]),
        .I1(section_out11_reg[56]),
        .O(\section_out11[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[60]_i_2 
       (.I0(section_out10_reg[63]),
        .I1(section_out11_reg[63]),
        .O(\section_out11[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[60]_i_3 
       (.I0(section_out10_reg[62]),
        .I1(section_out11_reg[62]),
        .O(\section_out11[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[60]_i_4 
       (.I0(section_out10_reg[61]),
        .I1(section_out11_reg[61]),
        .O(\section_out11[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[60]_i_5 
       (.I0(section_out10_reg[60]),
        .I1(section_out11_reg[60]),
        .O(\section_out11[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[64]_i_2 
       (.I0(section_out10_reg[67]),
        .I1(section_out11_reg[67]),
        .O(\section_out11[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[64]_i_3 
       (.I0(section_out10_reg[66]),
        .I1(section_out11_reg[66]),
        .O(\section_out11[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[64]_i_4 
       (.I0(section_out10_reg[65]),
        .I1(section_out11_reg[65]),
        .O(\section_out11[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[64]_i_5 
       (.I0(section_out10_reg[64]),
        .I1(section_out11_reg[64]),
        .O(\section_out11[64]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[68]_i_2 
       (.I0(section_out10_reg[71]),
        .I1(section_out11_reg[71]),
        .O(\section_out11[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[68]_i_3 
       (.I0(section_out10_reg[70]),
        .I1(section_out11_reg[70]),
        .O(\section_out11[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[68]_i_4 
       (.I0(section_out10_reg[69]),
        .I1(section_out11_reg[69]),
        .O(\section_out11[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[68]_i_5 
       (.I0(section_out10_reg[68]),
        .I1(section_out11_reg[68]),
        .O(\section_out11[68]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[72]_i_2 
       (.I0(section_out10_reg[75]),
        .I1(section_out11_reg[75]),
        .O(\section_out11[72]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[72]_i_3 
       (.I0(section_out10_reg[74]),
        .I1(section_out11_reg[74]),
        .O(\section_out11[72]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[72]_i_4 
       (.I0(section_out10_reg[73]),
        .I1(section_out11_reg[73]),
        .O(\section_out11[72]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[72]_i_5 
       (.I0(section_out10_reg[72]),
        .I1(section_out11_reg[72]),
        .O(\section_out11[72]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[76]_i_2 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[79]),
        .O(\section_out11[76]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[76]_i_3 
       (.I0(section_out10_reg[78]),
        .I1(section_out11_reg[78]),
        .O(\section_out11[76]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[76]_i_4 
       (.I0(section_out10_reg[77]),
        .I1(section_out11_reg[77]),
        .O(\section_out11[76]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[76]_i_5 
       (.I0(section_out10_reg[76]),
        .I1(section_out11_reg[76]),
        .O(\section_out11[76]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[80]_i_2 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[83]),
        .O(\section_out11[80]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[80]_i_3 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[82]),
        .O(\section_out11[80]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[80]_i_4 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[81]),
        .O(\section_out11[80]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[80]_i_5 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[80]),
        .O(\section_out11[80]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[84]_i_2 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[87]),
        .O(\section_out11[84]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[84]_i_3 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[86]),
        .O(\section_out11[84]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[84]_i_4 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[85]),
        .O(\section_out11[84]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[84]_i_5 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[84]),
        .O(\section_out11[84]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[88]_i_2 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[91]),
        .O(\section_out11[88]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[88]_i_3 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[90]),
        .O(\section_out11[88]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[88]_i_4 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[89]),
        .O(\section_out11[88]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[88]_i_5 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[88]),
        .O(\section_out11[88]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[8]_i_2 
       (.I0(section_out10_reg[11]),
        .I1(section_out11_reg[11]),
        .O(\section_out11[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[8]_i_3 
       (.I0(section_out10_reg[10]),
        .I1(section_out11_reg[10]),
        .O(\section_out11[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[8]_i_4 
       (.I0(section_out10_reg[9]),
        .I1(section_out11_reg[9]),
        .O(\section_out11[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[8]_i_5 
       (.I0(section_out10_reg[8]),
        .I1(section_out11_reg[8]),
        .O(\section_out11[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[92]_i_2 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[94]),
        .O(\section_out11[92]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[92]_i_3 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[93]),
        .O(\section_out11[92]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out11[92]_i_4 
       (.I0(section_out10_reg[79]),
        .I1(section_out11_reg[92]),
        .O(\section_out11[92]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[0]_i_1_n_7 ),
        .Q(section_out11_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out11_reg[0]_i_1_n_0 ,\section_out11_reg[0]_i_1_n_1 ,\section_out11_reg[0]_i_1_n_2 ,\section_out11_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[3:0]),
        .O({\section_out11_reg[0]_i_1_n_4 ,\section_out11_reg[0]_i_1_n_5 ,\section_out11_reg[0]_i_1_n_6 ,\section_out11_reg[0]_i_1_n_7 }),
        .S({\section_out11[0]_i_2_n_0 ,\section_out11[0]_i_3_n_0 ,\section_out11[0]_i_4_n_0 ,\section_out11[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[8]_i_1_n_5 ),
        .Q(section_out11_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[8]_i_1_n_4 ),
        .Q(section_out11_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[12]_i_1_n_7 ),
        .Q(section_out11_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[12]_i_1 
       (.CI(\section_out11_reg[8]_i_1_n_0 ),
        .CO({\section_out11_reg[12]_i_1_n_0 ,\section_out11_reg[12]_i_1_n_1 ,\section_out11_reg[12]_i_1_n_2 ,\section_out11_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[15:12]),
        .O({\section_out11_reg[12]_i_1_n_4 ,\section_out11_reg[12]_i_1_n_5 ,\section_out11_reg[12]_i_1_n_6 ,\section_out11_reg[12]_i_1_n_7 }),
        .S({\section_out11[12]_i_2_n_0 ,\section_out11[12]_i_3_n_0 ,\section_out11[12]_i_4_n_0 ,\section_out11[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[12]_i_1_n_6 ),
        .Q(section_out11_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[12]_i_1_n_5 ),
        .Q(section_out11_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[12]_i_1_n_4 ),
        .Q(section_out11_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[16]_i_1_n_7 ),
        .Q(section_out11_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[16]_i_1 
       (.CI(\section_out11_reg[12]_i_1_n_0 ),
        .CO({\section_out11_reg[16]_i_1_n_0 ,\section_out11_reg[16]_i_1_n_1 ,\section_out11_reg[16]_i_1_n_2 ,\section_out11_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[19:16]),
        .O({\section_out11_reg[16]_i_1_n_4 ,\section_out11_reg[16]_i_1_n_5 ,\section_out11_reg[16]_i_1_n_6 ,\section_out11_reg[16]_i_1_n_7 }),
        .S({\section_out11[16]_i_2_n_0 ,\section_out11[16]_i_3_n_0 ,\section_out11[16]_i_4_n_0 ,\section_out11[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[16]_i_1_n_6 ),
        .Q(section_out11_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[16]_i_1_n_5 ),
        .Q(section_out11_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[16]_i_1_n_4 ),
        .Q(section_out11_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[0]_i_1_n_6 ),
        .Q(section_out11_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[20]_i_1_n_7 ),
        .Q(section_out11_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[20]_i_1 
       (.CI(\section_out11_reg[16]_i_1_n_0 ),
        .CO({\section_out11_reg[20]_i_1_n_0 ,\section_out11_reg[20]_i_1_n_1 ,\section_out11_reg[20]_i_1_n_2 ,\section_out11_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[23:20]),
        .O({\section_out11_reg[20]_i_1_n_4 ,\section_out11_reg[20]_i_1_n_5 ,\section_out11_reg[20]_i_1_n_6 ,\section_out11_reg[20]_i_1_n_7 }),
        .S({\section_out11[20]_i_2_n_0 ,\section_out11[20]_i_3_n_0 ,\section_out11[20]_i_4_n_0 ,\section_out11[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[20]_i_1_n_6 ),
        .Q(section_out11_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[20]_i_1_n_5 ),
        .Q(section_out11_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[20]_i_1_n_4 ),
        .Q(section_out11_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[24]_i_1_n_7 ),
        .Q(section_out11_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[24]_i_1 
       (.CI(\section_out11_reg[20]_i_1_n_0 ),
        .CO({\section_out11_reg[24]_i_1_n_0 ,\section_out11_reg[24]_i_1_n_1 ,\section_out11_reg[24]_i_1_n_2 ,\section_out11_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[27:24]),
        .O({\section_out11_reg[24]_i_1_n_4 ,\section_out11_reg[24]_i_1_n_5 ,\section_out11_reg[24]_i_1_n_6 ,\section_out11_reg[24]_i_1_n_7 }),
        .S({\section_out11[24]_i_2_n_0 ,\section_out11[24]_i_3_n_0 ,\section_out11[24]_i_4_n_0 ,\section_out11[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[24]_i_1_n_6 ),
        .Q(section_out11_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[24]_i_1_n_5 ),
        .Q(section_out11_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[24]_i_1_n_4 ),
        .Q(section_out11_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[28]_i_1_n_7 ),
        .Q(section_out11_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[28]_i_1 
       (.CI(\section_out11_reg[24]_i_1_n_0 ),
        .CO({\section_out11_reg[28]_i_1_n_0 ,\section_out11_reg[28]_i_1_n_1 ,\section_out11_reg[28]_i_1_n_2 ,\section_out11_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[31:28]),
        .O({\section_out11_reg[28]_i_1_n_4 ,\section_out11_reg[28]_i_1_n_5 ,\section_out11_reg[28]_i_1_n_6 ,\section_out11_reg[28]_i_1_n_7 }),
        .S({\section_out11[28]_i_2_n_0 ,\section_out11[28]_i_3_n_0 ,\section_out11[28]_i_4_n_0 ,\section_out11[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[28]_i_1_n_6 ),
        .Q(section_out11_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[0]_i_1_n_5 ),
        .Q(section_out11_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[28]_i_1_n_5 ),
        .Q(section_out11_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[28]_i_1_n_4 ),
        .Q(section_out11_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[32]_i_1_n_7 ),
        .Q(section_out11_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[32]_i_1 
       (.CI(\section_out11_reg[28]_i_1_n_0 ),
        .CO({\section_out11_reg[32]_i_1_n_0 ,\section_out11_reg[32]_i_1_n_1 ,\section_out11_reg[32]_i_1_n_2 ,\section_out11_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[35:32]),
        .O({\section_out11_reg[32]_i_1_n_4 ,\section_out11_reg[32]_i_1_n_5 ,\section_out11_reg[32]_i_1_n_6 ,\section_out11_reg[32]_i_1_n_7 }),
        .S({\section_out11[32]_i_2_n_0 ,\section_out11[32]_i_3_n_0 ,\section_out11[32]_i_4_n_0 ,\section_out11[32]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[32]_i_1_n_6 ),
        .Q(section_out11_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[32]_i_1_n_5 ),
        .Q(section_out11_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[32]_i_1_n_4 ),
        .Q(section_out11_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[36]_i_1_n_7 ),
        .Q(section_out11_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[36]_i_1 
       (.CI(\section_out11_reg[32]_i_1_n_0 ),
        .CO({\section_out11_reg[36]_i_1_n_0 ,\section_out11_reg[36]_i_1_n_1 ,\section_out11_reg[36]_i_1_n_2 ,\section_out11_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[39:36]),
        .O({\section_out11_reg[36]_i_1_n_4 ,\section_out11_reg[36]_i_1_n_5 ,\section_out11_reg[36]_i_1_n_6 ,\section_out11_reg[36]_i_1_n_7 }),
        .S({\section_out11[36]_i_2_n_0 ,\section_out11[36]_i_3_n_0 ,\section_out11[36]_i_4_n_0 ,\section_out11[36]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[36]_i_1_n_6 ),
        .Q(section_out11_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[36]_i_1_n_5 ),
        .Q(section_out11_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[36]_i_1_n_4 ),
        .Q(section_out11_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[0]_i_1_n_4 ),
        .Q(section_out11_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[40]_i_1_n_7 ),
        .Q(section_out11_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[40]_i_1 
       (.CI(\section_out11_reg[36]_i_1_n_0 ),
        .CO({\section_out11_reg[40]_i_1_n_0 ,\section_out11_reg[40]_i_1_n_1 ,\section_out11_reg[40]_i_1_n_2 ,\section_out11_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[43:40]),
        .O({\section_out11_reg[40]_i_1_n_4 ,\section_out11_reg[40]_i_1_n_5 ,\section_out11_reg[40]_i_1_n_6 ,\section_out11_reg[40]_i_1_n_7 }),
        .S({\section_out11[40]_i_2_n_0 ,\section_out11[40]_i_3_n_0 ,\section_out11[40]_i_4_n_0 ,\section_out11[40]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[40]_i_1_n_6 ),
        .Q(section_out11_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[40]_i_1_n_5 ),
        .Q(section_out11_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[40]_i_1_n_4 ),
        .Q(section_out11_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[44]_i_1_n_7 ),
        .Q(section_out11_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[44]_i_1 
       (.CI(\section_out11_reg[40]_i_1_n_0 ),
        .CO({\section_out11_reg[44]_i_1_n_0 ,\section_out11_reg[44]_i_1_n_1 ,\section_out11_reg[44]_i_1_n_2 ,\section_out11_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[47:44]),
        .O({\section_out11_reg[44]_i_1_n_4 ,\section_out11_reg[44]_i_1_n_5 ,\section_out11_reg[44]_i_1_n_6 ,\section_out11_reg[44]_i_1_n_7 }),
        .S({\section_out11[44]_i_2_n_0 ,\section_out11[44]_i_3_n_0 ,\section_out11[44]_i_4_n_0 ,\section_out11[44]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[44]_i_1_n_6 ),
        .Q(section_out11_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[44]_i_1_n_5 ),
        .Q(section_out11_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[44]_i_1_n_4 ),
        .Q(section_out11_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[48]_i_1_n_7 ),
        .Q(section_out11_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[48]_i_1 
       (.CI(\section_out11_reg[44]_i_1_n_0 ),
        .CO({\section_out11_reg[48]_i_1_n_0 ,\section_out11_reg[48]_i_1_n_1 ,\section_out11_reg[48]_i_1_n_2 ,\section_out11_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[51:48]),
        .O({\section_out11_reg[48]_i_1_n_4 ,\section_out11_reg[48]_i_1_n_5 ,\section_out11_reg[48]_i_1_n_6 ,\section_out11_reg[48]_i_1_n_7 }),
        .S({\section_out11[48]_i_2_n_0 ,\section_out11[48]_i_3_n_0 ,\section_out11[48]_i_4_n_0 ,\section_out11[48]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[48]_i_1_n_6 ),
        .Q(section_out11_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[4]_i_1_n_7 ),
        .Q(section_out11_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[4]_i_1 
       (.CI(\section_out11_reg[0]_i_1_n_0 ),
        .CO({\section_out11_reg[4]_i_1_n_0 ,\section_out11_reg[4]_i_1_n_1 ,\section_out11_reg[4]_i_1_n_2 ,\section_out11_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[7:4]),
        .O({\section_out11_reg[4]_i_1_n_4 ,\section_out11_reg[4]_i_1_n_5 ,\section_out11_reg[4]_i_1_n_6 ,\section_out11_reg[4]_i_1_n_7 }),
        .S({\section_out11[4]_i_2_n_0 ,\section_out11[4]_i_3_n_0 ,\section_out11[4]_i_4_n_0 ,\section_out11[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[48]_i_1_n_5 ),
        .Q(section_out11_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[51] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[48]_i_1_n_4 ),
        .Q(section_out11_reg[51]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[52] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[52]_i_1_n_7 ),
        .Q(section_out11_reg[52]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[52]_i_1 
       (.CI(\section_out11_reg[48]_i_1_n_0 ),
        .CO({\section_out11_reg[52]_i_1_n_0 ,\section_out11_reg[52]_i_1_n_1 ,\section_out11_reg[52]_i_1_n_2 ,\section_out11_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[55:52]),
        .O({\section_out11_reg[52]_i_1_n_4 ,\section_out11_reg[52]_i_1_n_5 ,\section_out11_reg[52]_i_1_n_6 ,\section_out11_reg[52]_i_1_n_7 }),
        .S({\section_out11[52]_i_2_n_0 ,\section_out11[52]_i_3_n_0 ,\section_out11[52]_i_4_n_0 ,\section_out11[52]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[53] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[52]_i_1_n_6 ),
        .Q(section_out11_reg[53]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[54] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[52]_i_1_n_5 ),
        .Q(section_out11_reg[54]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[55] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[52]_i_1_n_4 ),
        .Q(section_out11_reg[55]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[56] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[56]_i_1_n_7 ),
        .Q(section_out11_reg[56]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[56]_i_1 
       (.CI(\section_out11_reg[52]_i_1_n_0 ),
        .CO({\section_out11_reg[56]_i_1_n_0 ,\section_out11_reg[56]_i_1_n_1 ,\section_out11_reg[56]_i_1_n_2 ,\section_out11_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[59:56]),
        .O({\section_out11_reg[56]_i_1_n_4 ,\section_out11_reg[56]_i_1_n_5 ,\section_out11_reg[56]_i_1_n_6 ,\section_out11_reg[56]_i_1_n_7 }),
        .S({\section_out11[56]_i_2_n_0 ,\section_out11[56]_i_3_n_0 ,\section_out11[56]_i_4_n_0 ,\section_out11[56]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[57] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[56]_i_1_n_6 ),
        .Q(section_out11_reg[57]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[58] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[56]_i_1_n_5 ),
        .Q(section_out11_reg[58]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[59] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[56]_i_1_n_4 ),
        .Q(section_out11_reg[59]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[4]_i_1_n_6 ),
        .Q(section_out11_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[60] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[60]_i_1_n_7 ),
        .Q(section_out11_reg[60]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[60]_i_1 
       (.CI(\section_out11_reg[56]_i_1_n_0 ),
        .CO({\section_out11_reg[60]_i_1_n_0 ,\section_out11_reg[60]_i_1_n_1 ,\section_out11_reg[60]_i_1_n_2 ,\section_out11_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[63:60]),
        .O({\section_out11_reg[60]_i_1_n_4 ,\section_out11_reg[60]_i_1_n_5 ,\section_out11_reg[60]_i_1_n_6 ,\section_out11_reg[60]_i_1_n_7 }),
        .S({\section_out11[60]_i_2_n_0 ,\section_out11[60]_i_3_n_0 ,\section_out11[60]_i_4_n_0 ,\section_out11[60]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[61] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[60]_i_1_n_6 ),
        .Q(section_out11_reg[61]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[62] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[60]_i_1_n_5 ),
        .Q(section_out11_reg[62]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[63] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[60]_i_1_n_4 ),
        .Q(section_out11_reg[63]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[64] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[64]_i_1_n_7 ),
        .Q(section_out11_reg[64]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[64]_i_1 
       (.CI(\section_out11_reg[60]_i_1_n_0 ),
        .CO({\section_out11_reg[64]_i_1_n_0 ,\section_out11_reg[64]_i_1_n_1 ,\section_out11_reg[64]_i_1_n_2 ,\section_out11_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[67:64]),
        .O({\section_out11_reg[64]_i_1_n_4 ,\section_out11_reg[64]_i_1_n_5 ,\section_out11_reg[64]_i_1_n_6 ,\section_out11_reg[64]_i_1_n_7 }),
        .S({\section_out11[64]_i_2_n_0 ,\section_out11[64]_i_3_n_0 ,\section_out11[64]_i_4_n_0 ,\section_out11[64]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[65] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[64]_i_1_n_6 ),
        .Q(section_out11_reg[65]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[66] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[64]_i_1_n_5 ),
        .Q(section_out11_reg[66]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[67] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[64]_i_1_n_4 ),
        .Q(section_out11_reg[67]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[68] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[68]_i_1_n_7 ),
        .Q(section_out11_reg[68]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[68]_i_1 
       (.CI(\section_out11_reg[64]_i_1_n_0 ),
        .CO({\section_out11_reg[68]_i_1_n_0 ,\section_out11_reg[68]_i_1_n_1 ,\section_out11_reg[68]_i_1_n_2 ,\section_out11_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[71:68]),
        .O({\section_out11_reg[68]_i_1_n_4 ,\section_out11_reg[68]_i_1_n_5 ,\section_out11_reg[68]_i_1_n_6 ,\section_out11_reg[68]_i_1_n_7 }),
        .S({\section_out11[68]_i_2_n_0 ,\section_out11[68]_i_3_n_0 ,\section_out11[68]_i_4_n_0 ,\section_out11[68]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[69] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[68]_i_1_n_6 ),
        .Q(section_out11_reg[69]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[4]_i_1_n_5 ),
        .Q(section_out11_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[70] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[68]_i_1_n_5 ),
        .Q(section_out11_reg[70]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[71] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[68]_i_1_n_4 ),
        .Q(section_out11_reg[71]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[72] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[72]_i_1_n_7 ),
        .Q(section_out11_reg[72]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[72]_i_1 
       (.CI(\section_out11_reg[68]_i_1_n_0 ),
        .CO({\section_out11_reg[72]_i_1_n_0 ,\section_out11_reg[72]_i_1_n_1 ,\section_out11_reg[72]_i_1_n_2 ,\section_out11_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[75:72]),
        .O({\section_out11_reg[72]_i_1_n_4 ,\section_out11_reg[72]_i_1_n_5 ,\section_out11_reg[72]_i_1_n_6 ,\section_out11_reg[72]_i_1_n_7 }),
        .S({\section_out11[72]_i_2_n_0 ,\section_out11[72]_i_3_n_0 ,\section_out11[72]_i_4_n_0 ,\section_out11[72]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[73] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[72]_i_1_n_6 ),
        .Q(section_out11_reg[73]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[74] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[72]_i_1_n_5 ),
        .Q(section_out11_reg[74]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[75] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[72]_i_1_n_4 ),
        .Q(section_out11_reg[75]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[76] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[76]_i_1_n_7 ),
        .Q(section_out11_reg[76]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[76]_i_1 
       (.CI(\section_out11_reg[72]_i_1_n_0 ),
        .CO({\section_out11_reg[76]_i_1_n_0 ,\section_out11_reg[76]_i_1_n_1 ,\section_out11_reg[76]_i_1_n_2 ,\section_out11_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[79:76]),
        .O({\section_out11_reg[76]_i_1_n_4 ,\section_out11_reg[76]_i_1_n_5 ,\section_out11_reg[76]_i_1_n_6 ,\section_out11_reg[76]_i_1_n_7 }),
        .S({\section_out11[76]_i_2_n_0 ,\section_out11[76]_i_3_n_0 ,\section_out11[76]_i_4_n_0 ,\section_out11[76]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[77] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[76]_i_1_n_6 ),
        .Q(section_out11_reg[77]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[78] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[76]_i_1_n_5 ),
        .Q(section_out11_reg[78]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[79] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[76]_i_1_n_4 ),
        .Q(section_out11_reg[79]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[4]_i_1_n_4 ),
        .Q(section_out11_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[80] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[80]_i_1_n_7 ),
        .Q(section_out11_reg[80]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[80]_i_1 
       (.CI(\section_out11_reg[76]_i_1_n_0 ),
        .CO({\section_out11_reg[80]_i_1_n_0 ,\section_out11_reg[80]_i_1_n_1 ,\section_out11_reg[80]_i_1_n_2 ,\section_out11_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out10_reg[79],section_out10_reg[79],section_out10_reg[79],section_out10_reg[79]}),
        .O({\section_out11_reg[80]_i_1_n_4 ,\section_out11_reg[80]_i_1_n_5 ,\section_out11_reg[80]_i_1_n_6 ,\section_out11_reg[80]_i_1_n_7 }),
        .S({\section_out11[80]_i_2_n_0 ,\section_out11[80]_i_3_n_0 ,\section_out11[80]_i_4_n_0 ,\section_out11[80]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[81] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[80]_i_1_n_6 ),
        .Q(section_out11_reg[81]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[82] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[80]_i_1_n_5 ),
        .Q(section_out11_reg[82]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[83] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[80]_i_1_n_4 ),
        .Q(section_out11_reg[83]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[84] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[84]_i_1_n_7 ),
        .Q(section_out11_reg[84]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[84]_i_1 
       (.CI(\section_out11_reg[80]_i_1_n_0 ),
        .CO({\section_out11_reg[84]_i_1_n_0 ,\section_out11_reg[84]_i_1_n_1 ,\section_out11_reg[84]_i_1_n_2 ,\section_out11_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out10_reg[79],section_out10_reg[79],section_out10_reg[79],section_out10_reg[79]}),
        .O({\section_out11_reg[84]_i_1_n_4 ,\section_out11_reg[84]_i_1_n_5 ,\section_out11_reg[84]_i_1_n_6 ,\section_out11_reg[84]_i_1_n_7 }),
        .S({\section_out11[84]_i_2_n_0 ,\section_out11[84]_i_3_n_0 ,\section_out11[84]_i_4_n_0 ,\section_out11[84]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[85] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[84]_i_1_n_6 ),
        .Q(section_out11_reg[85]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[86] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[84]_i_1_n_5 ),
        .Q(section_out11_reg[86]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[87] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[84]_i_1_n_4 ),
        .Q(section_out11_reg[87]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[88] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[88]_i_1_n_7 ),
        .Q(section_out11_reg[88]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[88]_i_1 
       (.CI(\section_out11_reg[84]_i_1_n_0 ),
        .CO({\section_out11_reg[88]_i_1_n_0 ,\section_out11_reg[88]_i_1_n_1 ,\section_out11_reg[88]_i_1_n_2 ,\section_out11_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out10_reg[79],section_out10_reg[79],section_out10_reg[79],section_out10_reg[79]}),
        .O({\section_out11_reg[88]_i_1_n_4 ,\section_out11_reg[88]_i_1_n_5 ,\section_out11_reg[88]_i_1_n_6 ,\section_out11_reg[88]_i_1_n_7 }),
        .S({\section_out11[88]_i_2_n_0 ,\section_out11[88]_i_3_n_0 ,\section_out11[88]_i_4_n_0 ,\section_out11[88]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[89] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[88]_i_1_n_6 ),
        .Q(section_out11_reg[89]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[8]_i_1_n_7 ),
        .Q(section_out11_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[8]_i_1 
       (.CI(\section_out11_reg[4]_i_1_n_0 ),
        .CO({\section_out11_reg[8]_i_1_n_0 ,\section_out11_reg[8]_i_1_n_1 ,\section_out11_reg[8]_i_1_n_2 ,\section_out11_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out10_reg[11:8]),
        .O({\section_out11_reg[8]_i_1_n_4 ,\section_out11_reg[8]_i_1_n_5 ,\section_out11_reg[8]_i_1_n_6 ,\section_out11_reg[8]_i_1_n_7 }),
        .S({\section_out11[8]_i_2_n_0 ,\section_out11[8]_i_3_n_0 ,\section_out11[8]_i_4_n_0 ,\section_out11[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[90] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[88]_i_1_n_5 ),
        .Q(section_out11_reg[90]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[91] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[88]_i_1_n_4 ),
        .Q(section_out11_reg[91]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[92] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[92]_i_1_n_7 ),
        .Q(section_out11_reg[92]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out11_reg[92]_i_1 
       (.CI(\section_out11_reg[88]_i_1_n_0 ),
        .CO({\NLW_section_out11_reg[92]_i_1_CO_UNCONNECTED [3:2],\section_out11_reg[92]_i_1_n_2 ,\section_out11_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,section_out10_reg[79],section_out10_reg[79]}),
        .O({\NLW_section_out11_reg[92]_i_1_O_UNCONNECTED [3],\section_out11_reg[92]_i_1_n_5 ,\section_out11_reg[92]_i_1_n_6 ,\section_out11_reg[92]_i_1_n_7 }),
        .S({1'b0,\section_out11[92]_i_2_n_0 ,\section_out11[92]_i_3_n_0 ,\section_out11[92]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[93] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[92]_i_1_n_6 ),
        .Q(section_out11_reg[93]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[94] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[92]_i_1_n_5 ),
        .Q(section_out11_reg[94]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out11_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out11_reg[8]_i_1_n_6 ),
        .Q(section_out11_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[0]_i_2 
       (.I0(section_out11_reg[3]),
        .I1(\section_out12_reg_n_0_[3] ),
        .O(\section_out12[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[0]_i_3 
       (.I0(section_out11_reg[2]),
        .I1(\section_out12_reg_n_0_[2] ),
        .O(\section_out12[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[0]_i_4 
       (.I0(section_out11_reg[1]),
        .I1(\section_out12_reg_n_0_[1] ),
        .O(\section_out12[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[0]_i_5 
       (.I0(section_out11_reg[0]),
        .I1(\section_out12_reg_n_0_[0] ),
        .O(\section_out12[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[100]_i_2 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[103] ),
        .O(\section_out12[100]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[100]_i_3 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[102] ),
        .O(\section_out12[100]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[100]_i_4 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[101] ),
        .O(\section_out12[100]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[100]_i_5 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[100] ),
        .O(\section_out12[100]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[104]_i_2 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[107] ),
        .O(\section_out12[104]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[104]_i_3 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[106] ),
        .O(\section_out12[104]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[104]_i_4 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[105] ),
        .O(\section_out12[104]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[104]_i_5 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[104] ),
        .O(\section_out12[104]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[108]_i_2 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[108] ),
        .O(\section_out12[108]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[12]_i_2 
       (.I0(section_out11_reg[15]),
        .I1(\section_out12_reg_n_0_[15] ),
        .O(\section_out12[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[12]_i_3 
       (.I0(section_out11_reg[14]),
        .I1(\section_out12_reg_n_0_[14] ),
        .O(\section_out12[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[12]_i_4 
       (.I0(section_out11_reg[13]),
        .I1(\section_out12_reg_n_0_[13] ),
        .O(\section_out12[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[12]_i_5 
       (.I0(section_out11_reg[12]),
        .I1(\section_out12_reg_n_0_[12] ),
        .O(\section_out12[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[16]_i_2 
       (.I0(section_out11_reg[19]),
        .I1(\section_out12_reg_n_0_[19] ),
        .O(\section_out12[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[16]_i_3 
       (.I0(section_out11_reg[18]),
        .I1(\section_out12_reg_n_0_[18] ),
        .O(\section_out12[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[16]_i_4 
       (.I0(section_out11_reg[17]),
        .I1(\section_out12_reg_n_0_[17] ),
        .O(\section_out12[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[16]_i_5 
       (.I0(section_out11_reg[16]),
        .I1(\section_out12_reg_n_0_[16] ),
        .O(\section_out12[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[20]_i_2 
       (.I0(section_out11_reg[23]),
        .I1(\section_out12_reg_n_0_[23] ),
        .O(\section_out12[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[20]_i_3 
       (.I0(section_out11_reg[22]),
        .I1(\section_out12_reg_n_0_[22] ),
        .O(\section_out12[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[20]_i_4 
       (.I0(section_out11_reg[21]),
        .I1(\section_out12_reg_n_0_[21] ),
        .O(\section_out12[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[20]_i_5 
       (.I0(section_out11_reg[20]),
        .I1(\section_out12_reg_n_0_[20] ),
        .O(\section_out12[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[24]_i_2 
       (.I0(section_out11_reg[27]),
        .I1(\section_out12_reg_n_0_[27] ),
        .O(\section_out12[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[24]_i_3 
       (.I0(section_out11_reg[26]),
        .I1(\section_out12_reg_n_0_[26] ),
        .O(\section_out12[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[24]_i_4 
       (.I0(section_out11_reg[25]),
        .I1(\section_out12_reg_n_0_[25] ),
        .O(\section_out12[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[24]_i_5 
       (.I0(section_out11_reg[24]),
        .I1(\section_out12_reg_n_0_[24] ),
        .O(\section_out12[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[28]_i_2 
       (.I0(section_out11_reg[31]),
        .I1(\section_out12_reg_n_0_[31] ),
        .O(\section_out12[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[28]_i_3 
       (.I0(section_out11_reg[30]),
        .I1(\section_out12_reg_n_0_[30] ),
        .O(\section_out12[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[28]_i_4 
       (.I0(section_out11_reg[29]),
        .I1(\section_out12_reg_n_0_[29] ),
        .O(\section_out12[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[28]_i_5 
       (.I0(section_out11_reg[28]),
        .I1(\section_out12_reg_n_0_[28] ),
        .O(\section_out12[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[32]_i_2 
       (.I0(section_out11_reg[35]),
        .I1(\section_out12_reg_n_0_[35] ),
        .O(\section_out12[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[32]_i_3 
       (.I0(section_out11_reg[34]),
        .I1(\section_out12_reg_n_0_[34] ),
        .O(\section_out12[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[32]_i_4 
       (.I0(section_out11_reg[33]),
        .I1(\section_out12_reg_n_0_[33] ),
        .O(\section_out12[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[32]_i_5 
       (.I0(section_out11_reg[32]),
        .I1(\section_out12_reg_n_0_[32] ),
        .O(\section_out12[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[36]_i_2 
       (.I0(section_out11_reg[39]),
        .I1(\section_out12_reg_n_0_[39] ),
        .O(\section_out12[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[36]_i_3 
       (.I0(section_out11_reg[38]),
        .I1(\section_out12_reg_n_0_[38] ),
        .O(\section_out12[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[36]_i_4 
       (.I0(section_out11_reg[37]),
        .I1(\section_out12_reg_n_0_[37] ),
        .O(\section_out12[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[36]_i_5 
       (.I0(section_out11_reg[36]),
        .I1(\section_out12_reg_n_0_[36] ),
        .O(\section_out12[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[40]_i_2 
       (.I0(section_out11_reg[43]),
        .I1(\section_out12_reg_n_0_[43] ),
        .O(\section_out12[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[40]_i_3 
       (.I0(section_out11_reg[42]),
        .I1(\section_out12_reg_n_0_[42] ),
        .O(\section_out12[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[40]_i_4 
       (.I0(section_out11_reg[41]),
        .I1(\section_out12_reg_n_0_[41] ),
        .O(\section_out12[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[40]_i_5 
       (.I0(section_out11_reg[40]),
        .I1(\section_out12_reg_n_0_[40] ),
        .O(\section_out12[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[44]_i_2 
       (.I0(section_out11_reg[47]),
        .I1(\section_out12_reg_n_0_[47] ),
        .O(\section_out12[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[44]_i_3 
       (.I0(section_out11_reg[46]),
        .I1(\section_out12_reg_n_0_[46] ),
        .O(\section_out12[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[44]_i_4 
       (.I0(section_out11_reg[45]),
        .I1(\section_out12_reg_n_0_[45] ),
        .O(\section_out12[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[44]_i_5 
       (.I0(section_out11_reg[44]),
        .I1(\section_out12_reg_n_0_[44] ),
        .O(\section_out12[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[48]_i_2 
       (.I0(section_out11_reg[51]),
        .I1(\section_out12_reg_n_0_[51] ),
        .O(\section_out12[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[48]_i_3 
       (.I0(section_out11_reg[50]),
        .I1(\section_out12_reg_n_0_[50] ),
        .O(\section_out12[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[48]_i_4 
       (.I0(section_out11_reg[49]),
        .I1(\section_out12_reg_n_0_[49] ),
        .O(\section_out12[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[48]_i_5 
       (.I0(section_out11_reg[48]),
        .I1(\section_out12_reg_n_0_[48] ),
        .O(\section_out12[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[4]_i_2 
       (.I0(section_out11_reg[7]),
        .I1(\section_out12_reg_n_0_[7] ),
        .O(\section_out12[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[4]_i_3 
       (.I0(section_out11_reg[6]),
        .I1(\section_out12_reg_n_0_[6] ),
        .O(\section_out12[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[4]_i_4 
       (.I0(section_out11_reg[5]),
        .I1(\section_out12_reg_n_0_[5] ),
        .O(\section_out12[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[4]_i_5 
       (.I0(section_out11_reg[4]),
        .I1(\section_out12_reg_n_0_[4] ),
        .O(\section_out12[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[52]_i_2 
       (.I0(section_out11_reg[55]),
        .I1(\section_out12_reg_n_0_[55] ),
        .O(\section_out12[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[52]_i_3 
       (.I0(section_out11_reg[54]),
        .I1(\section_out12_reg_n_0_[54] ),
        .O(\section_out12[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[52]_i_4 
       (.I0(section_out11_reg[53]),
        .I1(\section_out12_reg_n_0_[53] ),
        .O(\section_out12[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[52]_i_5 
       (.I0(section_out11_reg[52]),
        .I1(\section_out12_reg_n_0_[52] ),
        .O(\section_out12[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[56]_i_2 
       (.I0(section_out11_reg[59]),
        .I1(\section_out12_reg_n_0_[59] ),
        .O(\section_out12[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[56]_i_3 
       (.I0(section_out11_reg[58]),
        .I1(\section_out12_reg_n_0_[58] ),
        .O(\section_out12[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[56]_i_4 
       (.I0(section_out11_reg[57]),
        .I1(\section_out12_reg_n_0_[57] ),
        .O(\section_out12[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[56]_i_5 
       (.I0(section_out11_reg[56]),
        .I1(\section_out12_reg_n_0_[56] ),
        .O(\section_out12[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[60]_i_2 
       (.I0(section_out11_reg[63]),
        .I1(\section_out12_reg_n_0_[63] ),
        .O(\section_out12[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[60]_i_3 
       (.I0(section_out11_reg[62]),
        .I1(\section_out12_reg_n_0_[62] ),
        .O(\section_out12[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[60]_i_4 
       (.I0(section_out11_reg[61]),
        .I1(\section_out12_reg_n_0_[61] ),
        .O(\section_out12[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[60]_i_5 
       (.I0(section_out11_reg[60]),
        .I1(\section_out12_reg_n_0_[60] ),
        .O(\section_out12[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[64]_i_2 
       (.I0(section_out11_reg[67]),
        .I1(\section_out12_reg_n_0_[67] ),
        .O(\section_out12[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[64]_i_3 
       (.I0(section_out11_reg[66]),
        .I1(\section_out12_reg_n_0_[66] ),
        .O(\section_out12[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[64]_i_4 
       (.I0(section_out11_reg[65]),
        .I1(\section_out12_reg_n_0_[65] ),
        .O(\section_out12[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[64]_i_5 
       (.I0(section_out11_reg[64]),
        .I1(\section_out12_reg_n_0_[64] ),
        .O(\section_out12[64]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[68]_i_2 
       (.I0(section_out11_reg[71]),
        .I1(\section_out12_reg_n_0_[71] ),
        .O(\section_out12[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[68]_i_3 
       (.I0(section_out11_reg[70]),
        .I1(\section_out12_reg_n_0_[70] ),
        .O(\section_out12[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[68]_i_4 
       (.I0(section_out11_reg[69]),
        .I1(\section_out12_reg_n_0_[69] ),
        .O(\section_out12[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[68]_i_5 
       (.I0(section_out11_reg[68]),
        .I1(\section_out12_reg_n_0_[68] ),
        .O(\section_out12[68]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[72]_i_2 
       (.I0(section_out11_reg[75]),
        .I1(\section_out12_reg_n_0_[75] ),
        .O(\section_out12[72]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[72]_i_3 
       (.I0(section_out11_reg[74]),
        .I1(\section_out12_reg_n_0_[74] ),
        .O(\section_out12[72]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[72]_i_4 
       (.I0(section_out11_reg[73]),
        .I1(\section_out12_reg_n_0_[73] ),
        .O(\section_out12[72]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[72]_i_5 
       (.I0(section_out11_reg[72]),
        .I1(\section_out12_reg_n_0_[72] ),
        .O(\section_out12[72]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[76]_i_2 
       (.I0(section_out11_reg[79]),
        .I1(\section_out12_reg_n_0_[79] ),
        .O(\section_out12[76]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[76]_i_3 
       (.I0(section_out11_reg[78]),
        .I1(\section_out12_reg_n_0_[78] ),
        .O(\section_out12[76]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[76]_i_4 
       (.I0(section_out11_reg[77]),
        .I1(\section_out12_reg_n_0_[77] ),
        .O(\section_out12[76]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[76]_i_5 
       (.I0(section_out11_reg[76]),
        .I1(\section_out12_reg_n_0_[76] ),
        .O(\section_out12[76]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[80]_i_2 
       (.I0(section_out11_reg[83]),
        .I1(\section_out12_reg_n_0_[83] ),
        .O(\section_out12[80]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[80]_i_3 
       (.I0(section_out11_reg[82]),
        .I1(\section_out12_reg_n_0_[82] ),
        .O(\section_out12[80]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[80]_i_4 
       (.I0(section_out11_reg[81]),
        .I1(\section_out12_reg_n_0_[81] ),
        .O(\section_out12[80]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[80]_i_5 
       (.I0(section_out11_reg[80]),
        .I1(\section_out12_reg_n_0_[80] ),
        .O(\section_out12[80]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[84]_i_2 
       (.I0(section_out11_reg[87]),
        .I1(\section_out12_reg_n_0_[87] ),
        .O(\section_out12[84]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[84]_i_3 
       (.I0(section_out11_reg[86]),
        .I1(\section_out12_reg_n_0_[86] ),
        .O(\section_out12[84]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[84]_i_4 
       (.I0(section_out11_reg[85]),
        .I1(\section_out12_reg_n_0_[85] ),
        .O(\section_out12[84]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[84]_i_5 
       (.I0(section_out11_reg[84]),
        .I1(\section_out12_reg_n_0_[84] ),
        .O(\section_out12[84]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[88]_i_2 
       (.I0(section_out11_reg[91]),
        .I1(\section_out12_reg_n_0_[91] ),
        .O(\section_out12[88]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[88]_i_3 
       (.I0(section_out11_reg[90]),
        .I1(\section_out12_reg_n_0_[90] ),
        .O(\section_out12[88]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[88]_i_4 
       (.I0(section_out11_reg[89]),
        .I1(\section_out12_reg_n_0_[89] ),
        .O(\section_out12[88]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[88]_i_5 
       (.I0(section_out11_reg[88]),
        .I1(\section_out12_reg_n_0_[88] ),
        .O(\section_out12[88]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[8]_i_2 
       (.I0(section_out11_reg[11]),
        .I1(\section_out12_reg_n_0_[11] ),
        .O(\section_out12[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[8]_i_3 
       (.I0(section_out11_reg[10]),
        .I1(\section_out12_reg_n_0_[10] ),
        .O(\section_out12[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[8]_i_4 
       (.I0(section_out11_reg[9]),
        .I1(\section_out12_reg_n_0_[9] ),
        .O(\section_out12[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[8]_i_5 
       (.I0(section_out11_reg[8]),
        .I1(\section_out12_reg_n_0_[8] ),
        .O(\section_out12[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[92]_i_2 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[95] ),
        .O(\section_out12[92]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[92]_i_3 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[94] ),
        .O(\section_out12[92]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[92]_i_4 
       (.I0(section_out11_reg[93]),
        .I1(\section_out12_reg_n_0_[93] ),
        .O(\section_out12[92]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[92]_i_5 
       (.I0(section_out11_reg[92]),
        .I1(\section_out12_reg_n_0_[92] ),
        .O(\section_out12[92]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[96]_i_2 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[99] ),
        .O(\section_out12[96]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[96]_i_3 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[98] ),
        .O(\section_out12[96]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[96]_i_4 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[97] ),
        .O(\section_out12[96]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out12[96]_i_5 
       (.I0(section_out11_reg[94]),
        .I1(\section_out12_reg_n_0_[96] ),
        .O(\section_out12[96]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[0]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[0] ));
  CARRY4 \section_out12_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out12_reg[0]_i_1_n_0 ,\section_out12_reg[0]_i_1_n_1 ,\section_out12_reg[0]_i_1_n_2 ,\section_out12_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[3:0]),
        .O({\section_out12_reg[0]_i_1_n_4 ,\section_out12_reg[0]_i_1_n_5 ,\section_out12_reg[0]_i_1_n_6 ,\section_out12_reg[0]_i_1_n_7 }),
        .S({\section_out12[0]_i_2_n_0 ,\section_out12[0]_i_3_n_0 ,\section_out12[0]_i_4_n_0 ,\section_out12[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[100] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[100]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[100] ));
  CARRY4 \section_out12_reg[100]_i_1 
       (.CI(\section_out12_reg[96]_i_1_n_0 ),
        .CO({\section_out12_reg[100]_i_1_n_0 ,\section_out12_reg[100]_i_1_n_1 ,\section_out12_reg[100]_i_1_n_2 ,\section_out12_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out11_reg[94],section_out11_reg[94],section_out11_reg[94],section_out11_reg[94]}),
        .O({\section_out12_reg[100]_i_1_n_4 ,\section_out12_reg[100]_i_1_n_5 ,\section_out12_reg[100]_i_1_n_6 ,\section_out12_reg[100]_i_1_n_7 }),
        .S({\section_out12[100]_i_2_n_0 ,\section_out12[100]_i_3_n_0 ,\section_out12[100]_i_4_n_0 ,\section_out12[100]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[101] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[100]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[101] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[102] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[100]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[102] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[103] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[100]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[103] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[104] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[104]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[104] ));
  CARRY4 \section_out12_reg[104]_i_1 
       (.CI(\section_out12_reg[100]_i_1_n_0 ),
        .CO({\section_out12_reg[104]_i_1_n_0 ,\section_out12_reg[104]_i_1_n_1 ,\section_out12_reg[104]_i_1_n_2 ,\section_out12_reg[104]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out11_reg[94],section_out11_reg[94],section_out11_reg[94],section_out11_reg[94]}),
        .O({\section_out12_reg[104]_i_1_n_4 ,\section_out12_reg[104]_i_1_n_5 ,\section_out12_reg[104]_i_1_n_6 ,\section_out12_reg[104]_i_1_n_7 }),
        .S({\section_out12[104]_i_2_n_0 ,\section_out12[104]_i_3_n_0 ,\section_out12[104]_i_4_n_0 ,\section_out12[104]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[105] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[104]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[105] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[106] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[104]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[106] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[107] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[104]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[107] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[108] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[108]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[108] ));
  CARRY4 \section_out12_reg[108]_i_1 
       (.CI(\section_out12_reg[104]_i_1_n_0 ),
        .CO(\NLW_section_out12_reg[108]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_section_out12_reg[108]_i_1_O_UNCONNECTED [3:1],\section_out12_reg[108]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\section_out12[108]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[8]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[8]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[12]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[12] ));
  CARRY4 \section_out12_reg[12]_i_1 
       (.CI(\section_out12_reg[8]_i_1_n_0 ),
        .CO({\section_out12_reg[12]_i_1_n_0 ,\section_out12_reg[12]_i_1_n_1 ,\section_out12_reg[12]_i_1_n_2 ,\section_out12_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[15:12]),
        .O({\section_out12_reg[12]_i_1_n_4 ,\section_out12_reg[12]_i_1_n_5 ,\section_out12_reg[12]_i_1_n_6 ,\section_out12_reg[12]_i_1_n_7 }),
        .S({\section_out12[12]_i_2_n_0 ,\section_out12[12]_i_3_n_0 ,\section_out12[12]_i_4_n_0 ,\section_out12[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[12]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[12]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[12]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[16]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[16] ));
  CARRY4 \section_out12_reg[16]_i_1 
       (.CI(\section_out12_reg[12]_i_1_n_0 ),
        .CO({\section_out12_reg[16]_i_1_n_0 ,\section_out12_reg[16]_i_1_n_1 ,\section_out12_reg[16]_i_1_n_2 ,\section_out12_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[19:16]),
        .O({\section_out12_reg[16]_i_1_n_4 ,\section_out12_reg[16]_i_1_n_5 ,\section_out12_reg[16]_i_1_n_6 ,\section_out12_reg[16]_i_1_n_7 }),
        .S({\section_out12[16]_i_2_n_0 ,\section_out12[16]_i_3_n_0 ,\section_out12[16]_i_4_n_0 ,\section_out12[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[16]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[16]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[16]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[0]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[20]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[20] ));
  CARRY4 \section_out12_reg[20]_i_1 
       (.CI(\section_out12_reg[16]_i_1_n_0 ),
        .CO({\section_out12_reg[20]_i_1_n_0 ,\section_out12_reg[20]_i_1_n_1 ,\section_out12_reg[20]_i_1_n_2 ,\section_out12_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[23:20]),
        .O({\section_out12_reg[20]_i_1_n_4 ,\section_out12_reg[20]_i_1_n_5 ,\section_out12_reg[20]_i_1_n_6 ,\section_out12_reg[20]_i_1_n_7 }),
        .S({\section_out12[20]_i_2_n_0 ,\section_out12[20]_i_3_n_0 ,\section_out12[20]_i_4_n_0 ,\section_out12[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[20]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[20]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[20]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[24]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[24] ));
  CARRY4 \section_out12_reg[24]_i_1 
       (.CI(\section_out12_reg[20]_i_1_n_0 ),
        .CO({\section_out12_reg[24]_i_1_n_0 ,\section_out12_reg[24]_i_1_n_1 ,\section_out12_reg[24]_i_1_n_2 ,\section_out12_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[27:24]),
        .O({\section_out12_reg[24]_i_1_n_4 ,\section_out12_reg[24]_i_1_n_5 ,\section_out12_reg[24]_i_1_n_6 ,\section_out12_reg[24]_i_1_n_7 }),
        .S({\section_out12[24]_i_2_n_0 ,\section_out12[24]_i_3_n_0 ,\section_out12[24]_i_4_n_0 ,\section_out12[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[24]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[25] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[24]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[26] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[24]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[27] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[28]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[28] ));
  CARRY4 \section_out12_reg[28]_i_1 
       (.CI(\section_out12_reg[24]_i_1_n_0 ),
        .CO({\section_out12_reg[28]_i_1_n_0 ,\section_out12_reg[28]_i_1_n_1 ,\section_out12_reg[28]_i_1_n_2 ,\section_out12_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[31:28]),
        .O({\section_out12_reg[28]_i_1_n_4 ,\section_out12_reg[28]_i_1_n_5 ,\section_out12_reg[28]_i_1_n_6 ,\section_out12_reg[28]_i_1_n_7 }),
        .S({\section_out12[28]_i_2_n_0 ,\section_out12[28]_i_3_n_0 ,\section_out12[28]_i_4_n_0 ,\section_out12[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[28]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[29] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[0]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[28]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[30] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[28]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[31] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[32]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[32] ));
  CARRY4 \section_out12_reg[32]_i_1 
       (.CI(\section_out12_reg[28]_i_1_n_0 ),
        .CO({\section_out12_reg[32]_i_1_n_0 ,\section_out12_reg[32]_i_1_n_1 ,\section_out12_reg[32]_i_1_n_2 ,\section_out12_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[35:32]),
        .O({\section_out12_reg[32]_i_1_n_4 ,\section_out12_reg[32]_i_1_n_5 ,\section_out12_reg[32]_i_1_n_6 ,\section_out12_reg[32]_i_1_n_7 }),
        .S({\section_out12[32]_i_2_n_0 ,\section_out12[32]_i_3_n_0 ,\section_out12[32]_i_4_n_0 ,\section_out12[32]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[32]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[33] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[32]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[34] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[32]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[35] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[36]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[36] ));
  CARRY4 \section_out12_reg[36]_i_1 
       (.CI(\section_out12_reg[32]_i_1_n_0 ),
        .CO({\section_out12_reg[36]_i_1_n_0 ,\section_out12_reg[36]_i_1_n_1 ,\section_out12_reg[36]_i_1_n_2 ,\section_out12_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[39:36]),
        .O({\section_out12_reg[36]_i_1_n_4 ,\section_out12_reg[36]_i_1_n_5 ,\section_out12_reg[36]_i_1_n_6 ,\section_out12_reg[36]_i_1_n_7 }),
        .S({\section_out12[36]_i_2_n_0 ,\section_out12[36]_i_3_n_0 ,\section_out12[36]_i_4_n_0 ,\section_out12[36]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[36]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[37] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[36]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[38] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[36]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[39] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[0]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[40]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[40] ));
  CARRY4 \section_out12_reg[40]_i_1 
       (.CI(\section_out12_reg[36]_i_1_n_0 ),
        .CO({\section_out12_reg[40]_i_1_n_0 ,\section_out12_reg[40]_i_1_n_1 ,\section_out12_reg[40]_i_1_n_2 ,\section_out12_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[43:40]),
        .O({\section_out12_reg[40]_i_1_n_4 ,\section_out12_reg[40]_i_1_n_5 ,\section_out12_reg[40]_i_1_n_6 ,\section_out12_reg[40]_i_1_n_7 }),
        .S({\section_out12[40]_i_2_n_0 ,\section_out12[40]_i_3_n_0 ,\section_out12[40]_i_4_n_0 ,\section_out12[40]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[40]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[41] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[40]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[42] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[40]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[43] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[44]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[44] ));
  CARRY4 \section_out12_reg[44]_i_1 
       (.CI(\section_out12_reg[40]_i_1_n_0 ),
        .CO({\section_out12_reg[44]_i_1_n_0 ,\section_out12_reg[44]_i_1_n_1 ,\section_out12_reg[44]_i_1_n_2 ,\section_out12_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[47:44]),
        .O({\section_out12_reg[44]_i_1_n_4 ,\section_out12_reg[44]_i_1_n_5 ,\section_out12_reg[44]_i_1_n_6 ,\section_out12_reg[44]_i_1_n_7 }),
        .S({\section_out12[44]_i_2_n_0 ,\section_out12[44]_i_3_n_0 ,\section_out12[44]_i_4_n_0 ,\section_out12[44]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[44]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[45] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[44]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[46] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[44]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[47] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[48]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[48] ));
  CARRY4 \section_out12_reg[48]_i_1 
       (.CI(\section_out12_reg[44]_i_1_n_0 ),
        .CO({\section_out12_reg[48]_i_1_n_0 ,\section_out12_reg[48]_i_1_n_1 ,\section_out12_reg[48]_i_1_n_2 ,\section_out12_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[51:48]),
        .O({\section_out12_reg[48]_i_1_n_4 ,\section_out12_reg[48]_i_1_n_5 ,\section_out12_reg[48]_i_1_n_6 ,\section_out12_reg[48]_i_1_n_7 }),
        .S({\section_out12[48]_i_2_n_0 ,\section_out12[48]_i_3_n_0 ,\section_out12[48]_i_4_n_0 ,\section_out12[48]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[48]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[49] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[4]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[4] ));
  CARRY4 \section_out12_reg[4]_i_1 
       (.CI(\section_out12_reg[0]_i_1_n_0 ),
        .CO({\section_out12_reg[4]_i_1_n_0 ,\section_out12_reg[4]_i_1_n_1 ,\section_out12_reg[4]_i_1_n_2 ,\section_out12_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[7:4]),
        .O({\section_out12_reg[4]_i_1_n_4 ,\section_out12_reg[4]_i_1_n_5 ,\section_out12_reg[4]_i_1_n_6 ,\section_out12_reg[4]_i_1_n_7 }),
        .S({\section_out12[4]_i_2_n_0 ,\section_out12[4]_i_3_n_0 ,\section_out12[4]_i_4_n_0 ,\section_out12[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[48]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[50] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[51] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[48]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[51] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[52] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[52]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[52] ));
  CARRY4 \section_out12_reg[52]_i_1 
       (.CI(\section_out12_reg[48]_i_1_n_0 ),
        .CO({\section_out12_reg[52]_i_1_n_0 ,\section_out12_reg[52]_i_1_n_1 ,\section_out12_reg[52]_i_1_n_2 ,\section_out12_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[55:52]),
        .O({\section_out12_reg[52]_i_1_n_4 ,\section_out12_reg[52]_i_1_n_5 ,\section_out12_reg[52]_i_1_n_6 ,\section_out12_reg[52]_i_1_n_7 }),
        .S({\section_out12[52]_i_2_n_0 ,\section_out12[52]_i_3_n_0 ,\section_out12[52]_i_4_n_0 ,\section_out12[52]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[53] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[52]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[53] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[54] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[52]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[54] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[55] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[52]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[55] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[56] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[56]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[56] ));
  CARRY4 \section_out12_reg[56]_i_1 
       (.CI(\section_out12_reg[52]_i_1_n_0 ),
        .CO({\section_out12_reg[56]_i_1_n_0 ,\section_out12_reg[56]_i_1_n_1 ,\section_out12_reg[56]_i_1_n_2 ,\section_out12_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[59:56]),
        .O({\section_out12_reg[56]_i_1_n_4 ,\section_out12_reg[56]_i_1_n_5 ,\section_out12_reg[56]_i_1_n_6 ,\section_out12_reg[56]_i_1_n_7 }),
        .S({\section_out12[56]_i_2_n_0 ,\section_out12[56]_i_3_n_0 ,\section_out12[56]_i_4_n_0 ,\section_out12[56]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[57] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[56]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[57] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[58] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[56]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[58] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[59] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[56]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[59] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[4]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[60] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[60]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[60] ));
  CARRY4 \section_out12_reg[60]_i_1 
       (.CI(\section_out12_reg[56]_i_1_n_0 ),
        .CO({\section_out12_reg[60]_i_1_n_0 ,\section_out12_reg[60]_i_1_n_1 ,\section_out12_reg[60]_i_1_n_2 ,\section_out12_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[63:60]),
        .O({\section_out12_reg[60]_i_1_n_4 ,\section_out12_reg[60]_i_1_n_5 ,\section_out12_reg[60]_i_1_n_6 ,\section_out12_reg[60]_i_1_n_7 }),
        .S({\section_out12[60]_i_2_n_0 ,\section_out12[60]_i_3_n_0 ,\section_out12[60]_i_4_n_0 ,\section_out12[60]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[61] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[60]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[61] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[62] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[60]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[62] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[63] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[60]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[63] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[64] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[64]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[64] ));
  CARRY4 \section_out12_reg[64]_i_1 
       (.CI(\section_out12_reg[60]_i_1_n_0 ),
        .CO({\section_out12_reg[64]_i_1_n_0 ,\section_out12_reg[64]_i_1_n_1 ,\section_out12_reg[64]_i_1_n_2 ,\section_out12_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[67:64]),
        .O({\section_out12_reg[64]_i_1_n_4 ,\section_out12_reg[64]_i_1_n_5 ,\section_out12_reg[64]_i_1_n_6 ,\section_out12_reg[64]_i_1_n_7 }),
        .S({\section_out12[64]_i_2_n_0 ,\section_out12[64]_i_3_n_0 ,\section_out12[64]_i_4_n_0 ,\section_out12[64]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[65] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[64]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[65] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[66] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[64]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[66] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[67] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[64]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[67] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[68] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[68]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[68] ));
  CARRY4 \section_out12_reg[68]_i_1 
       (.CI(\section_out12_reg[64]_i_1_n_0 ),
        .CO({\section_out12_reg[68]_i_1_n_0 ,\section_out12_reg[68]_i_1_n_1 ,\section_out12_reg[68]_i_1_n_2 ,\section_out12_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[71:68]),
        .O({\section_out12_reg[68]_i_1_n_4 ,\section_out12_reg[68]_i_1_n_5 ,\section_out12_reg[68]_i_1_n_6 ,\section_out12_reg[68]_i_1_n_7 }),
        .S({\section_out12[68]_i_2_n_0 ,\section_out12[68]_i_3_n_0 ,\section_out12[68]_i_4_n_0 ,\section_out12[68]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[69] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[68]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[69] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[4]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[70] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[68]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[70] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[71] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[68]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[71] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[72] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[72]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[72] ));
  CARRY4 \section_out12_reg[72]_i_1 
       (.CI(\section_out12_reg[68]_i_1_n_0 ),
        .CO({\section_out12_reg[72]_i_1_n_0 ,\section_out12_reg[72]_i_1_n_1 ,\section_out12_reg[72]_i_1_n_2 ,\section_out12_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[75:72]),
        .O({\section_out12_reg[72]_i_1_n_4 ,\section_out12_reg[72]_i_1_n_5 ,\section_out12_reg[72]_i_1_n_6 ,\section_out12_reg[72]_i_1_n_7 }),
        .S({\section_out12[72]_i_2_n_0 ,\section_out12[72]_i_3_n_0 ,\section_out12[72]_i_4_n_0 ,\section_out12[72]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[73] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[72]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[73] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[74] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[72]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[74] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[75] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[72]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[75] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[76] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[76]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[76] ));
  CARRY4 \section_out12_reg[76]_i_1 
       (.CI(\section_out12_reg[72]_i_1_n_0 ),
        .CO({\section_out12_reg[76]_i_1_n_0 ,\section_out12_reg[76]_i_1_n_1 ,\section_out12_reg[76]_i_1_n_2 ,\section_out12_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[79:76]),
        .O({\section_out12_reg[76]_i_1_n_4 ,\section_out12_reg[76]_i_1_n_5 ,\section_out12_reg[76]_i_1_n_6 ,\section_out12_reg[76]_i_1_n_7 }),
        .S({\section_out12[76]_i_2_n_0 ,\section_out12[76]_i_3_n_0 ,\section_out12[76]_i_4_n_0 ,\section_out12[76]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[77] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[76]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[77] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[78] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[76]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[78] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[79] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[76]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[79] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[4]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[80] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[80]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[80] ));
  CARRY4 \section_out12_reg[80]_i_1 
       (.CI(\section_out12_reg[76]_i_1_n_0 ),
        .CO({\section_out12_reg[80]_i_1_n_0 ,\section_out12_reg[80]_i_1_n_1 ,\section_out12_reg[80]_i_1_n_2 ,\section_out12_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[83:80]),
        .O({\section_out12_reg[80]_i_1_n_4 ,\section_out12_reg[80]_i_1_n_5 ,\section_out12_reg[80]_i_1_n_6 ,\section_out12_reg[80]_i_1_n_7 }),
        .S({\section_out12[80]_i_2_n_0 ,\section_out12[80]_i_3_n_0 ,\section_out12[80]_i_4_n_0 ,\section_out12[80]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[81] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[80]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[81] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[82] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[80]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[82] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[83] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[80]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[83] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[84] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[84]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[84] ));
  CARRY4 \section_out12_reg[84]_i_1 
       (.CI(\section_out12_reg[80]_i_1_n_0 ),
        .CO({\section_out12_reg[84]_i_1_n_0 ,\section_out12_reg[84]_i_1_n_1 ,\section_out12_reg[84]_i_1_n_2 ,\section_out12_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[87:84]),
        .O({\section_out12_reg[84]_i_1_n_4 ,\section_out12_reg[84]_i_1_n_5 ,\section_out12_reg[84]_i_1_n_6 ,\section_out12_reg[84]_i_1_n_7 }),
        .S({\section_out12[84]_i_2_n_0 ,\section_out12[84]_i_3_n_0 ,\section_out12[84]_i_4_n_0 ,\section_out12[84]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[85] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[84]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[85] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[86] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[84]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[86] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[87] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[84]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[87] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[88] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[88]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[88] ));
  CARRY4 \section_out12_reg[88]_i_1 
       (.CI(\section_out12_reg[84]_i_1_n_0 ),
        .CO({\section_out12_reg[88]_i_1_n_0 ,\section_out12_reg[88]_i_1_n_1 ,\section_out12_reg[88]_i_1_n_2 ,\section_out12_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[91:88]),
        .O({\section_out12_reg[88]_i_1_n_4 ,\section_out12_reg[88]_i_1_n_5 ,\section_out12_reg[88]_i_1_n_6 ,\section_out12_reg[88]_i_1_n_7 }),
        .S({\section_out12[88]_i_2_n_0 ,\section_out12[88]_i_3_n_0 ,\section_out12[88]_i_4_n_0 ,\section_out12[88]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[89] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[88]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[89] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[8]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[8] ));
  CARRY4 \section_out12_reg[8]_i_1 
       (.CI(\section_out12_reg[4]_i_1_n_0 ),
        .CO({\section_out12_reg[8]_i_1_n_0 ,\section_out12_reg[8]_i_1_n_1 ,\section_out12_reg[8]_i_1_n_2 ,\section_out12_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out11_reg[11:8]),
        .O({\section_out12_reg[8]_i_1_n_4 ,\section_out12_reg[8]_i_1_n_5 ,\section_out12_reg[8]_i_1_n_6 ,\section_out12_reg[8]_i_1_n_7 }),
        .S({\section_out12[8]_i_2_n_0 ,\section_out12[8]_i_3_n_0 ,\section_out12[8]_i_4_n_0 ,\section_out12[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[90] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[88]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[90] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[91] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[88]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[91] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[92] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[92]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[92] ));
  CARRY4 \section_out12_reg[92]_i_1 
       (.CI(\section_out12_reg[88]_i_1_n_0 ),
        .CO({\section_out12_reg[92]_i_1_n_0 ,\section_out12_reg[92]_i_1_n_1 ,\section_out12_reg[92]_i_1_n_2 ,\section_out12_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out11_reg[94],section_out11_reg[94:92]}),
        .O({\section_out12_reg[92]_i_1_n_4 ,\section_out12_reg[92]_i_1_n_5 ,\section_out12_reg[92]_i_1_n_6 ,\section_out12_reg[92]_i_1_n_7 }),
        .S({\section_out12[92]_i_2_n_0 ,\section_out12[92]_i_3_n_0 ,\section_out12[92]_i_4_n_0 ,\section_out12[92]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[93] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[92]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[93] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[94] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[92]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[94] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[95] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[92]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[95] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[96] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[96]_i_1_n_7 ),
        .Q(\section_out12_reg_n_0_[96] ));
  CARRY4 \section_out12_reg[96]_i_1 
       (.CI(\section_out12_reg[92]_i_1_n_0 ),
        .CO({\section_out12_reg[96]_i_1_n_0 ,\section_out12_reg[96]_i_1_n_1 ,\section_out12_reg[96]_i_1_n_2 ,\section_out12_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out11_reg[94],section_out11_reg[94],section_out11_reg[94],section_out11_reg[94]}),
        .O({\section_out12_reg[96]_i_1_n_4 ,\section_out12_reg[96]_i_1_n_5 ,\section_out12_reg[96]_i_1_n_6 ,\section_out12_reg[96]_i_1_n_7 }),
        .S({\section_out12[96]_i_2_n_0 ,\section_out12[96]_i_3_n_0 ,\section_out12[96]_i_4_n_0 ,\section_out12[96]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[97] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[96]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[97] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[98] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[96]_i_1_n_5 ),
        .Q(\section_out12_reg_n_0_[98] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[99] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[96]_i_1_n_4 ),
        .Q(\section_out12_reg_n_0_[99] ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out12_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out12_reg[8]_i_1_n_6 ),
        .Q(\section_out12_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[0]_i_2 
       (.I0(cic_pipeline6[3]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[3]),
        .O(\section_out7[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[0]_i_3 
       (.I0(cic_pipeline6[2]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[2]),
        .O(\section_out7[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[0]_i_4 
       (.I0(cic_pipeline6[1]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[1]),
        .O(\section_out7[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[0]_i_5 
       (.I0(cic_pipeline6[0]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[0]),
        .O(\section_out7[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[12]_i_2 
       (.I0(cic_pipeline6[15]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[15]),
        .O(\section_out7[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[12]_i_3 
       (.I0(cic_pipeline6[14]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[14]),
        .O(\section_out7[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[12]_i_4 
       (.I0(cic_pipeline6[13]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[13]),
        .O(\section_out7[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[12]_i_5 
       (.I0(cic_pipeline6[12]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[12]),
        .O(\section_out7[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[16]_i_2 
       (.I0(cic_pipeline6[19]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[19]),
        .O(\section_out7[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[16]_i_3 
       (.I0(cic_pipeline6[18]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[18]),
        .O(\section_out7[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[16]_i_4 
       (.I0(cic_pipeline6[17]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[17]),
        .O(\section_out7[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[16]_i_5 
       (.I0(cic_pipeline6[16]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[16]),
        .O(\section_out7[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[20]_i_2 
       (.I0(cic_pipeline6[23]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[23]),
        .O(\section_out7[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[20]_i_3 
       (.I0(cic_pipeline6[22]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[22]),
        .O(\section_out7[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[20]_i_4 
       (.I0(cic_pipeline6[21]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[21]),
        .O(\section_out7[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[20]_i_5 
       (.I0(cic_pipeline6[20]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[20]),
        .O(\section_out7[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[24]_i_2 
       (.I0(cic_pipeline6[27]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[27]),
        .O(\section_out7[24]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[24]_i_3 
       (.I0(cic_pipeline6[26]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[26]),
        .O(\section_out7[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[24]_i_4 
       (.I0(cic_pipeline6[25]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[25]),
        .O(\section_out7[24]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[24]_i_5 
       (.I0(cic_pipeline6[24]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[24]),
        .O(\section_out7[24]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[28]_i_2 
       (.I0(cic_pipeline6[31]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[31]),
        .O(\section_out7[28]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[28]_i_3 
       (.I0(cic_pipeline6[30]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[30]),
        .O(\section_out7[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[28]_i_4 
       (.I0(cic_pipeline6[29]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[29]),
        .O(\section_out7[28]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[28]_i_5 
       (.I0(cic_pipeline6[28]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[28]),
        .O(\section_out7[28]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[32]_i_2 
       (.I0(\cur_count_reg[2]_0 ),
        .I1(cic_pipeline6[35]),
        .I2(section_out7_reg[35]),
        .O(\section_out7[32]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[32]_i_3 
       (.I0(cic_pipeline6[34]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[34]),
        .O(\section_out7[32]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[32]_i_4 
       (.I0(cic_pipeline6[33]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[33]),
        .O(\section_out7[32]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[32]_i_5 
       (.I0(cic_pipeline6[32]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[32]),
        .O(\section_out7[32]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[4]_i_2 
       (.I0(cic_pipeline6[7]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[7]),
        .O(\section_out7[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[4]_i_3 
       (.I0(cic_pipeline6[6]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[6]),
        .O(\section_out7[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[4]_i_4 
       (.I0(cic_pipeline6[5]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[5]),
        .O(\section_out7[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[4]_i_5 
       (.I0(cic_pipeline6[4]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[4]),
        .O(\section_out7[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[8]_i_2 
       (.I0(cic_pipeline6[11]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[11]),
        .O(\section_out7[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[8]_i_3 
       (.I0(cic_pipeline6[10]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[10]),
        .O(\section_out7[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[8]_i_4 
       (.I0(cic_pipeline6[9]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[9]),
        .O(\section_out7[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \section_out7[8]_i_5 
       (.I0(cic_pipeline6[8]),
        .I1(\cur_count_reg[2]_0 ),
        .I2(section_out7_reg[8]),
        .O(\section_out7[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[0]_i_1_n_7 ),
        .Q(section_out7_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out7_reg[0]_i_1_n_0 ,\section_out7_reg[0]_i_1_n_1 ,\section_out7_reg[0]_i_1_n_2 ,\section_out7_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[3:0]),
        .O({\section_out7_reg[0]_i_1_n_4 ,\section_out7_reg[0]_i_1_n_5 ,\section_out7_reg[0]_i_1_n_6 ,\section_out7_reg[0]_i_1_n_7 }),
        .S({\section_out7[0]_i_2_n_0 ,\section_out7[0]_i_3_n_0 ,\section_out7[0]_i_4_n_0 ,\section_out7[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[8]_i_1_n_5 ),
        .Q(section_out7_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[8]_i_1_n_4 ),
        .Q(section_out7_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[12]_i_1_n_7 ),
        .Q(section_out7_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[12]_i_1 
       (.CI(\section_out7_reg[8]_i_1_n_0 ),
        .CO({\section_out7_reg[12]_i_1_n_0 ,\section_out7_reg[12]_i_1_n_1 ,\section_out7_reg[12]_i_1_n_2 ,\section_out7_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[15:12]),
        .O({\section_out7_reg[12]_i_1_n_4 ,\section_out7_reg[12]_i_1_n_5 ,\section_out7_reg[12]_i_1_n_6 ,\section_out7_reg[12]_i_1_n_7 }),
        .S({\section_out7[12]_i_2_n_0 ,\section_out7[12]_i_3_n_0 ,\section_out7[12]_i_4_n_0 ,\section_out7[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[12]_i_1_n_6 ),
        .Q(section_out7_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[12]_i_1_n_5 ),
        .Q(section_out7_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[12]_i_1_n_4 ),
        .Q(section_out7_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[16]_i_1_n_7 ),
        .Q(section_out7_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[16]_i_1 
       (.CI(\section_out7_reg[12]_i_1_n_0 ),
        .CO({\section_out7_reg[16]_i_1_n_0 ,\section_out7_reg[16]_i_1_n_1 ,\section_out7_reg[16]_i_1_n_2 ,\section_out7_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[19:16]),
        .O({\section_out7_reg[16]_i_1_n_4 ,\section_out7_reg[16]_i_1_n_5 ,\section_out7_reg[16]_i_1_n_6 ,\section_out7_reg[16]_i_1_n_7 }),
        .S({\section_out7[16]_i_2_n_0 ,\section_out7[16]_i_3_n_0 ,\section_out7[16]_i_4_n_0 ,\section_out7[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[16]_i_1_n_6 ),
        .Q(section_out7_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[16]_i_1_n_5 ),
        .Q(section_out7_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[16]_i_1_n_4 ),
        .Q(section_out7_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[0]_i_1_n_6 ),
        .Q(section_out7_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[20]_i_1_n_7 ),
        .Q(section_out7_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[20]_i_1 
       (.CI(\section_out7_reg[16]_i_1_n_0 ),
        .CO({\section_out7_reg[20]_i_1_n_0 ,\section_out7_reg[20]_i_1_n_1 ,\section_out7_reg[20]_i_1_n_2 ,\section_out7_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[23:20]),
        .O({\section_out7_reg[20]_i_1_n_4 ,\section_out7_reg[20]_i_1_n_5 ,\section_out7_reg[20]_i_1_n_6 ,\section_out7_reg[20]_i_1_n_7 }),
        .S({\section_out7[20]_i_2_n_0 ,\section_out7[20]_i_3_n_0 ,\section_out7[20]_i_4_n_0 ,\section_out7[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[20]_i_1_n_6 ),
        .Q(section_out7_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[20]_i_1_n_5 ),
        .Q(section_out7_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[20]_i_1_n_4 ),
        .Q(section_out7_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[24]_i_1_n_7 ),
        .Q(section_out7_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[24]_i_1 
       (.CI(\section_out7_reg[20]_i_1_n_0 ),
        .CO({\section_out7_reg[24]_i_1_n_0 ,\section_out7_reg[24]_i_1_n_1 ,\section_out7_reg[24]_i_1_n_2 ,\section_out7_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[27:24]),
        .O({\section_out7_reg[24]_i_1_n_4 ,\section_out7_reg[24]_i_1_n_5 ,\section_out7_reg[24]_i_1_n_6 ,\section_out7_reg[24]_i_1_n_7 }),
        .S({\section_out7[24]_i_2_n_0 ,\section_out7[24]_i_3_n_0 ,\section_out7[24]_i_4_n_0 ,\section_out7[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[24]_i_1_n_6 ),
        .Q(section_out7_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[24]_i_1_n_5 ),
        .Q(section_out7_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[24]_i_1_n_4 ),
        .Q(section_out7_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[28]_i_1_n_7 ),
        .Q(section_out7_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[28]_i_1 
       (.CI(\section_out7_reg[24]_i_1_n_0 ),
        .CO({\section_out7_reg[28]_i_1_n_0 ,\section_out7_reg[28]_i_1_n_1 ,\section_out7_reg[28]_i_1_n_2 ,\section_out7_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[31:28]),
        .O({\section_out7_reg[28]_i_1_n_4 ,\section_out7_reg[28]_i_1_n_5 ,\section_out7_reg[28]_i_1_n_6 ,\section_out7_reg[28]_i_1_n_7 }),
        .S({\section_out7[28]_i_2_n_0 ,\section_out7[28]_i_3_n_0 ,\section_out7[28]_i_4_n_0 ,\section_out7[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[28]_i_1_n_6 ),
        .Q(section_out7_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[0]_i_1_n_5 ),
        .Q(section_out7_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[28]_i_1_n_5 ),
        .Q(section_out7_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[28]_i_1_n_4 ),
        .Q(section_out7_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[32]_i_1_n_7 ),
        .Q(section_out7_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[32]_i_1 
       (.CI(\section_out7_reg[28]_i_1_n_0 ),
        .CO({\NLW_section_out7_reg[32]_i_1_CO_UNCONNECTED [3],\section_out7_reg[32]_i_1_n_1 ,\section_out7_reg[32]_i_1_n_2 ,\section_out7_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,section_out7_reg[34:32]}),
        .O({\section_out7_reg[32]_i_1_n_4 ,\section_out7_reg[32]_i_1_n_5 ,\section_out7_reg[32]_i_1_n_6 ,\section_out7_reg[32]_i_1_n_7 }),
        .S({\section_out7[32]_i_2_n_0 ,\section_out7[32]_i_3_n_0 ,\section_out7[32]_i_4_n_0 ,\section_out7[32]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[32]_i_1_n_6 ),
        .Q(section_out7_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[32]_i_1_n_5 ),
        .Q(section_out7_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[32]_i_1_n_4 ),
        .Q(section_out7_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[0]_i_1_n_4 ),
        .Q(section_out7_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[4]_i_1_n_7 ),
        .Q(section_out7_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[4]_i_1 
       (.CI(\section_out7_reg[0]_i_1_n_0 ),
        .CO({\section_out7_reg[4]_i_1_n_0 ,\section_out7_reg[4]_i_1_n_1 ,\section_out7_reg[4]_i_1_n_2 ,\section_out7_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[7:4]),
        .O({\section_out7_reg[4]_i_1_n_4 ,\section_out7_reg[4]_i_1_n_5 ,\section_out7_reg[4]_i_1_n_6 ,\section_out7_reg[4]_i_1_n_7 }),
        .S({\section_out7[4]_i_2_n_0 ,\section_out7[4]_i_3_n_0 ,\section_out7[4]_i_4_n_0 ,\section_out7[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[4]_i_1_n_6 ),
        .Q(section_out7_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[4]_i_1_n_5 ),
        .Q(section_out7_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[4]_i_1_n_4 ),
        .Q(section_out7_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[8]_i_1_n_7 ),
        .Q(section_out7_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out7_reg[8]_i_1 
       (.CI(\section_out7_reg[4]_i_1_n_0 ),
        .CO({\section_out7_reg[8]_i_1_n_0 ,\section_out7_reg[8]_i_1_n_1 ,\section_out7_reg[8]_i_1_n_2 ,\section_out7_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[11:8]),
        .O({\section_out7_reg[8]_i_1_n_4 ,\section_out7_reg[8]_i_1_n_5 ,\section_out7_reg[8]_i_1_n_6 ,\section_out7_reg[8]_i_1_n_7 }),
        .S({\section_out7[8]_i_2_n_0 ,\section_out7[8]_i_3_n_0 ,\section_out7[8]_i_4_n_0 ,\section_out7[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out7_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out7_reg[8]_i_1_n_6 ),
        .Q(section_out7_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[0]_i_2 
       (.I0(section_out7_reg[3]),
        .I1(section_out8_reg[3]),
        .O(\section_out8[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[0]_i_3 
       (.I0(section_out7_reg[2]),
        .I1(section_out8_reg[2]),
        .O(\section_out8[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[0]_i_4 
       (.I0(section_out7_reg[1]),
        .I1(section_out8_reg[1]),
        .O(\section_out8[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[0]_i_5 
       (.I0(section_out7_reg[0]),
        .I1(section_out8_reg[0]),
        .O(\section_out8[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[12]_i_2 
       (.I0(section_out7_reg[15]),
        .I1(section_out8_reg[15]),
        .O(\section_out8[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[12]_i_3 
       (.I0(section_out7_reg[14]),
        .I1(section_out8_reg[14]),
        .O(\section_out8[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[12]_i_4 
       (.I0(section_out7_reg[13]),
        .I1(section_out8_reg[13]),
        .O(\section_out8[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[12]_i_5 
       (.I0(section_out7_reg[12]),
        .I1(section_out8_reg[12]),
        .O(\section_out8[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[16]_i_2 
       (.I0(section_out7_reg[19]),
        .I1(section_out8_reg[19]),
        .O(\section_out8[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[16]_i_3 
       (.I0(section_out7_reg[18]),
        .I1(section_out8_reg[18]),
        .O(\section_out8[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[16]_i_4 
       (.I0(section_out7_reg[17]),
        .I1(section_out8_reg[17]),
        .O(\section_out8[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[16]_i_5 
       (.I0(section_out7_reg[16]),
        .I1(section_out8_reg[16]),
        .O(\section_out8[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[20]_i_2 
       (.I0(section_out7_reg[23]),
        .I1(section_out8_reg[23]),
        .O(\section_out8[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[20]_i_3 
       (.I0(section_out7_reg[22]),
        .I1(section_out8_reg[22]),
        .O(\section_out8[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[20]_i_4 
       (.I0(section_out7_reg[21]),
        .I1(section_out8_reg[21]),
        .O(\section_out8[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[20]_i_5 
       (.I0(section_out7_reg[20]),
        .I1(section_out8_reg[20]),
        .O(\section_out8[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[24]_i_2 
       (.I0(section_out7_reg[27]),
        .I1(section_out8_reg[27]),
        .O(\section_out8[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[24]_i_3 
       (.I0(section_out7_reg[26]),
        .I1(section_out8_reg[26]),
        .O(\section_out8[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[24]_i_4 
       (.I0(section_out7_reg[25]),
        .I1(section_out8_reg[25]),
        .O(\section_out8[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[24]_i_5 
       (.I0(section_out7_reg[24]),
        .I1(section_out8_reg[24]),
        .O(\section_out8[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[28]_i_2 
       (.I0(section_out7_reg[31]),
        .I1(section_out8_reg[31]),
        .O(\section_out8[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[28]_i_3 
       (.I0(section_out7_reg[30]),
        .I1(section_out8_reg[30]),
        .O(\section_out8[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[28]_i_4 
       (.I0(section_out7_reg[29]),
        .I1(section_out8_reg[29]),
        .O(\section_out8[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[28]_i_5 
       (.I0(section_out7_reg[28]),
        .I1(section_out8_reg[28]),
        .O(\section_out8[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[32]_i_2 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[35]),
        .O(\section_out8[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[32]_i_3 
       (.I0(section_out7_reg[34]),
        .I1(section_out8_reg[34]),
        .O(\section_out8[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[32]_i_4 
       (.I0(section_out7_reg[33]),
        .I1(section_out8_reg[33]),
        .O(\section_out8[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[32]_i_5 
       (.I0(section_out7_reg[32]),
        .I1(section_out8_reg[32]),
        .O(\section_out8[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[36]_i_2 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[39]),
        .O(\section_out8[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[36]_i_3 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[38]),
        .O(\section_out8[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[36]_i_4 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[37]),
        .O(\section_out8[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[36]_i_5 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[36]),
        .O(\section_out8[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[40]_i_2 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[43]),
        .O(\section_out8[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[40]_i_3 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[42]),
        .O(\section_out8[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[40]_i_4 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[41]),
        .O(\section_out8[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[40]_i_5 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[40]),
        .O(\section_out8[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[44]_i_2 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[47]),
        .O(\section_out8[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[44]_i_3 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[46]),
        .O(\section_out8[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[44]_i_4 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[45]),
        .O(\section_out8[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[44]_i_5 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[44]),
        .O(\section_out8[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[48]_i_2 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[50]),
        .O(\section_out8[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[48]_i_3 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[49]),
        .O(\section_out8[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[48]_i_4 
       (.I0(section_out7_reg[35]),
        .I1(section_out8_reg[48]),
        .O(\section_out8[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[4]_i_2 
       (.I0(section_out7_reg[7]),
        .I1(section_out8_reg[7]),
        .O(\section_out8[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[4]_i_3 
       (.I0(section_out7_reg[6]),
        .I1(section_out8_reg[6]),
        .O(\section_out8[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[4]_i_4 
       (.I0(section_out7_reg[5]),
        .I1(section_out8_reg[5]),
        .O(\section_out8[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[4]_i_5 
       (.I0(section_out7_reg[4]),
        .I1(section_out8_reg[4]),
        .O(\section_out8[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[8]_i_2 
       (.I0(section_out7_reg[11]),
        .I1(section_out8_reg[11]),
        .O(\section_out8[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[8]_i_3 
       (.I0(section_out7_reg[10]),
        .I1(section_out8_reg[10]),
        .O(\section_out8[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[8]_i_4 
       (.I0(section_out7_reg[9]),
        .I1(section_out8_reg[9]),
        .O(\section_out8[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out8[8]_i_5 
       (.I0(section_out7_reg[8]),
        .I1(section_out8_reg[8]),
        .O(\section_out8[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[0]_i_1_n_7 ),
        .Q(section_out8_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out8_reg[0]_i_1_n_0 ,\section_out8_reg[0]_i_1_n_1 ,\section_out8_reg[0]_i_1_n_2 ,\section_out8_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[3:0]),
        .O({\section_out8_reg[0]_i_1_n_4 ,\section_out8_reg[0]_i_1_n_5 ,\section_out8_reg[0]_i_1_n_6 ,\section_out8_reg[0]_i_1_n_7 }),
        .S({\section_out8[0]_i_2_n_0 ,\section_out8[0]_i_3_n_0 ,\section_out8[0]_i_4_n_0 ,\section_out8[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[8]_i_1_n_5 ),
        .Q(section_out8_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[8]_i_1_n_4 ),
        .Q(section_out8_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[12]_i_1_n_7 ),
        .Q(section_out8_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[12]_i_1 
       (.CI(\section_out8_reg[8]_i_1_n_0 ),
        .CO({\section_out8_reg[12]_i_1_n_0 ,\section_out8_reg[12]_i_1_n_1 ,\section_out8_reg[12]_i_1_n_2 ,\section_out8_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[15:12]),
        .O({\section_out8_reg[12]_i_1_n_4 ,\section_out8_reg[12]_i_1_n_5 ,\section_out8_reg[12]_i_1_n_6 ,\section_out8_reg[12]_i_1_n_7 }),
        .S({\section_out8[12]_i_2_n_0 ,\section_out8[12]_i_3_n_0 ,\section_out8[12]_i_4_n_0 ,\section_out8[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[12]_i_1_n_6 ),
        .Q(section_out8_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[12]_i_1_n_5 ),
        .Q(section_out8_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[12]_i_1_n_4 ),
        .Q(section_out8_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[16]_i_1_n_7 ),
        .Q(section_out8_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[16]_i_1 
       (.CI(\section_out8_reg[12]_i_1_n_0 ),
        .CO({\section_out8_reg[16]_i_1_n_0 ,\section_out8_reg[16]_i_1_n_1 ,\section_out8_reg[16]_i_1_n_2 ,\section_out8_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[19:16]),
        .O({\section_out8_reg[16]_i_1_n_4 ,\section_out8_reg[16]_i_1_n_5 ,\section_out8_reg[16]_i_1_n_6 ,\section_out8_reg[16]_i_1_n_7 }),
        .S({\section_out8[16]_i_2_n_0 ,\section_out8[16]_i_3_n_0 ,\section_out8[16]_i_4_n_0 ,\section_out8[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[16]_i_1_n_6 ),
        .Q(section_out8_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[16]_i_1_n_5 ),
        .Q(section_out8_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[16]_i_1_n_4 ),
        .Q(section_out8_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[0]_i_1_n_6 ),
        .Q(section_out8_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[20]_i_1_n_7 ),
        .Q(section_out8_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[20]_i_1 
       (.CI(\section_out8_reg[16]_i_1_n_0 ),
        .CO({\section_out8_reg[20]_i_1_n_0 ,\section_out8_reg[20]_i_1_n_1 ,\section_out8_reg[20]_i_1_n_2 ,\section_out8_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[23:20]),
        .O({\section_out8_reg[20]_i_1_n_4 ,\section_out8_reg[20]_i_1_n_5 ,\section_out8_reg[20]_i_1_n_6 ,\section_out8_reg[20]_i_1_n_7 }),
        .S({\section_out8[20]_i_2_n_0 ,\section_out8[20]_i_3_n_0 ,\section_out8[20]_i_4_n_0 ,\section_out8[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[20]_i_1_n_6 ),
        .Q(section_out8_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[20]_i_1_n_5 ),
        .Q(section_out8_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[20]_i_1_n_4 ),
        .Q(section_out8_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[24]_i_1_n_7 ),
        .Q(section_out8_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[24]_i_1 
       (.CI(\section_out8_reg[20]_i_1_n_0 ),
        .CO({\section_out8_reg[24]_i_1_n_0 ,\section_out8_reg[24]_i_1_n_1 ,\section_out8_reg[24]_i_1_n_2 ,\section_out8_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[27:24]),
        .O({\section_out8_reg[24]_i_1_n_4 ,\section_out8_reg[24]_i_1_n_5 ,\section_out8_reg[24]_i_1_n_6 ,\section_out8_reg[24]_i_1_n_7 }),
        .S({\section_out8[24]_i_2_n_0 ,\section_out8[24]_i_3_n_0 ,\section_out8[24]_i_4_n_0 ,\section_out8[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[24]_i_1_n_6 ),
        .Q(section_out8_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[24]_i_1_n_5 ),
        .Q(section_out8_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[24]_i_1_n_4 ),
        .Q(section_out8_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[28]_i_1_n_7 ),
        .Q(section_out8_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[28]_i_1 
       (.CI(\section_out8_reg[24]_i_1_n_0 ),
        .CO({\section_out8_reg[28]_i_1_n_0 ,\section_out8_reg[28]_i_1_n_1 ,\section_out8_reg[28]_i_1_n_2 ,\section_out8_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[31:28]),
        .O({\section_out8_reg[28]_i_1_n_4 ,\section_out8_reg[28]_i_1_n_5 ,\section_out8_reg[28]_i_1_n_6 ,\section_out8_reg[28]_i_1_n_7 }),
        .S({\section_out8[28]_i_2_n_0 ,\section_out8[28]_i_3_n_0 ,\section_out8[28]_i_4_n_0 ,\section_out8[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[28]_i_1_n_6 ),
        .Q(section_out8_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[0]_i_1_n_5 ),
        .Q(section_out8_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[28]_i_1_n_5 ),
        .Q(section_out8_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[28]_i_1_n_4 ),
        .Q(section_out8_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[32]_i_1_n_7 ),
        .Q(section_out8_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[32]_i_1 
       (.CI(\section_out8_reg[28]_i_1_n_0 ),
        .CO({\section_out8_reg[32]_i_1_n_0 ,\section_out8_reg[32]_i_1_n_1 ,\section_out8_reg[32]_i_1_n_2 ,\section_out8_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[35:32]),
        .O({\section_out8_reg[32]_i_1_n_4 ,\section_out8_reg[32]_i_1_n_5 ,\section_out8_reg[32]_i_1_n_6 ,\section_out8_reg[32]_i_1_n_7 }),
        .S({\section_out8[32]_i_2_n_0 ,\section_out8[32]_i_3_n_0 ,\section_out8[32]_i_4_n_0 ,\section_out8[32]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[32]_i_1_n_6 ),
        .Q(section_out8_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[32]_i_1_n_5 ),
        .Q(section_out8_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[32]_i_1_n_4 ),
        .Q(section_out8_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[36]_i_1_n_7 ),
        .Q(section_out8_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[36]_i_1 
       (.CI(\section_out8_reg[32]_i_1_n_0 ),
        .CO({\section_out8_reg[36]_i_1_n_0 ,\section_out8_reg[36]_i_1_n_1 ,\section_out8_reg[36]_i_1_n_2 ,\section_out8_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out7_reg[35],section_out7_reg[35],section_out7_reg[35],section_out7_reg[35]}),
        .O({\section_out8_reg[36]_i_1_n_4 ,\section_out8_reg[36]_i_1_n_5 ,\section_out8_reg[36]_i_1_n_6 ,\section_out8_reg[36]_i_1_n_7 }),
        .S({\section_out8[36]_i_2_n_0 ,\section_out8[36]_i_3_n_0 ,\section_out8[36]_i_4_n_0 ,\section_out8[36]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[36]_i_1_n_6 ),
        .Q(section_out8_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[36]_i_1_n_5 ),
        .Q(section_out8_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[36]_i_1_n_4 ),
        .Q(section_out8_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[0]_i_1_n_4 ),
        .Q(section_out8_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[40]_i_1_n_7 ),
        .Q(section_out8_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[40]_i_1 
       (.CI(\section_out8_reg[36]_i_1_n_0 ),
        .CO({\section_out8_reg[40]_i_1_n_0 ,\section_out8_reg[40]_i_1_n_1 ,\section_out8_reg[40]_i_1_n_2 ,\section_out8_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out7_reg[35],section_out7_reg[35],section_out7_reg[35],section_out7_reg[35]}),
        .O({\section_out8_reg[40]_i_1_n_4 ,\section_out8_reg[40]_i_1_n_5 ,\section_out8_reg[40]_i_1_n_6 ,\section_out8_reg[40]_i_1_n_7 }),
        .S({\section_out8[40]_i_2_n_0 ,\section_out8[40]_i_3_n_0 ,\section_out8[40]_i_4_n_0 ,\section_out8[40]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[40]_i_1_n_6 ),
        .Q(section_out8_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[40]_i_1_n_5 ),
        .Q(section_out8_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[40]_i_1_n_4 ),
        .Q(section_out8_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[44]_i_1_n_7 ),
        .Q(section_out8_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[44]_i_1 
       (.CI(\section_out8_reg[40]_i_1_n_0 ),
        .CO({\section_out8_reg[44]_i_1_n_0 ,\section_out8_reg[44]_i_1_n_1 ,\section_out8_reg[44]_i_1_n_2 ,\section_out8_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out7_reg[35],section_out7_reg[35],section_out7_reg[35],section_out7_reg[35]}),
        .O({\section_out8_reg[44]_i_1_n_4 ,\section_out8_reg[44]_i_1_n_5 ,\section_out8_reg[44]_i_1_n_6 ,\section_out8_reg[44]_i_1_n_7 }),
        .S({\section_out8[44]_i_2_n_0 ,\section_out8[44]_i_3_n_0 ,\section_out8[44]_i_4_n_0 ,\section_out8[44]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[44]_i_1_n_6 ),
        .Q(section_out8_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[44]_i_1_n_5 ),
        .Q(section_out8_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[44]_i_1_n_4 ),
        .Q(section_out8_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[48]_i_1_n_7 ),
        .Q(section_out8_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[48]_i_1 
       (.CI(\section_out8_reg[44]_i_1_n_0 ),
        .CO({\NLW_section_out8_reg[48]_i_1_CO_UNCONNECTED [3:2],\section_out8_reg[48]_i_1_n_2 ,\section_out8_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,section_out7_reg[35],section_out7_reg[35]}),
        .O({\NLW_section_out8_reg[48]_i_1_O_UNCONNECTED [3],\section_out8_reg[48]_i_1_n_5 ,\section_out8_reg[48]_i_1_n_6 ,\section_out8_reg[48]_i_1_n_7 }),
        .S({1'b0,\section_out8[48]_i_2_n_0 ,\section_out8[48]_i_3_n_0 ,\section_out8[48]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[48]_i_1_n_6 ),
        .Q(section_out8_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[4]_i_1_n_7 ),
        .Q(section_out8_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[4]_i_1 
       (.CI(\section_out8_reg[0]_i_1_n_0 ),
        .CO({\section_out8_reg[4]_i_1_n_0 ,\section_out8_reg[4]_i_1_n_1 ,\section_out8_reg[4]_i_1_n_2 ,\section_out8_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[7:4]),
        .O({\section_out8_reg[4]_i_1_n_4 ,\section_out8_reg[4]_i_1_n_5 ,\section_out8_reg[4]_i_1_n_6 ,\section_out8_reg[4]_i_1_n_7 }),
        .S({\section_out8[4]_i_2_n_0 ,\section_out8[4]_i_3_n_0 ,\section_out8[4]_i_4_n_0 ,\section_out8[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[48]_i_1_n_5 ),
        .Q(section_out8_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[4]_i_1_n_6 ),
        .Q(section_out8_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[4]_i_1_n_5 ),
        .Q(section_out8_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[4]_i_1_n_4 ),
        .Q(section_out8_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[8]_i_1_n_7 ),
        .Q(section_out8_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out8_reg[8]_i_1 
       (.CI(\section_out8_reg[4]_i_1_n_0 ),
        .CO({\section_out8_reg[8]_i_1_n_0 ,\section_out8_reg[8]_i_1_n_1 ,\section_out8_reg[8]_i_1_n_2 ,\section_out8_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out7_reg[11:8]),
        .O({\section_out8_reg[8]_i_1_n_4 ,\section_out8_reg[8]_i_1_n_5 ,\section_out8_reg[8]_i_1_n_6 ,\section_out8_reg[8]_i_1_n_7 }),
        .S({\section_out8[8]_i_2_n_0 ,\section_out8[8]_i_3_n_0 ,\section_out8[8]_i_4_n_0 ,\section_out8[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out8_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out8_reg[8]_i_1_n_6 ),
        .Q(section_out8_reg[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[0]_i_2 
       (.I0(section_out8_reg[3]),
        .I1(section_out9_reg[3]),
        .O(\section_out9[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[0]_i_3 
       (.I0(section_out8_reg[2]),
        .I1(section_out9_reg[2]),
        .O(\section_out9[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[0]_i_4 
       (.I0(section_out8_reg[1]),
        .I1(section_out9_reg[1]),
        .O(\section_out9[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[0]_i_5 
       (.I0(section_out8_reg[0]),
        .I1(section_out9_reg[0]),
        .O(\section_out9[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[12]_i_2 
       (.I0(section_out8_reg[15]),
        .I1(section_out9_reg[15]),
        .O(\section_out9[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[12]_i_3 
       (.I0(section_out8_reg[14]),
        .I1(section_out9_reg[14]),
        .O(\section_out9[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[12]_i_4 
       (.I0(section_out8_reg[13]),
        .I1(section_out9_reg[13]),
        .O(\section_out9[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[12]_i_5 
       (.I0(section_out8_reg[12]),
        .I1(section_out9_reg[12]),
        .O(\section_out9[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[16]_i_2 
       (.I0(section_out8_reg[19]),
        .I1(section_out9_reg[19]),
        .O(\section_out9[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[16]_i_3 
       (.I0(section_out8_reg[18]),
        .I1(section_out9_reg[18]),
        .O(\section_out9[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[16]_i_4 
       (.I0(section_out8_reg[17]),
        .I1(section_out9_reg[17]),
        .O(\section_out9[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[16]_i_5 
       (.I0(section_out8_reg[16]),
        .I1(section_out9_reg[16]),
        .O(\section_out9[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[20]_i_2 
       (.I0(section_out8_reg[23]),
        .I1(section_out9_reg[23]),
        .O(\section_out9[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[20]_i_3 
       (.I0(section_out8_reg[22]),
        .I1(section_out9_reg[22]),
        .O(\section_out9[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[20]_i_4 
       (.I0(section_out8_reg[21]),
        .I1(section_out9_reg[21]),
        .O(\section_out9[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[20]_i_5 
       (.I0(section_out8_reg[20]),
        .I1(section_out9_reg[20]),
        .O(\section_out9[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[24]_i_2 
       (.I0(section_out8_reg[27]),
        .I1(section_out9_reg[27]),
        .O(\section_out9[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[24]_i_3 
       (.I0(section_out8_reg[26]),
        .I1(section_out9_reg[26]),
        .O(\section_out9[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[24]_i_4 
       (.I0(section_out8_reg[25]),
        .I1(section_out9_reg[25]),
        .O(\section_out9[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[24]_i_5 
       (.I0(section_out8_reg[24]),
        .I1(section_out9_reg[24]),
        .O(\section_out9[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[28]_i_2 
       (.I0(section_out8_reg[31]),
        .I1(section_out9_reg[31]),
        .O(\section_out9[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[28]_i_3 
       (.I0(section_out8_reg[30]),
        .I1(section_out9_reg[30]),
        .O(\section_out9[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[28]_i_4 
       (.I0(section_out8_reg[29]),
        .I1(section_out9_reg[29]),
        .O(\section_out9[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[28]_i_5 
       (.I0(section_out8_reg[28]),
        .I1(section_out9_reg[28]),
        .O(\section_out9[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[32]_i_2 
       (.I0(section_out8_reg[35]),
        .I1(section_out9_reg[35]),
        .O(\section_out9[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[32]_i_3 
       (.I0(section_out8_reg[34]),
        .I1(section_out9_reg[34]),
        .O(\section_out9[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[32]_i_4 
       (.I0(section_out8_reg[33]),
        .I1(section_out9_reg[33]),
        .O(\section_out9[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[32]_i_5 
       (.I0(section_out8_reg[32]),
        .I1(section_out9_reg[32]),
        .O(\section_out9[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[36]_i_2 
       (.I0(section_out8_reg[39]),
        .I1(section_out9_reg[39]),
        .O(\section_out9[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[36]_i_3 
       (.I0(section_out8_reg[38]),
        .I1(section_out9_reg[38]),
        .O(\section_out9[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[36]_i_4 
       (.I0(section_out8_reg[37]),
        .I1(section_out9_reg[37]),
        .O(\section_out9[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[36]_i_5 
       (.I0(section_out8_reg[36]),
        .I1(section_out9_reg[36]),
        .O(\section_out9[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[40]_i_2 
       (.I0(section_out8_reg[43]),
        .I1(section_out9_reg[43]),
        .O(\section_out9[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[40]_i_3 
       (.I0(section_out8_reg[42]),
        .I1(section_out9_reg[42]),
        .O(\section_out9[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[40]_i_4 
       (.I0(section_out8_reg[41]),
        .I1(section_out9_reg[41]),
        .O(\section_out9[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[40]_i_5 
       (.I0(section_out8_reg[40]),
        .I1(section_out9_reg[40]),
        .O(\section_out9[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[44]_i_2 
       (.I0(section_out8_reg[47]),
        .I1(section_out9_reg[47]),
        .O(\section_out9[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[44]_i_3 
       (.I0(section_out8_reg[46]),
        .I1(section_out9_reg[46]),
        .O(\section_out9[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[44]_i_4 
       (.I0(section_out8_reg[45]),
        .I1(section_out9_reg[45]),
        .O(\section_out9[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[44]_i_5 
       (.I0(section_out8_reg[44]),
        .I1(section_out9_reg[44]),
        .O(\section_out9[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[48]_i_2 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[51]),
        .O(\section_out9[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[48]_i_3 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[50]),
        .O(\section_out9[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[48]_i_4 
       (.I0(section_out8_reg[49]),
        .I1(section_out9_reg[49]),
        .O(\section_out9[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[48]_i_5 
       (.I0(section_out8_reg[48]),
        .I1(section_out9_reg[48]),
        .O(\section_out9[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[4]_i_2 
       (.I0(section_out8_reg[7]),
        .I1(section_out9_reg[7]),
        .O(\section_out9[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[4]_i_3 
       (.I0(section_out8_reg[6]),
        .I1(section_out9_reg[6]),
        .O(\section_out9[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[4]_i_4 
       (.I0(section_out8_reg[5]),
        .I1(section_out9_reg[5]),
        .O(\section_out9[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[4]_i_5 
       (.I0(section_out8_reg[4]),
        .I1(section_out9_reg[4]),
        .O(\section_out9[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[52]_i_2 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[55]),
        .O(\section_out9[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[52]_i_3 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[54]),
        .O(\section_out9[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[52]_i_4 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[53]),
        .O(\section_out9[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[52]_i_5 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[52]),
        .O(\section_out9[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[56]_i_2 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[59]),
        .O(\section_out9[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[56]_i_3 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[58]),
        .O(\section_out9[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[56]_i_4 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[57]),
        .O(\section_out9[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[56]_i_5 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[56]),
        .O(\section_out9[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[60]_i_2 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[63]),
        .O(\section_out9[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[60]_i_3 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[62]),
        .O(\section_out9[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[60]_i_4 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[61]),
        .O(\section_out9[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[60]_i_5 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[60]),
        .O(\section_out9[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[64]_i_2 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[65]),
        .O(\section_out9[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[64]_i_3 
       (.I0(section_out8_reg[50]),
        .I1(section_out9_reg[64]),
        .O(\section_out9[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[8]_i_2 
       (.I0(section_out8_reg[11]),
        .I1(section_out9_reg[11]),
        .O(\section_out9[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[8]_i_3 
       (.I0(section_out8_reg[10]),
        .I1(section_out9_reg[10]),
        .O(\section_out9[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[8]_i_4 
       (.I0(section_out8_reg[9]),
        .I1(section_out9_reg[9]),
        .O(\section_out9[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \section_out9[8]_i_5 
       (.I0(section_out8_reg[8]),
        .I1(section_out9_reg[8]),
        .O(\section_out9[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[0]_i_1_n_7 ),
        .Q(section_out9_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\section_out9_reg[0]_i_1_n_0 ,\section_out9_reg[0]_i_1_n_1 ,\section_out9_reg[0]_i_1_n_2 ,\section_out9_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[3:0]),
        .O({\section_out9_reg[0]_i_1_n_4 ,\section_out9_reg[0]_i_1_n_5 ,\section_out9_reg[0]_i_1_n_6 ,\section_out9_reg[0]_i_1_n_7 }),
        .S({\section_out9[0]_i_2_n_0 ,\section_out9[0]_i_3_n_0 ,\section_out9[0]_i_4_n_0 ,\section_out9[0]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[8]_i_1_n_5 ),
        .Q(section_out9_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[8]_i_1_n_4 ),
        .Q(section_out9_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[12]_i_1_n_7 ),
        .Q(section_out9_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[12]_i_1 
       (.CI(\section_out9_reg[8]_i_1_n_0 ),
        .CO({\section_out9_reg[12]_i_1_n_0 ,\section_out9_reg[12]_i_1_n_1 ,\section_out9_reg[12]_i_1_n_2 ,\section_out9_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[15:12]),
        .O({\section_out9_reg[12]_i_1_n_4 ,\section_out9_reg[12]_i_1_n_5 ,\section_out9_reg[12]_i_1_n_6 ,\section_out9_reg[12]_i_1_n_7 }),
        .S({\section_out9[12]_i_2_n_0 ,\section_out9[12]_i_3_n_0 ,\section_out9[12]_i_4_n_0 ,\section_out9[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[12]_i_1_n_6 ),
        .Q(section_out9_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[12]_i_1_n_5 ),
        .Q(section_out9_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[12]_i_1_n_4 ),
        .Q(section_out9_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[16]_i_1_n_7 ),
        .Q(section_out9_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[16]_i_1 
       (.CI(\section_out9_reg[12]_i_1_n_0 ),
        .CO({\section_out9_reg[16]_i_1_n_0 ,\section_out9_reg[16]_i_1_n_1 ,\section_out9_reg[16]_i_1_n_2 ,\section_out9_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[19:16]),
        .O({\section_out9_reg[16]_i_1_n_4 ,\section_out9_reg[16]_i_1_n_5 ,\section_out9_reg[16]_i_1_n_6 ,\section_out9_reg[16]_i_1_n_7 }),
        .S({\section_out9[16]_i_2_n_0 ,\section_out9[16]_i_3_n_0 ,\section_out9[16]_i_4_n_0 ,\section_out9[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[16]_i_1_n_6 ),
        .Q(section_out9_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[16]_i_1_n_5 ),
        .Q(section_out9_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[16]_i_1_n_4 ),
        .Q(section_out9_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[0]_i_1_n_6 ),
        .Q(section_out9_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[20]_i_1_n_7 ),
        .Q(section_out9_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[20]_i_1 
       (.CI(\section_out9_reg[16]_i_1_n_0 ),
        .CO({\section_out9_reg[20]_i_1_n_0 ,\section_out9_reg[20]_i_1_n_1 ,\section_out9_reg[20]_i_1_n_2 ,\section_out9_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[23:20]),
        .O({\section_out9_reg[20]_i_1_n_4 ,\section_out9_reg[20]_i_1_n_5 ,\section_out9_reg[20]_i_1_n_6 ,\section_out9_reg[20]_i_1_n_7 }),
        .S({\section_out9[20]_i_2_n_0 ,\section_out9[20]_i_3_n_0 ,\section_out9[20]_i_4_n_0 ,\section_out9[20]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[20]_i_1_n_6 ),
        .Q(section_out9_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[20]_i_1_n_5 ),
        .Q(section_out9_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[20]_i_1_n_4 ),
        .Q(section_out9_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[24]_i_1_n_7 ),
        .Q(section_out9_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[24]_i_1 
       (.CI(\section_out9_reg[20]_i_1_n_0 ),
        .CO({\section_out9_reg[24]_i_1_n_0 ,\section_out9_reg[24]_i_1_n_1 ,\section_out9_reg[24]_i_1_n_2 ,\section_out9_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[27:24]),
        .O({\section_out9_reg[24]_i_1_n_4 ,\section_out9_reg[24]_i_1_n_5 ,\section_out9_reg[24]_i_1_n_6 ,\section_out9_reg[24]_i_1_n_7 }),
        .S({\section_out9[24]_i_2_n_0 ,\section_out9[24]_i_3_n_0 ,\section_out9[24]_i_4_n_0 ,\section_out9[24]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[24]_i_1_n_6 ),
        .Q(section_out9_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[24]_i_1_n_5 ),
        .Q(section_out9_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[24]_i_1_n_4 ),
        .Q(section_out9_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[28]_i_1_n_7 ),
        .Q(section_out9_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[28]_i_1 
       (.CI(\section_out9_reg[24]_i_1_n_0 ),
        .CO({\section_out9_reg[28]_i_1_n_0 ,\section_out9_reg[28]_i_1_n_1 ,\section_out9_reg[28]_i_1_n_2 ,\section_out9_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[31:28]),
        .O({\section_out9_reg[28]_i_1_n_4 ,\section_out9_reg[28]_i_1_n_5 ,\section_out9_reg[28]_i_1_n_6 ,\section_out9_reg[28]_i_1_n_7 }),
        .S({\section_out9[28]_i_2_n_0 ,\section_out9[28]_i_3_n_0 ,\section_out9[28]_i_4_n_0 ,\section_out9[28]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[28]_i_1_n_6 ),
        .Q(section_out9_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[0]_i_1_n_5 ),
        .Q(section_out9_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[28]_i_1_n_5 ),
        .Q(section_out9_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[31] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[28]_i_1_n_4 ),
        .Q(section_out9_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[32] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[32]_i_1_n_7 ),
        .Q(section_out9_reg[32]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[32]_i_1 
       (.CI(\section_out9_reg[28]_i_1_n_0 ),
        .CO({\section_out9_reg[32]_i_1_n_0 ,\section_out9_reg[32]_i_1_n_1 ,\section_out9_reg[32]_i_1_n_2 ,\section_out9_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[35:32]),
        .O({\section_out9_reg[32]_i_1_n_4 ,\section_out9_reg[32]_i_1_n_5 ,\section_out9_reg[32]_i_1_n_6 ,\section_out9_reg[32]_i_1_n_7 }),
        .S({\section_out9[32]_i_2_n_0 ,\section_out9[32]_i_3_n_0 ,\section_out9[32]_i_4_n_0 ,\section_out9[32]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[33] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[32]_i_1_n_6 ),
        .Q(section_out9_reg[33]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[34] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[32]_i_1_n_5 ),
        .Q(section_out9_reg[34]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[35] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[32]_i_1_n_4 ),
        .Q(section_out9_reg[35]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[36] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[36]_i_1_n_7 ),
        .Q(section_out9_reg[36]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[36]_i_1 
       (.CI(\section_out9_reg[32]_i_1_n_0 ),
        .CO({\section_out9_reg[36]_i_1_n_0 ,\section_out9_reg[36]_i_1_n_1 ,\section_out9_reg[36]_i_1_n_2 ,\section_out9_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[39:36]),
        .O({\section_out9_reg[36]_i_1_n_4 ,\section_out9_reg[36]_i_1_n_5 ,\section_out9_reg[36]_i_1_n_6 ,\section_out9_reg[36]_i_1_n_7 }),
        .S({\section_out9[36]_i_2_n_0 ,\section_out9[36]_i_3_n_0 ,\section_out9[36]_i_4_n_0 ,\section_out9[36]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[37] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[36]_i_1_n_6 ),
        .Q(section_out9_reg[37]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[38] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[36]_i_1_n_5 ),
        .Q(section_out9_reg[38]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[39] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[36]_i_1_n_4 ),
        .Q(section_out9_reg[39]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[0]_i_1_n_4 ),
        .Q(section_out9_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[40] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[40]_i_1_n_7 ),
        .Q(section_out9_reg[40]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[40]_i_1 
       (.CI(\section_out9_reg[36]_i_1_n_0 ),
        .CO({\section_out9_reg[40]_i_1_n_0 ,\section_out9_reg[40]_i_1_n_1 ,\section_out9_reg[40]_i_1_n_2 ,\section_out9_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[43:40]),
        .O({\section_out9_reg[40]_i_1_n_4 ,\section_out9_reg[40]_i_1_n_5 ,\section_out9_reg[40]_i_1_n_6 ,\section_out9_reg[40]_i_1_n_7 }),
        .S({\section_out9[40]_i_2_n_0 ,\section_out9[40]_i_3_n_0 ,\section_out9[40]_i_4_n_0 ,\section_out9[40]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[41] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[40]_i_1_n_6 ),
        .Q(section_out9_reg[41]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[42] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[40]_i_1_n_5 ),
        .Q(section_out9_reg[42]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[43] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[40]_i_1_n_4 ),
        .Q(section_out9_reg[43]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[44] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[44]_i_1_n_7 ),
        .Q(section_out9_reg[44]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[44]_i_1 
       (.CI(\section_out9_reg[40]_i_1_n_0 ),
        .CO({\section_out9_reg[44]_i_1_n_0 ,\section_out9_reg[44]_i_1_n_1 ,\section_out9_reg[44]_i_1_n_2 ,\section_out9_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[47:44]),
        .O({\section_out9_reg[44]_i_1_n_4 ,\section_out9_reg[44]_i_1_n_5 ,\section_out9_reg[44]_i_1_n_6 ,\section_out9_reg[44]_i_1_n_7 }),
        .S({\section_out9[44]_i_2_n_0 ,\section_out9[44]_i_3_n_0 ,\section_out9[44]_i_4_n_0 ,\section_out9[44]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[45] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[44]_i_1_n_6 ),
        .Q(section_out9_reg[45]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[46] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[44]_i_1_n_5 ),
        .Q(section_out9_reg[46]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[47] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[44]_i_1_n_4 ),
        .Q(section_out9_reg[47]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[48] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[48]_i_1_n_7 ),
        .Q(section_out9_reg[48]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[48]_i_1 
       (.CI(\section_out9_reg[44]_i_1_n_0 ),
        .CO({\section_out9_reg[48]_i_1_n_0 ,\section_out9_reg[48]_i_1_n_1 ,\section_out9_reg[48]_i_1_n_2 ,\section_out9_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out8_reg[50],section_out8_reg[50:48]}),
        .O({\section_out9_reg[48]_i_1_n_4 ,\section_out9_reg[48]_i_1_n_5 ,\section_out9_reg[48]_i_1_n_6 ,\section_out9_reg[48]_i_1_n_7 }),
        .S({\section_out9[48]_i_2_n_0 ,\section_out9[48]_i_3_n_0 ,\section_out9[48]_i_4_n_0 ,\section_out9[48]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[49] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[48]_i_1_n_6 ),
        .Q(section_out9_reg[49]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[4]_i_1_n_7 ),
        .Q(section_out9_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[4]_i_1 
       (.CI(\section_out9_reg[0]_i_1_n_0 ),
        .CO({\section_out9_reg[4]_i_1_n_0 ,\section_out9_reg[4]_i_1_n_1 ,\section_out9_reg[4]_i_1_n_2 ,\section_out9_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[7:4]),
        .O({\section_out9_reg[4]_i_1_n_4 ,\section_out9_reg[4]_i_1_n_5 ,\section_out9_reg[4]_i_1_n_6 ,\section_out9_reg[4]_i_1_n_7 }),
        .S({\section_out9[4]_i_2_n_0 ,\section_out9[4]_i_3_n_0 ,\section_out9[4]_i_4_n_0 ,\section_out9[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[50] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[48]_i_1_n_5 ),
        .Q(section_out9_reg[50]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[51] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[48]_i_1_n_4 ),
        .Q(section_out9_reg[51]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[52] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[52]_i_1_n_7 ),
        .Q(section_out9_reg[52]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[52]_i_1 
       (.CI(\section_out9_reg[48]_i_1_n_0 ),
        .CO({\section_out9_reg[52]_i_1_n_0 ,\section_out9_reg[52]_i_1_n_1 ,\section_out9_reg[52]_i_1_n_2 ,\section_out9_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out8_reg[50],section_out8_reg[50],section_out8_reg[50],section_out8_reg[50]}),
        .O({\section_out9_reg[52]_i_1_n_4 ,\section_out9_reg[52]_i_1_n_5 ,\section_out9_reg[52]_i_1_n_6 ,\section_out9_reg[52]_i_1_n_7 }),
        .S({\section_out9[52]_i_2_n_0 ,\section_out9[52]_i_3_n_0 ,\section_out9[52]_i_4_n_0 ,\section_out9[52]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[53] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[52]_i_1_n_6 ),
        .Q(section_out9_reg[53]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[54] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[52]_i_1_n_5 ),
        .Q(section_out9_reg[54]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[55] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[52]_i_1_n_4 ),
        .Q(section_out9_reg[55]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[56] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[56]_i_1_n_7 ),
        .Q(section_out9_reg[56]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[56]_i_1 
       (.CI(\section_out9_reg[52]_i_1_n_0 ),
        .CO({\section_out9_reg[56]_i_1_n_0 ,\section_out9_reg[56]_i_1_n_1 ,\section_out9_reg[56]_i_1_n_2 ,\section_out9_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out8_reg[50],section_out8_reg[50],section_out8_reg[50],section_out8_reg[50]}),
        .O({\section_out9_reg[56]_i_1_n_4 ,\section_out9_reg[56]_i_1_n_5 ,\section_out9_reg[56]_i_1_n_6 ,\section_out9_reg[56]_i_1_n_7 }),
        .S({\section_out9[56]_i_2_n_0 ,\section_out9[56]_i_3_n_0 ,\section_out9[56]_i_4_n_0 ,\section_out9[56]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[57] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[56]_i_1_n_6 ),
        .Q(section_out9_reg[57]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[58] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[56]_i_1_n_5 ),
        .Q(section_out9_reg[58]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[59] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[56]_i_1_n_4 ),
        .Q(section_out9_reg[59]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[4]_i_1_n_6 ),
        .Q(section_out9_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[60] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[60]_i_1_n_7 ),
        .Q(section_out9_reg[60]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[60]_i_1 
       (.CI(\section_out9_reg[56]_i_1_n_0 ),
        .CO({\section_out9_reg[60]_i_1_n_0 ,\section_out9_reg[60]_i_1_n_1 ,\section_out9_reg[60]_i_1_n_2 ,\section_out9_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({section_out8_reg[50],section_out8_reg[50],section_out8_reg[50],section_out8_reg[50]}),
        .O({\section_out9_reg[60]_i_1_n_4 ,\section_out9_reg[60]_i_1_n_5 ,\section_out9_reg[60]_i_1_n_6 ,\section_out9_reg[60]_i_1_n_7 }),
        .S({\section_out9[60]_i_2_n_0 ,\section_out9[60]_i_3_n_0 ,\section_out9[60]_i_4_n_0 ,\section_out9[60]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[61] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[60]_i_1_n_6 ),
        .Q(section_out9_reg[61]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[62] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[60]_i_1_n_5 ),
        .Q(section_out9_reg[62]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[63] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[60]_i_1_n_4 ),
        .Q(section_out9_reg[63]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[64] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[64]_i_1_n_7 ),
        .Q(section_out9_reg[64]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[64]_i_1 
       (.CI(\section_out9_reg[60]_i_1_n_0 ),
        .CO({\NLW_section_out9_reg[64]_i_1_CO_UNCONNECTED [3:1],\section_out9_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,section_out8_reg[50]}),
        .O({\NLW_section_out9_reg[64]_i_1_O_UNCONNECTED [3:2],\section_out9_reg[64]_i_1_n_6 ,\section_out9_reg[64]_i_1_n_7 }),
        .S({1'b0,1'b0,\section_out9[64]_i_2_n_0 ,\section_out9[64]_i_3_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[65] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[64]_i_1_n_6 ),
        .Q(section_out9_reg[65]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[4]_i_1_n_5 ),
        .Q(section_out9_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[4]_i_1_n_4 ),
        .Q(section_out9_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[8]_i_1_n_7 ),
        .Q(section_out9_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \section_out9_reg[8]_i_1 
       (.CI(\section_out9_reg[4]_i_1_n_0 ),
        .CO({\section_out9_reg[8]_i_1_n_0 ,\section_out9_reg[8]_i_1_n_1 ,\section_out9_reg[8]_i_1_n_2 ,\section_out9_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(section_out8_reg[11:8]),
        .O({\section_out9_reg[8]_i_1_n_4 ,\section_out9_reg[8]_i_1_n_5 ,\section_out9_reg[8]_i_1_n_6 ,\section_out9_reg[8]_i_1_n_7 }),
        .S({\section_out9[8]_i_2_n_0 ,\section_out9[8]_i_3_n_0 ,\section_out9[8]_i_4_n_0 ,\section_out9[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \section_out9_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset02_out),
        .D(\section_out9_reg[8]_i_1_n_6 ),
        .Q(section_out9_reg[9]));
  CARRY4 sub_temp_1_carry
       (.CI(1'b0),
        .CO({sub_temp_1_carry_n_0,sub_temp_1_carry_n_1,sub_temp_1_carry_n_2,sub_temp_1_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline1[3:0]),
        .O(sub_temp_1[3:0]),
        .S({sub_temp_1_carry_i_1_n_0,sub_temp_1_carry_i_2_n_0,sub_temp_1_carry_i_3_n_0,sub_temp_1_carry_i_4_n_0}));
  CARRY4 sub_temp_1_carry__0
       (.CI(sub_temp_1_carry_n_0),
        .CO({sub_temp_1_carry__0_n_0,sub_temp_1_carry__0_n_1,sub_temp_1_carry__0_n_2,sub_temp_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[7:4]),
        .O(sub_temp_1[7:4]),
        .S({sub_temp_1_carry__0_i_1_n_0,sub_temp_1_carry__0_i_2_n_0,sub_temp_1_carry__0_i_3_n_0,sub_temp_1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_1
       (.I0(cic_pipeline1[7]),
        .I1(diff2[7]),
        .O(sub_temp_1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_2
       (.I0(cic_pipeline1[6]),
        .I1(diff2[6]),
        .O(sub_temp_1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_3
       (.I0(cic_pipeline1[5]),
        .I1(diff2[5]),
        .O(sub_temp_1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__0_i_4
       (.I0(cic_pipeline1[4]),
        .I1(diff2[4]),
        .O(sub_temp_1_carry__0_i_4_n_0));
  CARRY4 sub_temp_1_carry__1
       (.CI(sub_temp_1_carry__0_n_0),
        .CO({sub_temp_1_carry__1_n_0,sub_temp_1_carry__1_n_1,sub_temp_1_carry__1_n_2,sub_temp_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[11:8]),
        .O(sub_temp_1[11:8]),
        .S({sub_temp_1_carry__1_i_1_n_0,sub_temp_1_carry__1_i_2_n_0,sub_temp_1_carry__1_i_3_n_0,sub_temp_1_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_1
       (.I0(cic_pipeline1[11]),
        .I1(diff2[11]),
        .O(sub_temp_1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_2
       (.I0(cic_pipeline1[10]),
        .I1(diff2[10]),
        .O(sub_temp_1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_3
       (.I0(cic_pipeline1[9]),
        .I1(diff2[9]),
        .O(sub_temp_1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__1_i_4
       (.I0(cic_pipeline1[8]),
        .I1(diff2[8]),
        .O(sub_temp_1_carry__1_i_4_n_0));
  CARRY4 sub_temp_1_carry__2
       (.CI(sub_temp_1_carry__1_n_0),
        .CO({sub_temp_1_carry__2_n_0,sub_temp_1_carry__2_n_1,sub_temp_1_carry__2_n_2,sub_temp_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[15:12]),
        .O(sub_temp_1[15:12]),
        .S({sub_temp_1_carry__2_i_1_n_0,sub_temp_1_carry__2_i_2_n_0,sub_temp_1_carry__2_i_3_n_0,sub_temp_1_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_1
       (.I0(cic_pipeline1[15]),
        .I1(diff2[15]),
        .O(sub_temp_1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_2
       (.I0(cic_pipeline1[14]),
        .I1(diff2[14]),
        .O(sub_temp_1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_3
       (.I0(cic_pipeline1[13]),
        .I1(diff2[13]),
        .O(sub_temp_1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__2_i_4
       (.I0(cic_pipeline1[12]),
        .I1(diff2[12]),
        .O(sub_temp_1_carry__2_i_4_n_0));
  CARRY4 sub_temp_1_carry__3
       (.CI(sub_temp_1_carry__2_n_0),
        .CO({sub_temp_1_carry__3_n_0,sub_temp_1_carry__3_n_1,sub_temp_1_carry__3_n_2,sub_temp_1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[19:16]),
        .O(sub_temp_1[19:16]),
        .S({sub_temp_1_carry__3_i_1_n_0,sub_temp_1_carry__3_i_2_n_0,sub_temp_1_carry__3_i_3_n_0,sub_temp_1_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_1
       (.I0(cic_pipeline1[19]),
        .I1(diff2[19]),
        .O(sub_temp_1_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_2
       (.I0(cic_pipeline1[18]),
        .I1(diff2[18]),
        .O(sub_temp_1_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_3
       (.I0(cic_pipeline1[17]),
        .I1(diff2[17]),
        .O(sub_temp_1_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__3_i_4
       (.I0(cic_pipeline1[16]),
        .I1(diff2[16]),
        .O(sub_temp_1_carry__3_i_4_n_0));
  CARRY4 sub_temp_1_carry__4
       (.CI(sub_temp_1_carry__3_n_0),
        .CO({sub_temp_1_carry__4_n_0,sub_temp_1_carry__4_n_1,sub_temp_1_carry__4_n_2,sub_temp_1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[23:20]),
        .O(sub_temp_1[23:20]),
        .S({sub_temp_1_carry__4_i_1_n_0,sub_temp_1_carry__4_i_2_n_0,sub_temp_1_carry__4_i_3_n_0,sub_temp_1_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_1
       (.I0(cic_pipeline1[23]),
        .I1(diff2[23]),
        .O(sub_temp_1_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_2
       (.I0(cic_pipeline1[22]),
        .I1(diff2[22]),
        .O(sub_temp_1_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_3
       (.I0(cic_pipeline1[21]),
        .I1(diff2[21]),
        .O(sub_temp_1_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__4_i_4
       (.I0(cic_pipeline1[20]),
        .I1(diff2[20]),
        .O(sub_temp_1_carry__4_i_4_n_0));
  CARRY4 sub_temp_1_carry__5
       (.CI(sub_temp_1_carry__4_n_0),
        .CO({sub_temp_1_carry__5_n_0,sub_temp_1_carry__5_n_1,sub_temp_1_carry__5_n_2,sub_temp_1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline1[27:24]),
        .O(sub_temp_1[27:24]),
        .S({sub_temp_1_carry__5_i_1_n_0,sub_temp_1_carry__5_i_2_n_0,sub_temp_1_carry__5_i_3_n_0,sub_temp_1_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_1
       (.I0(cic_pipeline1[27]),
        .I1(diff2[27]),
        .O(sub_temp_1_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_2
       (.I0(cic_pipeline1[26]),
        .I1(diff2[26]),
        .O(sub_temp_1_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_3
       (.I0(cic_pipeline1[25]),
        .I1(diff2[25]),
        .O(sub_temp_1_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__5_i_4
       (.I0(cic_pipeline1[24]),
        .I1(diff2[24]),
        .O(sub_temp_1_carry__5_i_4_n_0));
  CARRY4 sub_temp_1_carry__6
       (.CI(sub_temp_1_carry__5_n_0),
        .CO({sub_temp_1_carry__6_n_0,sub_temp_1_carry__6_n_1,sub_temp_1_carry__6_n_2,sub_temp_1_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({diff2[31],cic_pipeline1[30:28]}),
        .O(sub_temp_1[31:28]),
        .S({sub_temp_1_carry__6_i_1_n_0,sub_temp_1_carry__6_i_2_n_0,sub_temp_1_carry__6_i_3_n_0,sub_temp_1_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__6_i_1
       (.I0(diff2[31]),
        .I1(cic_pipeline1[31]),
        .O(sub_temp_1_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__6_i_2
       (.I0(cic_pipeline1[30]),
        .I1(diff2[30]),
        .O(sub_temp_1_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__6_i_3
       (.I0(cic_pipeline1[29]),
        .I1(diff2[29]),
        .O(sub_temp_1_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry__6_i_4
       (.I0(cic_pipeline1[28]),
        .I1(diff2[28]),
        .O(sub_temp_1_carry__6_i_4_n_0));
  CARRY4 sub_temp_1_carry__7
       (.CI(sub_temp_1_carry__6_n_0),
        .CO(NLW_sub_temp_1_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_temp_1_carry__7_O_UNCONNECTED[3:1],sub_temp_1[32]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_1
       (.I0(cic_pipeline1[3]),
        .I1(diff2[3]),
        .O(sub_temp_1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_2
       (.I0(cic_pipeline1[2]),
        .I1(diff2[2]),
        .O(sub_temp_1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_3
       (.I0(cic_pipeline1[1]),
        .I1(diff2[1]),
        .O(sub_temp_1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_1_carry_i_4
       (.I0(cic_pipeline1[0]),
        .I1(diff2[0]),
        .O(sub_temp_1_carry_i_4_n_0));
  CARRY4 sub_temp_2_carry
       (.CI(1'b0),
        .CO({sub_temp_2_carry_n_0,sub_temp_2_carry_n_1,sub_temp_2_carry_n_2,sub_temp_2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline2[3:0]),
        .O(sub_temp_2[3:0]),
        .S({sub_temp_2_carry_i_1_n_0,sub_temp_2_carry_i_2_n_0,sub_temp_2_carry_i_3_n_0,sub_temp_2_carry_i_4_n_0}));
  CARRY4 sub_temp_2_carry__0
       (.CI(sub_temp_2_carry_n_0),
        .CO({sub_temp_2_carry__0_n_0,sub_temp_2_carry__0_n_1,sub_temp_2_carry__0_n_2,sub_temp_2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[7:4]),
        .O(sub_temp_2[7:4]),
        .S({sub_temp_2_carry__0_i_1_n_0,sub_temp_2_carry__0_i_2_n_0,sub_temp_2_carry__0_i_3_n_0,sub_temp_2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__0_i_1
       (.I0(cic_pipeline2[7]),
        .I1(diff3[7]),
        .O(sub_temp_2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__0_i_2
       (.I0(cic_pipeline2[6]),
        .I1(diff3[6]),
        .O(sub_temp_2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__0_i_3
       (.I0(cic_pipeline2[5]),
        .I1(diff3[5]),
        .O(sub_temp_2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__0_i_4
       (.I0(cic_pipeline2[4]),
        .I1(diff3[4]),
        .O(sub_temp_2_carry__0_i_4_n_0));
  CARRY4 sub_temp_2_carry__1
       (.CI(sub_temp_2_carry__0_n_0),
        .CO({sub_temp_2_carry__1_n_0,sub_temp_2_carry__1_n_1,sub_temp_2_carry__1_n_2,sub_temp_2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[11:8]),
        .O(sub_temp_2[11:8]),
        .S({sub_temp_2_carry__1_i_1_n_0,sub_temp_2_carry__1_i_2_n_0,sub_temp_2_carry__1_i_3_n_0,sub_temp_2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__1_i_1
       (.I0(cic_pipeline2[11]),
        .I1(diff3[11]),
        .O(sub_temp_2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__1_i_2
       (.I0(cic_pipeline2[10]),
        .I1(diff3[10]),
        .O(sub_temp_2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__1_i_3
       (.I0(cic_pipeline2[9]),
        .I1(diff3[9]),
        .O(sub_temp_2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__1_i_4
       (.I0(cic_pipeline2[8]),
        .I1(diff3[8]),
        .O(sub_temp_2_carry__1_i_4_n_0));
  CARRY4 sub_temp_2_carry__2
       (.CI(sub_temp_2_carry__1_n_0),
        .CO({sub_temp_2_carry__2_n_0,sub_temp_2_carry__2_n_1,sub_temp_2_carry__2_n_2,sub_temp_2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[15:12]),
        .O(sub_temp_2[15:12]),
        .S({sub_temp_2_carry__2_i_1_n_0,sub_temp_2_carry__2_i_2_n_0,sub_temp_2_carry__2_i_3_n_0,sub_temp_2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__2_i_1
       (.I0(cic_pipeline2[15]),
        .I1(diff3[15]),
        .O(sub_temp_2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__2_i_2
       (.I0(cic_pipeline2[14]),
        .I1(diff3[14]),
        .O(sub_temp_2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__2_i_3
       (.I0(cic_pipeline2[13]),
        .I1(diff3[13]),
        .O(sub_temp_2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__2_i_4
       (.I0(cic_pipeline2[12]),
        .I1(diff3[12]),
        .O(sub_temp_2_carry__2_i_4_n_0));
  CARRY4 sub_temp_2_carry__3
       (.CI(sub_temp_2_carry__2_n_0),
        .CO({sub_temp_2_carry__3_n_0,sub_temp_2_carry__3_n_1,sub_temp_2_carry__3_n_2,sub_temp_2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[19:16]),
        .O(sub_temp_2[19:16]),
        .S({sub_temp_2_carry__3_i_1_n_0,sub_temp_2_carry__3_i_2_n_0,sub_temp_2_carry__3_i_3_n_0,sub_temp_2_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__3_i_1
       (.I0(cic_pipeline2[19]),
        .I1(diff3[19]),
        .O(sub_temp_2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__3_i_2
       (.I0(cic_pipeline2[18]),
        .I1(diff3[18]),
        .O(sub_temp_2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__3_i_3
       (.I0(cic_pipeline2[17]),
        .I1(diff3[17]),
        .O(sub_temp_2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__3_i_4
       (.I0(cic_pipeline2[16]),
        .I1(diff3[16]),
        .O(sub_temp_2_carry__3_i_4_n_0));
  CARRY4 sub_temp_2_carry__4
       (.CI(sub_temp_2_carry__3_n_0),
        .CO({sub_temp_2_carry__4_n_0,sub_temp_2_carry__4_n_1,sub_temp_2_carry__4_n_2,sub_temp_2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[23:20]),
        .O(sub_temp_2[23:20]),
        .S({sub_temp_2_carry__4_i_1_n_0,sub_temp_2_carry__4_i_2_n_0,sub_temp_2_carry__4_i_3_n_0,sub_temp_2_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__4_i_1
       (.I0(cic_pipeline2[23]),
        .I1(diff3[23]),
        .O(sub_temp_2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__4_i_2
       (.I0(cic_pipeline2[22]),
        .I1(diff3[22]),
        .O(sub_temp_2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__4_i_3
       (.I0(cic_pipeline2[21]),
        .I1(diff3[21]),
        .O(sub_temp_2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__4_i_4
       (.I0(cic_pipeline2[20]),
        .I1(diff3[20]),
        .O(sub_temp_2_carry__4_i_4_n_0));
  CARRY4 sub_temp_2_carry__5
       (.CI(sub_temp_2_carry__4_n_0),
        .CO({sub_temp_2_carry__5_n_0,sub_temp_2_carry__5_n_1,sub_temp_2_carry__5_n_2,sub_temp_2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[27:24]),
        .O(sub_temp_2[27:24]),
        .S({sub_temp_2_carry__5_i_1_n_0,sub_temp_2_carry__5_i_2_n_0,sub_temp_2_carry__5_i_3_n_0,sub_temp_2_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__5_i_1
       (.I0(cic_pipeline2[27]),
        .I1(diff3[27]),
        .O(sub_temp_2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__5_i_2
       (.I0(cic_pipeline2[26]),
        .I1(diff3[26]),
        .O(sub_temp_2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__5_i_3
       (.I0(cic_pipeline2[25]),
        .I1(diff3[25]),
        .O(sub_temp_2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__5_i_4
       (.I0(cic_pipeline2[24]),
        .I1(diff3[24]),
        .O(sub_temp_2_carry__5_i_4_n_0));
  CARRY4 sub_temp_2_carry__6
       (.CI(sub_temp_2_carry__5_n_0),
        .CO({sub_temp_2_carry__6_n_0,sub_temp_2_carry__6_n_1,sub_temp_2_carry__6_n_2,sub_temp_2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline2[31:28]),
        .O(sub_temp_2[31:28]),
        .S({sub_temp_2_carry__6_i_1_n_0,sub_temp_2_carry__6_i_2_n_0,sub_temp_2_carry__6_i_3_n_0,sub_temp_2_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__6_i_1
       (.I0(cic_pipeline2[31]),
        .I1(diff3[31]),
        .O(sub_temp_2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__6_i_2
       (.I0(cic_pipeline2[30]),
        .I1(diff3[30]),
        .O(sub_temp_2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__6_i_3
       (.I0(cic_pipeline2[29]),
        .I1(diff3[29]),
        .O(sub_temp_2_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__6_i_4
       (.I0(cic_pipeline2[28]),
        .I1(diff3[28]),
        .O(sub_temp_2_carry__6_i_4_n_0));
  CARRY4 sub_temp_2_carry__7
       (.CI(sub_temp_2_carry__6_n_0),
        .CO({NLW_sub_temp_2_carry__7_CO_UNCONNECTED[3:1],sub_temp_2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,diff3[32]}),
        .O({NLW_sub_temp_2_carry__7_O_UNCONNECTED[3:2],sub_temp_2[33:32]}),
        .S({1'b0,1'b0,1'b1,sub_temp_2_carry__7_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry__7_i_1
       (.I0(diff3[32]),
        .I1(cic_pipeline2[32]),
        .O(sub_temp_2_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry_i_1
       (.I0(cic_pipeline2[3]),
        .I1(diff3[3]),
        .O(sub_temp_2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry_i_2
       (.I0(cic_pipeline2[2]),
        .I1(diff3[2]),
        .O(sub_temp_2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry_i_3
       (.I0(cic_pipeline2[1]),
        .I1(diff3[1]),
        .O(sub_temp_2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_2_carry_i_4
       (.I0(cic_pipeline2[0]),
        .I1(diff3[0]),
        .O(sub_temp_2_carry_i_4_n_0));
  CARRY4 sub_temp_3_carry
       (.CI(1'b0),
        .CO({sub_temp_3_carry_n_0,sub_temp_3_carry_n_1,sub_temp_3_carry_n_2,sub_temp_3_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline3[3:0]),
        .O(sub_temp_3[3:0]),
        .S({sub_temp_3_carry_i_1_n_0,sub_temp_3_carry_i_2_n_0,sub_temp_3_carry_i_3_n_0,sub_temp_3_carry_i_4_n_0}));
  CARRY4 sub_temp_3_carry__0
       (.CI(sub_temp_3_carry_n_0),
        .CO({sub_temp_3_carry__0_n_0,sub_temp_3_carry__0_n_1,sub_temp_3_carry__0_n_2,sub_temp_3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[7:4]),
        .O(sub_temp_3[7:4]),
        .S({sub_temp_3_carry__0_i_1_n_0,sub_temp_3_carry__0_i_2_n_0,sub_temp_3_carry__0_i_3_n_0,sub_temp_3_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__0_i_1
       (.I0(cic_pipeline3[7]),
        .I1(diff4[7]),
        .O(sub_temp_3_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__0_i_2
       (.I0(cic_pipeline3[6]),
        .I1(diff4[6]),
        .O(sub_temp_3_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__0_i_3
       (.I0(cic_pipeline3[5]),
        .I1(diff4[5]),
        .O(sub_temp_3_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__0_i_4
       (.I0(cic_pipeline3[4]),
        .I1(diff4[4]),
        .O(sub_temp_3_carry__0_i_4_n_0));
  CARRY4 sub_temp_3_carry__1
       (.CI(sub_temp_3_carry__0_n_0),
        .CO({sub_temp_3_carry__1_n_0,sub_temp_3_carry__1_n_1,sub_temp_3_carry__1_n_2,sub_temp_3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[11:8]),
        .O(sub_temp_3[11:8]),
        .S({sub_temp_3_carry__1_i_1_n_0,sub_temp_3_carry__1_i_2_n_0,sub_temp_3_carry__1_i_3_n_0,sub_temp_3_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__1_i_1
       (.I0(cic_pipeline3[11]),
        .I1(diff4[11]),
        .O(sub_temp_3_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__1_i_2
       (.I0(cic_pipeline3[10]),
        .I1(diff4[10]),
        .O(sub_temp_3_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__1_i_3
       (.I0(cic_pipeline3[9]),
        .I1(diff4[9]),
        .O(sub_temp_3_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__1_i_4
       (.I0(cic_pipeline3[8]),
        .I1(diff4[8]),
        .O(sub_temp_3_carry__1_i_4_n_0));
  CARRY4 sub_temp_3_carry__2
       (.CI(sub_temp_3_carry__1_n_0),
        .CO({sub_temp_3_carry__2_n_0,sub_temp_3_carry__2_n_1,sub_temp_3_carry__2_n_2,sub_temp_3_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[15:12]),
        .O(sub_temp_3[15:12]),
        .S({sub_temp_3_carry__2_i_1_n_0,sub_temp_3_carry__2_i_2_n_0,sub_temp_3_carry__2_i_3_n_0,sub_temp_3_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__2_i_1
       (.I0(cic_pipeline3[15]),
        .I1(diff4[15]),
        .O(sub_temp_3_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__2_i_2
       (.I0(cic_pipeline3[14]),
        .I1(diff4[14]),
        .O(sub_temp_3_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__2_i_3
       (.I0(cic_pipeline3[13]),
        .I1(diff4[13]),
        .O(sub_temp_3_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__2_i_4
       (.I0(cic_pipeline3[12]),
        .I1(diff4[12]),
        .O(sub_temp_3_carry__2_i_4_n_0));
  CARRY4 sub_temp_3_carry__3
       (.CI(sub_temp_3_carry__2_n_0),
        .CO({sub_temp_3_carry__3_n_0,sub_temp_3_carry__3_n_1,sub_temp_3_carry__3_n_2,sub_temp_3_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[19:16]),
        .O(sub_temp_3[19:16]),
        .S({sub_temp_3_carry__3_i_1_n_0,sub_temp_3_carry__3_i_2_n_0,sub_temp_3_carry__3_i_3_n_0,sub_temp_3_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__3_i_1
       (.I0(cic_pipeline3[19]),
        .I1(diff4[19]),
        .O(sub_temp_3_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__3_i_2
       (.I0(cic_pipeline3[18]),
        .I1(diff4[18]),
        .O(sub_temp_3_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__3_i_3
       (.I0(cic_pipeline3[17]),
        .I1(diff4[17]),
        .O(sub_temp_3_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__3_i_4
       (.I0(cic_pipeline3[16]),
        .I1(diff4[16]),
        .O(sub_temp_3_carry__3_i_4_n_0));
  CARRY4 sub_temp_3_carry__4
       (.CI(sub_temp_3_carry__3_n_0),
        .CO({sub_temp_3_carry__4_n_0,sub_temp_3_carry__4_n_1,sub_temp_3_carry__4_n_2,sub_temp_3_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[23:20]),
        .O(sub_temp_3[23:20]),
        .S({sub_temp_3_carry__4_i_1_n_0,sub_temp_3_carry__4_i_2_n_0,sub_temp_3_carry__4_i_3_n_0,sub_temp_3_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__4_i_1
       (.I0(cic_pipeline3[23]),
        .I1(diff4[23]),
        .O(sub_temp_3_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__4_i_2
       (.I0(cic_pipeline3[22]),
        .I1(diff4[22]),
        .O(sub_temp_3_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__4_i_3
       (.I0(cic_pipeline3[21]),
        .I1(diff4[21]),
        .O(sub_temp_3_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__4_i_4
       (.I0(cic_pipeline3[20]),
        .I1(diff4[20]),
        .O(sub_temp_3_carry__4_i_4_n_0));
  CARRY4 sub_temp_3_carry__5
       (.CI(sub_temp_3_carry__4_n_0),
        .CO({sub_temp_3_carry__5_n_0,sub_temp_3_carry__5_n_1,sub_temp_3_carry__5_n_2,sub_temp_3_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[27:24]),
        .O(sub_temp_3[27:24]),
        .S({sub_temp_3_carry__5_i_1_n_0,sub_temp_3_carry__5_i_2_n_0,sub_temp_3_carry__5_i_3_n_0,sub_temp_3_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__5_i_1
       (.I0(cic_pipeline3[27]),
        .I1(diff4[27]),
        .O(sub_temp_3_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__5_i_2
       (.I0(cic_pipeline3[26]),
        .I1(diff4[26]),
        .O(sub_temp_3_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__5_i_3
       (.I0(cic_pipeline3[25]),
        .I1(diff4[25]),
        .O(sub_temp_3_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__5_i_4
       (.I0(cic_pipeline3[24]),
        .I1(diff4[24]),
        .O(sub_temp_3_carry__5_i_4_n_0));
  CARRY4 sub_temp_3_carry__6
       (.CI(sub_temp_3_carry__5_n_0),
        .CO({sub_temp_3_carry__6_n_0,sub_temp_3_carry__6_n_1,sub_temp_3_carry__6_n_2,sub_temp_3_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline3[31:28]),
        .O(sub_temp_3[31:28]),
        .S({sub_temp_3_carry__6_i_1_n_0,sub_temp_3_carry__6_i_2_n_0,sub_temp_3_carry__6_i_3_n_0,sub_temp_3_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__6_i_1
       (.I0(cic_pipeline3[31]),
        .I1(diff4[31]),
        .O(sub_temp_3_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__6_i_2
       (.I0(cic_pipeline3[30]),
        .I1(diff4[30]),
        .O(sub_temp_3_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__6_i_3
       (.I0(cic_pipeline3[29]),
        .I1(diff4[29]),
        .O(sub_temp_3_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__6_i_4
       (.I0(cic_pipeline3[28]),
        .I1(diff4[28]),
        .O(sub_temp_3_carry__6_i_4_n_0));
  CARRY4 sub_temp_3_carry__7
       (.CI(sub_temp_3_carry__6_n_0),
        .CO({NLW_sub_temp_3_carry__7_CO_UNCONNECTED[3:2],sub_temp_3_carry__7_n_2,sub_temp_3_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,diff4[33],cic_pipeline3[32]}),
        .O({NLW_sub_temp_3_carry__7_O_UNCONNECTED[3],sub_temp_3[34:32]}),
        .S({1'b0,1'b1,sub_temp_3_carry__7_i_1_n_0,sub_temp_3_carry__7_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__7_i_1
       (.I0(diff4[33]),
        .I1(cic_pipeline3[33]),
        .O(sub_temp_3_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry__7_i_2
       (.I0(cic_pipeline3[32]),
        .I1(diff4[32]),
        .O(sub_temp_3_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry_i_1
       (.I0(cic_pipeline3[3]),
        .I1(diff4[3]),
        .O(sub_temp_3_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry_i_2
       (.I0(cic_pipeline3[2]),
        .I1(diff4[2]),
        .O(sub_temp_3_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry_i_3
       (.I0(cic_pipeline3[1]),
        .I1(diff4[1]),
        .O(sub_temp_3_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_3_carry_i_4
       (.I0(cic_pipeline3[0]),
        .I1(diff4[0]),
        .O(sub_temp_3_carry_i_4_n_0));
  CARRY4 sub_temp_4_carry
       (.CI(1'b0),
        .CO({sub_temp_4_carry_n_0,sub_temp_4_carry_n_1,sub_temp_4_carry_n_2,sub_temp_4_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline4[3:0]),
        .O(sub_temp_4[3:0]),
        .S({sub_temp_4_carry_i_1_n_0,sub_temp_4_carry_i_2_n_0,sub_temp_4_carry_i_3_n_0,sub_temp_4_carry_i_4_n_0}));
  CARRY4 sub_temp_4_carry__0
       (.CI(sub_temp_4_carry_n_0),
        .CO({sub_temp_4_carry__0_n_0,sub_temp_4_carry__0_n_1,sub_temp_4_carry__0_n_2,sub_temp_4_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[7:4]),
        .O(sub_temp_4[7:4]),
        .S({sub_temp_4_carry__0_i_1_n_0,sub_temp_4_carry__0_i_2_n_0,sub_temp_4_carry__0_i_3_n_0,sub_temp_4_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__0_i_1
       (.I0(cic_pipeline4[7]),
        .I1(diff5[7]),
        .O(sub_temp_4_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__0_i_2
       (.I0(cic_pipeline4[6]),
        .I1(diff5[6]),
        .O(sub_temp_4_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__0_i_3
       (.I0(cic_pipeline4[5]),
        .I1(diff5[5]),
        .O(sub_temp_4_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__0_i_4
       (.I0(cic_pipeline4[4]),
        .I1(diff5[4]),
        .O(sub_temp_4_carry__0_i_4_n_0));
  CARRY4 sub_temp_4_carry__1
       (.CI(sub_temp_4_carry__0_n_0),
        .CO({sub_temp_4_carry__1_n_0,sub_temp_4_carry__1_n_1,sub_temp_4_carry__1_n_2,sub_temp_4_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[11:8]),
        .O(sub_temp_4[11:8]),
        .S({sub_temp_4_carry__1_i_1_n_0,sub_temp_4_carry__1_i_2_n_0,sub_temp_4_carry__1_i_3_n_0,sub_temp_4_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__1_i_1
       (.I0(cic_pipeline4[11]),
        .I1(diff5[11]),
        .O(sub_temp_4_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__1_i_2
       (.I0(cic_pipeline4[10]),
        .I1(diff5[10]),
        .O(sub_temp_4_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__1_i_3
       (.I0(cic_pipeline4[9]),
        .I1(diff5[9]),
        .O(sub_temp_4_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__1_i_4
       (.I0(cic_pipeline4[8]),
        .I1(diff5[8]),
        .O(sub_temp_4_carry__1_i_4_n_0));
  CARRY4 sub_temp_4_carry__2
       (.CI(sub_temp_4_carry__1_n_0),
        .CO({sub_temp_4_carry__2_n_0,sub_temp_4_carry__2_n_1,sub_temp_4_carry__2_n_2,sub_temp_4_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[15:12]),
        .O(sub_temp_4[15:12]),
        .S({sub_temp_4_carry__2_i_1_n_0,sub_temp_4_carry__2_i_2_n_0,sub_temp_4_carry__2_i_3_n_0,sub_temp_4_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__2_i_1
       (.I0(cic_pipeline4[15]),
        .I1(diff5[15]),
        .O(sub_temp_4_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__2_i_2
       (.I0(cic_pipeline4[14]),
        .I1(diff5[14]),
        .O(sub_temp_4_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__2_i_3
       (.I0(cic_pipeline4[13]),
        .I1(diff5[13]),
        .O(sub_temp_4_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__2_i_4
       (.I0(cic_pipeline4[12]),
        .I1(diff5[12]),
        .O(sub_temp_4_carry__2_i_4_n_0));
  CARRY4 sub_temp_4_carry__3
       (.CI(sub_temp_4_carry__2_n_0),
        .CO({sub_temp_4_carry__3_n_0,sub_temp_4_carry__3_n_1,sub_temp_4_carry__3_n_2,sub_temp_4_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[19:16]),
        .O(sub_temp_4[19:16]),
        .S({sub_temp_4_carry__3_i_1_n_0,sub_temp_4_carry__3_i_2_n_0,sub_temp_4_carry__3_i_3_n_0,sub_temp_4_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__3_i_1
       (.I0(cic_pipeline4[19]),
        .I1(diff5[19]),
        .O(sub_temp_4_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__3_i_2
       (.I0(cic_pipeline4[18]),
        .I1(diff5[18]),
        .O(sub_temp_4_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__3_i_3
       (.I0(cic_pipeline4[17]),
        .I1(diff5[17]),
        .O(sub_temp_4_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__3_i_4
       (.I0(cic_pipeline4[16]),
        .I1(diff5[16]),
        .O(sub_temp_4_carry__3_i_4_n_0));
  CARRY4 sub_temp_4_carry__4
       (.CI(sub_temp_4_carry__3_n_0),
        .CO({sub_temp_4_carry__4_n_0,sub_temp_4_carry__4_n_1,sub_temp_4_carry__4_n_2,sub_temp_4_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[23:20]),
        .O(sub_temp_4[23:20]),
        .S({sub_temp_4_carry__4_i_1_n_0,sub_temp_4_carry__4_i_2_n_0,sub_temp_4_carry__4_i_3_n_0,sub_temp_4_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__4_i_1
       (.I0(cic_pipeline4[23]),
        .I1(diff5[23]),
        .O(sub_temp_4_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__4_i_2
       (.I0(cic_pipeline4[22]),
        .I1(diff5[22]),
        .O(sub_temp_4_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__4_i_3
       (.I0(cic_pipeline4[21]),
        .I1(diff5[21]),
        .O(sub_temp_4_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__4_i_4
       (.I0(cic_pipeline4[20]),
        .I1(diff5[20]),
        .O(sub_temp_4_carry__4_i_4_n_0));
  CARRY4 sub_temp_4_carry__5
       (.CI(sub_temp_4_carry__4_n_0),
        .CO({sub_temp_4_carry__5_n_0,sub_temp_4_carry__5_n_1,sub_temp_4_carry__5_n_2,sub_temp_4_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[27:24]),
        .O(sub_temp_4[27:24]),
        .S({sub_temp_4_carry__5_i_1_n_0,sub_temp_4_carry__5_i_2_n_0,sub_temp_4_carry__5_i_3_n_0,sub_temp_4_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__5_i_1
       (.I0(cic_pipeline4[27]),
        .I1(diff5[27]),
        .O(sub_temp_4_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__5_i_2
       (.I0(cic_pipeline4[26]),
        .I1(diff5[26]),
        .O(sub_temp_4_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__5_i_3
       (.I0(cic_pipeline4[25]),
        .I1(diff5[25]),
        .O(sub_temp_4_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__5_i_4
       (.I0(cic_pipeline4[24]),
        .I1(diff5[24]),
        .O(sub_temp_4_carry__5_i_4_n_0));
  CARRY4 sub_temp_4_carry__6
       (.CI(sub_temp_4_carry__5_n_0),
        .CO({sub_temp_4_carry__6_n_0,sub_temp_4_carry__6_n_1,sub_temp_4_carry__6_n_2,sub_temp_4_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline4[31:28]),
        .O(sub_temp_4[31:28]),
        .S({sub_temp_4_carry__6_i_1_n_0,sub_temp_4_carry__6_i_2_n_0,sub_temp_4_carry__6_i_3_n_0,sub_temp_4_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__6_i_1
       (.I0(cic_pipeline4[31]),
        .I1(diff5[31]),
        .O(sub_temp_4_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__6_i_2
       (.I0(cic_pipeline4[30]),
        .I1(diff5[30]),
        .O(sub_temp_4_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__6_i_3
       (.I0(cic_pipeline4[29]),
        .I1(diff5[29]),
        .O(sub_temp_4_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__6_i_4
       (.I0(cic_pipeline4[28]),
        .I1(diff5[28]),
        .O(sub_temp_4_carry__6_i_4_n_0));
  CARRY4 sub_temp_4_carry__7
       (.CI(sub_temp_4_carry__6_n_0),
        .CO({NLW_sub_temp_4_carry__7_CO_UNCONNECTED[3],sub_temp_4_carry__7_n_1,sub_temp_4_carry__7_n_2,sub_temp_4_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,diff5[34],cic_pipeline4[33:32]}),
        .O(sub_temp_4[35:32]),
        .S({1'b1,sub_temp_4_carry__7_i_1_n_0,sub_temp_4_carry__7_i_2_n_0,sub_temp_4_carry__7_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__7_i_1
       (.I0(diff5[34]),
        .I1(cic_pipeline4[34]),
        .O(sub_temp_4_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__7_i_2
       (.I0(cic_pipeline4[33]),
        .I1(diff5[33]),
        .O(sub_temp_4_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry__7_i_3
       (.I0(cic_pipeline4[32]),
        .I1(diff5[32]),
        .O(sub_temp_4_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry_i_1
       (.I0(cic_pipeline4[3]),
        .I1(diff5[3]),
        .O(sub_temp_4_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry_i_2
       (.I0(cic_pipeline4[2]),
        .I1(diff5[2]),
        .O(sub_temp_4_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry_i_3
       (.I0(cic_pipeline4[1]),
        .I1(diff5[1]),
        .O(sub_temp_4_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_4_carry_i_4
       (.I0(cic_pipeline4[0]),
        .I1(diff5[0]),
        .O(sub_temp_4_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry
       (.CI(1'b0),
        .CO({sub_temp_5_carry_n_0,sub_temp_5_carry_n_1,sub_temp_5_carry_n_2,sub_temp_5_carry_n_3}),
        .CYINIT(1'b1),
        .DI(cic_pipeline5[3:0]),
        .O(sub_temp_5[3:0]),
        .S({sub_temp_5_carry_i_1_n_0,sub_temp_5_carry_i_2_n_0,sub_temp_5_carry_i_3_n_0,sub_temp_5_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__0
       (.CI(sub_temp_5_carry_n_0),
        .CO({sub_temp_5_carry__0_n_0,sub_temp_5_carry__0_n_1,sub_temp_5_carry__0_n_2,sub_temp_5_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[7:4]),
        .O(sub_temp_5[7:4]),
        .S({sub_temp_5_carry__0_i_1_n_0,sub_temp_5_carry__0_i_2_n_0,sub_temp_5_carry__0_i_3_n_0,sub_temp_5_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__0_i_1
       (.I0(cic_pipeline5[7]),
        .I1(diff6[7]),
        .O(sub_temp_5_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__0_i_2
       (.I0(cic_pipeline5[6]),
        .I1(diff6[6]),
        .O(sub_temp_5_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__0_i_3
       (.I0(cic_pipeline5[5]),
        .I1(diff6[5]),
        .O(sub_temp_5_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__0_i_4
       (.I0(cic_pipeline5[4]),
        .I1(diff6[4]),
        .O(sub_temp_5_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__1
       (.CI(sub_temp_5_carry__0_n_0),
        .CO({sub_temp_5_carry__1_n_0,sub_temp_5_carry__1_n_1,sub_temp_5_carry__1_n_2,sub_temp_5_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[11:8]),
        .O(sub_temp_5[11:8]),
        .S({sub_temp_5_carry__1_i_1_n_0,sub_temp_5_carry__1_i_2_n_0,sub_temp_5_carry__1_i_3_n_0,sub_temp_5_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__1_i_1
       (.I0(cic_pipeline5[11]),
        .I1(diff6[11]),
        .O(sub_temp_5_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__1_i_2
       (.I0(cic_pipeline5[10]),
        .I1(diff6[10]),
        .O(sub_temp_5_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__1_i_3
       (.I0(cic_pipeline5[9]),
        .I1(diff6[9]),
        .O(sub_temp_5_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__1_i_4
       (.I0(cic_pipeline5[8]),
        .I1(diff6[8]),
        .O(sub_temp_5_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__2
       (.CI(sub_temp_5_carry__1_n_0),
        .CO({sub_temp_5_carry__2_n_0,sub_temp_5_carry__2_n_1,sub_temp_5_carry__2_n_2,sub_temp_5_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[15:12]),
        .O(sub_temp_5[15:12]),
        .S({sub_temp_5_carry__2_i_1_n_0,sub_temp_5_carry__2_i_2_n_0,sub_temp_5_carry__2_i_3_n_0,sub_temp_5_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__2_i_1
       (.I0(cic_pipeline5[15]),
        .I1(diff6[15]),
        .O(sub_temp_5_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__2_i_2
       (.I0(cic_pipeline5[14]),
        .I1(diff6[14]),
        .O(sub_temp_5_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__2_i_3
       (.I0(cic_pipeline5[13]),
        .I1(diff6[13]),
        .O(sub_temp_5_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__2_i_4
       (.I0(cic_pipeline5[12]),
        .I1(diff6[12]),
        .O(sub_temp_5_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__3
       (.CI(sub_temp_5_carry__2_n_0),
        .CO({sub_temp_5_carry__3_n_0,sub_temp_5_carry__3_n_1,sub_temp_5_carry__3_n_2,sub_temp_5_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[19:16]),
        .O(sub_temp_5[19:16]),
        .S({sub_temp_5_carry__3_i_1_n_0,sub_temp_5_carry__3_i_2_n_0,sub_temp_5_carry__3_i_3_n_0,sub_temp_5_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__3_i_1
       (.I0(cic_pipeline5[19]),
        .I1(diff6[19]),
        .O(sub_temp_5_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__3_i_2
       (.I0(cic_pipeline5[18]),
        .I1(diff6[18]),
        .O(sub_temp_5_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__3_i_3
       (.I0(cic_pipeline5[17]),
        .I1(diff6[17]),
        .O(sub_temp_5_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__3_i_4
       (.I0(cic_pipeline5[16]),
        .I1(diff6[16]),
        .O(sub_temp_5_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__4
       (.CI(sub_temp_5_carry__3_n_0),
        .CO({sub_temp_5_carry__4_n_0,sub_temp_5_carry__4_n_1,sub_temp_5_carry__4_n_2,sub_temp_5_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[23:20]),
        .O(sub_temp_5[23:20]),
        .S({sub_temp_5_carry__4_i_1_n_0,sub_temp_5_carry__4_i_2_n_0,sub_temp_5_carry__4_i_3_n_0,sub_temp_5_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__4_i_1
       (.I0(cic_pipeline5[23]),
        .I1(diff6[23]),
        .O(sub_temp_5_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__4_i_2
       (.I0(cic_pipeline5[22]),
        .I1(diff6[22]),
        .O(sub_temp_5_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__4_i_3
       (.I0(cic_pipeline5[21]),
        .I1(diff6[21]),
        .O(sub_temp_5_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__4_i_4
       (.I0(cic_pipeline5[20]),
        .I1(diff6[20]),
        .O(sub_temp_5_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__5
       (.CI(sub_temp_5_carry__4_n_0),
        .CO({sub_temp_5_carry__5_n_0,sub_temp_5_carry__5_n_1,sub_temp_5_carry__5_n_2,sub_temp_5_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[27:24]),
        .O(sub_temp_5[27:24]),
        .S({sub_temp_5_carry__5_i_1_n_0,sub_temp_5_carry__5_i_2_n_0,sub_temp_5_carry__5_i_3_n_0,sub_temp_5_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__5_i_1
       (.I0(cic_pipeline5[27]),
        .I1(diff6[27]),
        .O(sub_temp_5_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__5_i_2
       (.I0(cic_pipeline5[26]),
        .I1(diff6[26]),
        .O(sub_temp_5_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__5_i_3
       (.I0(cic_pipeline5[25]),
        .I1(diff6[25]),
        .O(sub_temp_5_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__5_i_4
       (.I0(cic_pipeline5[24]),
        .I1(diff6[24]),
        .O(sub_temp_5_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__6
       (.CI(sub_temp_5_carry__5_n_0),
        .CO({sub_temp_5_carry__6_n_0,sub_temp_5_carry__6_n_1,sub_temp_5_carry__6_n_2,sub_temp_5_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(cic_pipeline5[31:28]),
        .O(sub_temp_5[31:28]),
        .S({sub_temp_5_carry__6_i_1_n_0,sub_temp_5_carry__6_i_2_n_0,sub_temp_5_carry__6_i_3_n_0,sub_temp_5_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__6_i_1
       (.I0(cic_pipeline5[31]),
        .I1(diff6[31]),
        .O(sub_temp_5_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__6_i_2
       (.I0(cic_pipeline5[30]),
        .I1(diff6[30]),
        .O(sub_temp_5_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__6_i_3
       (.I0(cic_pipeline5[29]),
        .I1(diff6[29]),
        .O(sub_temp_5_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__6_i_4
       (.I0(cic_pipeline5[28]),
        .I1(diff6[28]),
        .O(sub_temp_5_carry__6_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_temp_5_carry__7
       (.CI(sub_temp_5_carry__6_n_0),
        .CO({NLW_sub_temp_5_carry__7_CO_UNCONNECTED[3],sub_temp_5_carry__7_n_1,sub_temp_5_carry__7_n_2,sub_temp_5_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,cic_pipeline5[34:32]}),
        .O(sub_temp_5[35:32]),
        .S({sub_temp_5_carry__7_i_1_n_0,sub_temp_5_carry__7_i_2_n_0,sub_temp_5_carry__7_i_3_n_0,sub_temp_5_carry__7_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__7_i_1
       (.I0(cic_pipeline5[35]),
        .I1(diff6[35]),
        .O(sub_temp_5_carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__7_i_2
       (.I0(cic_pipeline5[34]),
        .I1(diff6[34]),
        .O(sub_temp_5_carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__7_i_3
       (.I0(cic_pipeline5[33]),
        .I1(diff6[33]),
        .O(sub_temp_5_carry__7_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry__7_i_4
       (.I0(cic_pipeline5[32]),
        .I1(diff6[32]),
        .O(sub_temp_5_carry__7_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry_i_1
       (.I0(cic_pipeline5[3]),
        .I1(diff6[3]),
        .O(sub_temp_5_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry_i_2
       (.I0(cic_pipeline5[2]),
        .I1(diff6[2]),
        .O(sub_temp_5_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry_i_3
       (.I0(cic_pipeline5[1]),
        .I1(diff6[1]),
        .O(sub_temp_5_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_5_carry_i_4
       (.I0(cic_pipeline5[0]),
        .I1(diff6[0]),
        .O(sub_temp_5_carry_i_4_n_0));
  CARRY4 sub_temp_carry
       (.CI(1'b0),
        .CO({sub_temp_carry_n_0,sub_temp_carry_n_1,sub_temp_carry_n_2,sub_temp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(input_register[3:0]),
        .O(sub_temp[3:0]),
        .S({sub_temp_carry_i_1_n_0,sub_temp_carry_i_2_n_0,sub_temp_carry_i_3_n_0,sub_temp_carry_i_4_n_0}));
  CARRY4 sub_temp_carry__0
       (.CI(sub_temp_carry_n_0),
        .CO({sub_temp_carry__0_n_0,sub_temp_carry__0_n_1,sub_temp_carry__0_n_2,sub_temp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[7:4]),
        .O(sub_temp[7:4]),
        .S({sub_temp_carry__0_i_1_n_0,sub_temp_carry__0_i_2_n_0,sub_temp_carry__0_i_3_n_0,sub_temp_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_1
       (.I0(input_register[7]),
        .I1(diff1[7]),
        .O(sub_temp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_2
       (.I0(input_register[6]),
        .I1(diff1[6]),
        .O(sub_temp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_3
       (.I0(input_register[5]),
        .I1(diff1[5]),
        .O(sub_temp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__0_i_4
       (.I0(input_register[4]),
        .I1(diff1[4]),
        .O(sub_temp_carry__0_i_4_n_0));
  CARRY4 sub_temp_carry__1
       (.CI(sub_temp_carry__0_n_0),
        .CO({sub_temp_carry__1_n_0,sub_temp_carry__1_n_1,sub_temp_carry__1_n_2,sub_temp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[11:8]),
        .O(sub_temp[11:8]),
        .S({sub_temp_carry__1_i_1_n_0,sub_temp_carry__1_i_2_n_0,sub_temp_carry__1_i_3_n_0,sub_temp_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_1
       (.I0(input_register[11]),
        .I1(diff1[11]),
        .O(sub_temp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_2
       (.I0(input_register[10]),
        .I1(diff1[10]),
        .O(sub_temp_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_3
       (.I0(input_register[9]),
        .I1(diff1[9]),
        .O(sub_temp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__1_i_4
       (.I0(input_register[8]),
        .I1(diff1[8]),
        .O(sub_temp_carry__1_i_4_n_0));
  CARRY4 sub_temp_carry__2
       (.CI(sub_temp_carry__1_n_0),
        .CO({sub_temp_carry__2_n_0,sub_temp_carry__2_n_1,sub_temp_carry__2_n_2,sub_temp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[15:12]),
        .O(sub_temp[15:12]),
        .S({sub_temp_carry__2_i_1_n_0,sub_temp_carry__2_i_2_n_0,sub_temp_carry__2_i_3_n_0,sub_temp_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_1
       (.I0(input_register[15]),
        .I1(diff1[15]),
        .O(sub_temp_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_2
       (.I0(input_register[14]),
        .I1(diff1[14]),
        .O(sub_temp_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_3
       (.I0(input_register[13]),
        .I1(diff1[13]),
        .O(sub_temp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__2_i_4
       (.I0(input_register[12]),
        .I1(diff1[12]),
        .O(sub_temp_carry__2_i_4_n_0));
  CARRY4 sub_temp_carry__3
       (.CI(sub_temp_carry__2_n_0),
        .CO({sub_temp_carry__3_n_0,sub_temp_carry__3_n_1,sub_temp_carry__3_n_2,sub_temp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[19:16]),
        .O(sub_temp[19:16]),
        .S({sub_temp_carry__3_i_1_n_0,sub_temp_carry__3_i_2_n_0,sub_temp_carry__3_i_3_n_0,sub_temp_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_1
       (.I0(input_register[19]),
        .I1(diff1[19]),
        .O(sub_temp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_2
       (.I0(input_register[18]),
        .I1(diff1[18]),
        .O(sub_temp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_3
       (.I0(input_register[17]),
        .I1(diff1[17]),
        .O(sub_temp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__3_i_4
       (.I0(input_register[16]),
        .I1(diff1[16]),
        .O(sub_temp_carry__3_i_4_n_0));
  CARRY4 sub_temp_carry__4
       (.CI(sub_temp_carry__3_n_0),
        .CO({sub_temp_carry__4_n_0,sub_temp_carry__4_n_1,sub_temp_carry__4_n_2,sub_temp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[23:20]),
        .O(sub_temp[23:20]),
        .S({sub_temp_carry__4_i_1_n_0,sub_temp_carry__4_i_2_n_0,sub_temp_carry__4_i_3_n_0,sub_temp_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_1
       (.I0(input_register[23]),
        .I1(diff1[23]),
        .O(sub_temp_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_2
       (.I0(input_register[22]),
        .I1(diff1[22]),
        .O(sub_temp_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_3
       (.I0(input_register[21]),
        .I1(diff1[21]),
        .O(sub_temp_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__4_i_4
       (.I0(input_register[20]),
        .I1(diff1[20]),
        .O(sub_temp_carry__4_i_4_n_0));
  CARRY4 sub_temp_carry__5
       (.CI(sub_temp_carry__4_n_0),
        .CO({sub_temp_carry__5_n_0,sub_temp_carry__5_n_1,sub_temp_carry__5_n_2,sub_temp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(input_register[27:24]),
        .O(sub_temp[27:24]),
        .S({sub_temp_carry__5_i_1_n_0,sub_temp_carry__5_i_2_n_0,sub_temp_carry__5_i_3_n_0,sub_temp_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_1
       (.I0(input_register[27]),
        .I1(diff1[27]),
        .O(sub_temp_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_2
       (.I0(input_register[26]),
        .I1(diff1[26]),
        .O(sub_temp_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_3
       (.I0(input_register[25]),
        .I1(diff1[25]),
        .O(sub_temp_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__5_i_4
       (.I0(input_register[24]),
        .I1(diff1[24]),
        .O(sub_temp_carry__5_i_4_n_0));
  CARRY4 sub_temp_carry__6
       (.CI(sub_temp_carry__5_n_0),
        .CO({NLW_sub_temp_carry__6_CO_UNCONNECTED[3],sub_temp_carry__6_n_1,sub_temp_carry__6_n_2,sub_temp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,diff1[30],input_register[29:28]}),
        .O(sub_temp[31:28]),
        .S({1'b1,sub_temp_carry__6_i_1_n_0,sub_temp_carry__6_i_2_n_0,sub_temp_carry__6_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__6_i_1
       (.I0(diff1[30]),
        .I1(input_register[30]),
        .O(sub_temp_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__6_i_2
       (.I0(input_register[29]),
        .I1(diff1[29]),
        .O(sub_temp_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry__6_i_3
       (.I0(input_register[28]),
        .I1(diff1[28]),
        .O(sub_temp_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_1
       (.I0(input_register[3]),
        .I1(diff1[3]),
        .O(sub_temp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_2
       (.I0(input_register[2]),
        .I1(diff1[2]),
        .O(sub_temp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_3
       (.I0(input_register[1]),
        .I1(diff1[1]),
        .O(sub_temp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sub_temp_carry_i_4
       (.I0(input_register[0]),
        .I1(diff1[0]),
        .O(sub_temp_carry_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "fir_interp" *) 
module system_axi_dac_interpolate_0_fir_interp
   (B,
    \output_register_reg[30]_0 ,
    E,
    dac_clk,
    reset0,
    \sumdelay_pipeline2_reg[0][30]_0 ,
    Q);
  output [0:0]B;
  output [30:0]\output_register_reg[30]_0 ;
  input [0:0]E;
  input dac_clk;
  input reset0;
  input \sumdelay_pipeline2_reg[0][30]_0 ;
  input [15:0]Q;

  wire [0:0]B;
  wire [0:0]E;
  wire [15:0]Q;
  wire add_temp_1_n_100;
  wire add_temp_1_n_101;
  wire add_temp_1_n_102;
  wire add_temp_1_n_103;
  wire add_temp_1_n_104;
  wire add_temp_1_n_105;
  wire add_temp_1_n_75;
  wire add_temp_1_n_76;
  wire add_temp_1_n_77;
  wire add_temp_1_n_78;
  wire add_temp_1_n_79;
  wire add_temp_1_n_80;
  wire add_temp_1_n_81;
  wire add_temp_1_n_82;
  wire add_temp_1_n_83;
  wire add_temp_1_n_84;
  wire add_temp_1_n_85;
  wire add_temp_1_n_86;
  wire add_temp_1_n_87;
  wire add_temp_1_n_88;
  wire add_temp_1_n_89;
  wire add_temp_1_n_90;
  wire add_temp_1_n_91;
  wire add_temp_1_n_92;
  wire add_temp_1_n_93;
  wire add_temp_1_n_94;
  wire add_temp_1_n_95;
  wire add_temp_1_n_96;
  wire add_temp_1_n_97;
  wire add_temp_1_n_98;
  wire add_temp_1_n_99;
  wire add_temp_2_n_100;
  wire add_temp_2_n_101;
  wire add_temp_2_n_102;
  wire add_temp_2_n_103;
  wire add_temp_2_n_104;
  wire add_temp_2_n_105;
  wire add_temp_2_n_74;
  wire add_temp_2_n_75;
  wire add_temp_2_n_76;
  wire add_temp_2_n_77;
  wire add_temp_2_n_78;
  wire add_temp_2_n_79;
  wire add_temp_2_n_80;
  wire add_temp_2_n_81;
  wire add_temp_2_n_82;
  wire add_temp_2_n_83;
  wire add_temp_2_n_84;
  wire add_temp_2_n_85;
  wire add_temp_2_n_86;
  wire add_temp_2_n_87;
  wire add_temp_2_n_88;
  wire add_temp_2_n_89;
  wire add_temp_2_n_90;
  wire add_temp_2_n_91;
  wire add_temp_2_n_92;
  wire add_temp_2_n_93;
  wire add_temp_2_n_94;
  wire add_temp_2_n_95;
  wire add_temp_2_n_96;
  wire add_temp_2_n_97;
  wire add_temp_2_n_98;
  wire add_temp_2_n_99;
  wire add_temp_3_i_1_n_0;
  wire add_temp_3_n_100;
  wire add_temp_3_n_101;
  wire add_temp_3_n_102;
  wire add_temp_3_n_103;
  wire add_temp_3_n_104;
  wire add_temp_3_n_105;
  wire add_temp_3_n_74;
  wire add_temp_3_n_75;
  wire add_temp_3_n_76;
  wire add_temp_3_n_77;
  wire add_temp_3_n_78;
  wire add_temp_3_n_79;
  wire add_temp_3_n_80;
  wire add_temp_3_n_81;
  wire add_temp_3_n_82;
  wire add_temp_3_n_83;
  wire add_temp_3_n_84;
  wire add_temp_3_n_85;
  wire add_temp_3_n_86;
  wire add_temp_3_n_87;
  wire add_temp_3_n_88;
  wire add_temp_3_n_89;
  wire add_temp_3_n_90;
  wire add_temp_3_n_91;
  wire add_temp_3_n_92;
  wire add_temp_3_n_93;
  wire add_temp_3_n_94;
  wire add_temp_3_n_95;
  wire add_temp_3_n_96;
  wire add_temp_3_n_97;
  wire add_temp_3_n_98;
  wire add_temp_3_n_99;
  wire add_temp_4_i_1_n_0;
  wire add_temp_4_n_100;
  wire add_temp_4_n_101;
  wire add_temp_4_n_102;
  wire add_temp_4_n_103;
  wire add_temp_4_n_104;
  wire add_temp_4_n_105;
  wire add_temp_4_n_75;
  wire add_temp_4_n_76;
  wire add_temp_4_n_77;
  wire add_temp_4_n_78;
  wire add_temp_4_n_79;
  wire add_temp_4_n_80;
  wire add_temp_4_n_81;
  wire add_temp_4_n_82;
  wire add_temp_4_n_83;
  wire add_temp_4_n_84;
  wire add_temp_4_n_85;
  wire add_temp_4_n_86;
  wire add_temp_4_n_87;
  wire add_temp_4_n_88;
  wire add_temp_4_n_89;
  wire add_temp_4_n_90;
  wire add_temp_4_n_91;
  wire add_temp_4_n_92;
  wire add_temp_4_n_93;
  wire add_temp_4_n_94;
  wire add_temp_4_n_95;
  wire add_temp_4_n_96;
  wire add_temp_4_n_97;
  wire add_temp_4_n_98;
  wire add_temp_4_n_99;
  wire add_temp_5_n_100;
  wire add_temp_5_n_101;
  wire add_temp_5_n_102;
  wire add_temp_5_n_103;
  wire add_temp_5_n_104;
  wire add_temp_5_n_105;
  wire add_temp_5_n_78;
  wire add_temp_5_n_79;
  wire add_temp_5_n_80;
  wire add_temp_5_n_81;
  wire add_temp_5_n_82;
  wire add_temp_5_n_83;
  wire add_temp_5_n_84;
  wire add_temp_5_n_85;
  wire add_temp_5_n_86;
  wire add_temp_5_n_87;
  wire add_temp_5_n_88;
  wire add_temp_5_n_89;
  wire add_temp_5_n_90;
  wire add_temp_5_n_91;
  wire add_temp_5_n_92;
  wire add_temp_5_n_93;
  wire add_temp_5_n_94;
  wire add_temp_5_n_95;
  wire add_temp_5_n_96;
  wire add_temp_5_n_97;
  wire add_temp_5_n_98;
  wire add_temp_5_n_99;
  wire add_temp_n_100;
  wire add_temp_n_101;
  wire add_temp_n_102;
  wire add_temp_n_103;
  wire add_temp_n_104;
  wire add_temp_n_105;
  wire add_temp_n_78;
  wire add_temp_n_79;
  wire add_temp_n_80;
  wire add_temp_n_81;
  wire add_temp_n_82;
  wire add_temp_n_83;
  wire add_temp_n_84;
  wire add_temp_n_85;
  wire add_temp_n_86;
  wire add_temp_n_87;
  wire add_temp_n_88;
  wire add_temp_n_89;
  wire add_temp_n_90;
  wire add_temp_n_91;
  wire add_temp_n_92;
  wire add_temp_n_93;
  wire add_temp_n_94;
  wire add_temp_n_95;
  wire add_temp_n_96;
  wire add_temp_n_97;
  wire add_temp_n_98;
  wire add_temp_n_99;
  wire \cur_count[0]_i_2__1_n_0 ;
  wire dac_clk;
  wire dac_fir_valid;
  wire [15:0]\delay_pipeline_reg[0]_3 ;
  wire [15:0]\delay_pipeline_reg[10]_18 ;
  wire [15:0]\delay_pipeline_reg[11]_19 ;
  wire [15:0]\delay_pipeline_reg[1]_4 ;
  wire [15:0]\delay_pipeline_reg[2]_5 ;
  wire [15:0]\delay_pipeline_reg[3]_6 ;
  wire [15:0]\delay_pipeline_reg[4]_10 ;
  wire [15:0]\delay_pipeline_reg[5]_11 ;
  wire [15:0]\delay_pipeline_reg[6]_12 ;
  wire [15:0]\delay_pipeline_reg[7]_13 ;
  wire [15:0]\delay_pipeline_reg[8]_16 ;
  wire [15:0]\delay_pipeline_reg[9]_17 ;
  wire \output_register[11]_i_2_n_0 ;
  wire \output_register[11]_i_3_n_0 ;
  wire \output_register[11]_i_4_n_0 ;
  wire \output_register[11]_i_5_n_0 ;
  wire \output_register[15]_i_2_n_0 ;
  wire \output_register[15]_i_3_n_0 ;
  wire \output_register[15]_i_4_n_0 ;
  wire \output_register[15]_i_5_n_0 ;
  wire \output_register[19]_i_2_n_0 ;
  wire \output_register[19]_i_3_n_0 ;
  wire \output_register[19]_i_4_n_0 ;
  wire \output_register[19]_i_5_n_0 ;
  wire \output_register[23]_i_2_n_0 ;
  wire \output_register[23]_i_3_n_0 ;
  wire \output_register[23]_i_4_n_0 ;
  wire \output_register[23]_i_5_n_0 ;
  wire \output_register[27]_i_2_n_0 ;
  wire \output_register[27]_i_3_n_0 ;
  wire \output_register[27]_i_4_n_0 ;
  wire \output_register[27]_i_5_n_0 ;
  wire \output_register[30]_i_2_n_0 ;
  wire \output_register[30]_i_3_n_0 ;
  wire \output_register[30]_i_4_n_0 ;
  wire \output_register[3]_i_2_n_0 ;
  wire \output_register[3]_i_3_n_0 ;
  wire \output_register[3]_i_4_n_0 ;
  wire \output_register[3]_i_5_n_0 ;
  wire \output_register[7]_i_2_n_0 ;
  wire \output_register[7]_i_3_n_0 ;
  wire \output_register[7]_i_4_n_0 ;
  wire \output_register[7]_i_5_n_0 ;
  wire \output_register_reg[11]_i_1_n_0 ;
  wire \output_register_reg[11]_i_1_n_1 ;
  wire \output_register_reg[11]_i_1_n_2 ;
  wire \output_register_reg[11]_i_1_n_3 ;
  wire \output_register_reg[15]_i_1_n_0 ;
  wire \output_register_reg[15]_i_1_n_1 ;
  wire \output_register_reg[15]_i_1_n_2 ;
  wire \output_register_reg[15]_i_1_n_3 ;
  wire \output_register_reg[19]_i_1_n_0 ;
  wire \output_register_reg[19]_i_1_n_1 ;
  wire \output_register_reg[19]_i_1_n_2 ;
  wire \output_register_reg[19]_i_1_n_3 ;
  wire \output_register_reg[23]_i_1_n_0 ;
  wire \output_register_reg[23]_i_1_n_1 ;
  wire \output_register_reg[23]_i_1_n_2 ;
  wire \output_register_reg[23]_i_1_n_3 ;
  wire \output_register_reg[27]_i_1_n_0 ;
  wire \output_register_reg[27]_i_1_n_1 ;
  wire \output_register_reg[27]_i_1_n_2 ;
  wire \output_register_reg[27]_i_1_n_3 ;
  wire [30:0]\output_register_reg[30]_0 ;
  wire \output_register_reg[30]_i_1_n_2 ;
  wire \output_register_reg[30]_i_1_n_3 ;
  wire \output_register_reg[3]_i_1_n_0 ;
  wire \output_register_reg[3]_i_1_n_1 ;
  wire \output_register_reg[3]_i_1_n_2 ;
  wire \output_register_reg[3]_i_1_n_3 ;
  wire \output_register_reg[7]_i_1_n_0 ;
  wire \output_register_reg[7]_i_1_n_1 ;
  wire \output_register_reg[7]_i_1_n_2 ;
  wire \output_register_reg[7]_i_1_n_3 ;
  wire product_10_i_1_n_0;
  wire product_10_i_2_n_0;
  wire product_10_n_100;
  wire product_10_n_101;
  wire product_10_n_102;
  wire product_10_n_103;
  wire product_10_n_104;
  wire product_10_n_105;
  wire product_10_n_106;
  wire product_10_n_107;
  wire product_10_n_108;
  wire product_10_n_109;
  wire product_10_n_110;
  wire product_10_n_111;
  wire product_10_n_112;
  wire product_10_n_113;
  wire product_10_n_114;
  wire product_10_n_115;
  wire product_10_n_116;
  wire product_10_n_117;
  wire product_10_n_118;
  wire product_10_n_119;
  wire product_10_n_120;
  wire product_10_n_121;
  wire product_10_n_122;
  wire product_10_n_123;
  wire product_10_n_124;
  wire product_10_n_125;
  wire product_10_n_126;
  wire product_10_n_127;
  wire product_10_n_128;
  wire product_10_n_129;
  wire product_10_n_130;
  wire product_10_n_131;
  wire product_10_n_132;
  wire product_10_n_133;
  wire product_10_n_134;
  wire product_10_n_135;
  wire product_10_n_136;
  wire product_10_n_137;
  wire product_10_n_138;
  wire product_10_n_139;
  wire product_10_n_140;
  wire product_10_n_141;
  wire product_10_n_142;
  wire product_10_n_143;
  wire product_10_n_144;
  wire product_10_n_145;
  wire product_10_n_146;
  wire product_10_n_147;
  wire product_10_n_148;
  wire product_10_n_149;
  wire product_10_n_150;
  wire product_10_n_151;
  wire product_10_n_152;
  wire product_10_n_153;
  wire product_10_n_80;
  wire product_10_n_81;
  wire product_10_n_82;
  wire product_10_n_83;
  wire product_10_n_84;
  wire product_10_n_85;
  wire product_10_n_86;
  wire product_10_n_87;
  wire product_10_n_88;
  wire product_10_n_89;
  wire product_10_n_90;
  wire product_10_n_91;
  wire product_10_n_92;
  wire product_10_n_93;
  wire product_10_n_94;
  wire product_10_n_95;
  wire product_10_n_96;
  wire product_10_n_97;
  wire product_10_n_98;
  wire product_10_n_99;
  wire product_2_n_100;
  wire product_2_n_101;
  wire product_2_n_102;
  wire product_2_n_103;
  wire product_2_n_104;
  wire product_2_n_105;
  wire product_2_n_106;
  wire product_2_n_107;
  wire product_2_n_108;
  wire product_2_n_109;
  wire product_2_n_110;
  wire product_2_n_111;
  wire product_2_n_112;
  wire product_2_n_113;
  wire product_2_n_114;
  wire product_2_n_115;
  wire product_2_n_116;
  wire product_2_n_117;
  wire product_2_n_118;
  wire product_2_n_119;
  wire product_2_n_120;
  wire product_2_n_121;
  wire product_2_n_122;
  wire product_2_n_123;
  wire product_2_n_124;
  wire product_2_n_125;
  wire product_2_n_126;
  wire product_2_n_127;
  wire product_2_n_128;
  wire product_2_n_129;
  wire product_2_n_130;
  wire product_2_n_131;
  wire product_2_n_132;
  wire product_2_n_133;
  wire product_2_n_134;
  wire product_2_n_135;
  wire product_2_n_136;
  wire product_2_n_137;
  wire product_2_n_138;
  wire product_2_n_139;
  wire product_2_n_140;
  wire product_2_n_141;
  wire product_2_n_142;
  wire product_2_n_143;
  wire product_2_n_144;
  wire product_2_n_145;
  wire product_2_n_146;
  wire product_2_n_147;
  wire product_2_n_148;
  wire product_2_n_149;
  wire product_2_n_150;
  wire product_2_n_151;
  wire product_2_n_152;
  wire product_2_n_153;
  wire product_2_n_78;
  wire product_2_n_79;
  wire product_2_n_80;
  wire product_2_n_81;
  wire product_2_n_82;
  wire product_2_n_83;
  wire product_2_n_84;
  wire product_2_n_85;
  wire product_2_n_86;
  wire product_2_n_87;
  wire product_2_n_88;
  wire product_2_n_89;
  wire product_2_n_90;
  wire product_2_n_91;
  wire product_2_n_92;
  wire product_2_n_93;
  wire product_2_n_94;
  wire product_2_n_95;
  wire product_2_n_96;
  wire product_2_n_97;
  wire product_2_n_98;
  wire product_2_n_99;
  wire product_4_n_100;
  wire product_4_n_101;
  wire product_4_n_102;
  wire product_4_n_103;
  wire product_4_n_104;
  wire product_4_n_105;
  wire product_4_n_106;
  wire product_4_n_107;
  wire product_4_n_108;
  wire product_4_n_109;
  wire product_4_n_110;
  wire product_4_n_111;
  wire product_4_n_112;
  wire product_4_n_113;
  wire product_4_n_114;
  wire product_4_n_115;
  wire product_4_n_116;
  wire product_4_n_117;
  wire product_4_n_118;
  wire product_4_n_119;
  wire product_4_n_120;
  wire product_4_n_121;
  wire product_4_n_122;
  wire product_4_n_123;
  wire product_4_n_124;
  wire product_4_n_125;
  wire product_4_n_126;
  wire product_4_n_127;
  wire product_4_n_128;
  wire product_4_n_129;
  wire product_4_n_130;
  wire product_4_n_131;
  wire product_4_n_132;
  wire product_4_n_133;
  wire product_4_n_134;
  wire product_4_n_135;
  wire product_4_n_136;
  wire product_4_n_137;
  wire product_4_n_138;
  wire product_4_n_139;
  wire product_4_n_140;
  wire product_4_n_141;
  wire product_4_n_142;
  wire product_4_n_143;
  wire product_4_n_144;
  wire product_4_n_145;
  wire product_4_n_146;
  wire product_4_n_147;
  wire product_4_n_148;
  wire product_4_n_149;
  wire product_4_n_150;
  wire product_4_n_151;
  wire product_4_n_152;
  wire product_4_n_153;
  wire product_4_n_77;
  wire product_4_n_78;
  wire product_4_n_79;
  wire product_4_n_80;
  wire product_4_n_81;
  wire product_4_n_82;
  wire product_4_n_83;
  wire product_4_n_84;
  wire product_4_n_85;
  wire product_4_n_86;
  wire product_4_n_87;
  wire product_4_n_88;
  wire product_4_n_89;
  wire product_4_n_90;
  wire product_4_n_91;
  wire product_4_n_92;
  wire product_4_n_93;
  wire product_4_n_94;
  wire product_4_n_95;
  wire product_4_n_96;
  wire product_4_n_97;
  wire product_4_n_98;
  wire product_4_n_99;
  wire product_6_i_1_n_0;
  wire product_6_n_100;
  wire product_6_n_101;
  wire product_6_n_102;
  wire product_6_n_103;
  wire product_6_n_104;
  wire product_6_n_105;
  wire product_6_n_106;
  wire product_6_n_107;
  wire product_6_n_108;
  wire product_6_n_109;
  wire product_6_n_110;
  wire product_6_n_111;
  wire product_6_n_112;
  wire product_6_n_113;
  wire product_6_n_114;
  wire product_6_n_115;
  wire product_6_n_116;
  wire product_6_n_117;
  wire product_6_n_118;
  wire product_6_n_119;
  wire product_6_n_120;
  wire product_6_n_121;
  wire product_6_n_122;
  wire product_6_n_123;
  wire product_6_n_124;
  wire product_6_n_125;
  wire product_6_n_126;
  wire product_6_n_127;
  wire product_6_n_128;
  wire product_6_n_129;
  wire product_6_n_130;
  wire product_6_n_131;
  wire product_6_n_132;
  wire product_6_n_133;
  wire product_6_n_134;
  wire product_6_n_135;
  wire product_6_n_136;
  wire product_6_n_137;
  wire product_6_n_138;
  wire product_6_n_139;
  wire product_6_n_140;
  wire product_6_n_141;
  wire product_6_n_142;
  wire product_6_n_143;
  wire product_6_n_144;
  wire product_6_n_145;
  wire product_6_n_146;
  wire product_6_n_147;
  wire product_6_n_148;
  wire product_6_n_149;
  wire product_6_n_150;
  wire product_6_n_151;
  wire product_6_n_152;
  wire product_6_n_153;
  wire product_6_n_74;
  wire product_6_n_75;
  wire product_6_n_76;
  wire product_6_n_77;
  wire product_6_n_78;
  wire product_6_n_79;
  wire product_6_n_80;
  wire product_6_n_81;
  wire product_6_n_82;
  wire product_6_n_83;
  wire product_6_n_84;
  wire product_6_n_85;
  wire product_6_n_86;
  wire product_6_n_87;
  wire product_6_n_88;
  wire product_6_n_89;
  wire product_6_n_90;
  wire product_6_n_91;
  wire product_6_n_92;
  wire product_6_n_93;
  wire product_6_n_94;
  wire product_6_n_95;
  wire product_6_n_96;
  wire product_6_n_97;
  wire product_6_n_98;
  wire product_6_n_99;
  wire product_8_n_100;
  wire product_8_n_101;
  wire product_8_n_102;
  wire product_8_n_103;
  wire product_8_n_104;
  wire product_8_n_105;
  wire product_8_n_106;
  wire product_8_n_107;
  wire product_8_n_108;
  wire product_8_n_109;
  wire product_8_n_110;
  wire product_8_n_111;
  wire product_8_n_112;
  wire product_8_n_113;
  wire product_8_n_114;
  wire product_8_n_115;
  wire product_8_n_116;
  wire product_8_n_117;
  wire product_8_n_118;
  wire product_8_n_119;
  wire product_8_n_120;
  wire product_8_n_121;
  wire product_8_n_122;
  wire product_8_n_123;
  wire product_8_n_124;
  wire product_8_n_125;
  wire product_8_n_126;
  wire product_8_n_127;
  wire product_8_n_128;
  wire product_8_n_129;
  wire product_8_n_130;
  wire product_8_n_131;
  wire product_8_n_132;
  wire product_8_n_133;
  wire product_8_n_134;
  wire product_8_n_135;
  wire product_8_n_136;
  wire product_8_n_137;
  wire product_8_n_138;
  wire product_8_n_139;
  wire product_8_n_140;
  wire product_8_n_141;
  wire product_8_n_142;
  wire product_8_n_143;
  wire product_8_n_144;
  wire product_8_n_145;
  wire product_8_n_146;
  wire product_8_n_147;
  wire product_8_n_148;
  wire product_8_n_149;
  wire product_8_n_150;
  wire product_8_n_151;
  wire product_8_n_152;
  wire product_8_n_153;
  wire product_8_n_77;
  wire product_8_n_78;
  wire product_8_n_79;
  wire product_8_n_80;
  wire product_8_n_81;
  wire product_8_n_82;
  wire product_8_n_83;
  wire product_8_n_84;
  wire product_8_n_85;
  wire product_8_n_86;
  wire product_8_n_87;
  wire product_8_n_88;
  wire product_8_n_89;
  wire product_8_n_90;
  wire product_8_n_91;
  wire product_8_n_92;
  wire product_8_n_93;
  wire product_8_n_94;
  wire product_8_n_95;
  wire product_8_n_96;
  wire product_8_n_97;
  wire product_8_n_98;
  wire product_8_n_99;
  wire product_n_100;
  wire product_n_101;
  wire product_n_102;
  wire product_n_103;
  wire product_n_104;
  wire product_n_105;
  wire product_n_106;
  wire product_n_107;
  wire product_n_108;
  wire product_n_109;
  wire product_n_110;
  wire product_n_111;
  wire product_n_112;
  wire product_n_113;
  wire product_n_114;
  wire product_n_115;
  wire product_n_116;
  wire product_n_117;
  wire product_n_118;
  wire product_n_119;
  wire product_n_120;
  wire product_n_121;
  wire product_n_122;
  wire product_n_123;
  wire product_n_124;
  wire product_n_125;
  wire product_n_126;
  wire product_n_127;
  wire product_n_128;
  wire product_n_129;
  wire product_n_130;
  wire product_n_131;
  wire product_n_132;
  wire product_n_133;
  wire product_n_134;
  wire product_n_135;
  wire product_n_136;
  wire product_n_137;
  wire product_n_138;
  wire product_n_139;
  wire product_n_140;
  wire product_n_141;
  wire product_n_142;
  wire product_n_143;
  wire product_n_144;
  wire product_n_145;
  wire product_n_146;
  wire product_n_147;
  wire product_n_148;
  wire product_n_149;
  wire product_n_150;
  wire product_n_151;
  wire product_n_152;
  wire product_n_153;
  wire product_n_81;
  wire product_n_82;
  wire product_n_83;
  wire product_n_84;
  wire product_n_85;
  wire product_n_86;
  wire product_n_87;
  wire product_n_88;
  wire product_n_89;
  wire product_n_90;
  wire product_n_91;
  wire product_n_92;
  wire product_n_93;
  wire product_n_94;
  wire product_n_95;
  wire product_n_96;
  wire product_n_97;
  wire product_n_98;
  wire product_n_99;
  wire reset0;
  wire [30:0]sum4;
  wire [27:0]\sumdelay_pipeline1_reg[0]_2 ;
  wire [29:0]\sumdelay_pipeline1_reg[2]_1 ;
  wire [29:0]\sumdelay_pipeline1_reg[4]_0 ;
  wire \sumdelay_pipeline2[0][11]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][11]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][11]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][11]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][15]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][15]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][15]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][15]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][19]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][19]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][19]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][19]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][23]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][23]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][23]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][23]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_2__0_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][30]_i_3__0_n_0 ;
  wire \sumdelay_pipeline2[0][30]_i_4_n_0 ;
  wire \sumdelay_pipeline2[0][30]_i_5_n_0 ;
  wire \sumdelay_pipeline2[0][30]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][3]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][3]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][3]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][3]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][7]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][7]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][7]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][7]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][11]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][11]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][11]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][11]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][15]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][15]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][15]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][15]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][19]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][19]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][19]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][19]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][23]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][23]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][23]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][23]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][27]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][27]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][27]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][27]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][30]_i_4_n_0 ;
  wire \sumdelay_pipeline2[1][30]_i_5_n_0 ;
  wire \sumdelay_pipeline2[1][30]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][3]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][3]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][3]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][3]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][7]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][7]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][7]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][7]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][11]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][11]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][11]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][11]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][15]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][15]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][15]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][15]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][19]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][19]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][19]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][19]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][23]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][23]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][23]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][23]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][27]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][27]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][27]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][27]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][30]_i_4_n_0 ;
  wire \sumdelay_pipeline2[2][30]_i_5_n_0 ;
  wire \sumdelay_pipeline2[2][30]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][3]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][3]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][3]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][3]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][7]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][7]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][7]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][7]_i_9_n_0 ;
  wire \sumdelay_pipeline2_reg[0][11]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][11]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][11]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][11]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][15]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][15]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][15]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][15]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][19]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][19]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][19]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][19]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][23]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][23]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][23]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][23]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][27]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][27]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][27]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][27]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][30]_0 ;
  wire \sumdelay_pipeline2_reg[0][30]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][30]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][3]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][3]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][3]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][3]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][7]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][7]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][7]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][7]_i_1_n_3 ;
  wire [30:0]\sumdelay_pipeline2_reg[0]_21 ;
  wire \sumdelay_pipeline2_reg[1][11]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][11]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][11]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][11]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][15]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][15]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][15]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][15]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][19]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][19]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][19]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][19]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][23]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][23]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][23]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][23]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][27]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][27]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][27]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][27]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][30]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][30]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][3]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][3]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][3]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][3]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][7]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][7]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][7]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][7]_i_1_n_3 ;
  wire [30:0]\sumdelay_pipeline2_reg[1]_15 ;
  wire \sumdelay_pipeline2_reg[2][11]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][11]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][11]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][11]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][15]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][15]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][15]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][15]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][19]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][19]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][19]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][19]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][23]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][23]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][23]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][23]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][27]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][27]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][27]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][27]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][30]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][30]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][3]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][3]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][3]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][3]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][7]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][7]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][7]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][7]_i_1_n_3 ;
  wire [30:0]\sumdelay_pipeline2_reg[2]_8 ;
  wire \sumdelay_pipeline3[0][11]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][11]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][11]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][11]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][15]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][15]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][15]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][15]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][19]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][19]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][19]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][19]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][23]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][23]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][23]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][23]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][27]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][27]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][27]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][27]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][30]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][30]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][30]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][3]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][3]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][3]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][3]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][7]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][7]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][7]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][7]_i_5_n_0 ;
  wire \sumdelay_pipeline3_reg[0][11]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][11]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][11]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][11]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][15]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][15]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][15]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][15]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][19]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][19]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][19]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][19]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][23]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][23]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][23]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][23]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][27]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][27]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][27]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][27]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][30]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][30]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][3]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][3]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][3]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][3]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][7]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][7]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][7]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][7]_i_1_n_3 ;
  wire [30:0]\sumdelay_pipeline3_reg[0]_23 ;
  wire [30:0]\sumdelay_pipeline3_reg[1]_9 ;
  wire [30:0]\sumvector2[0]_20 ;
  wire [30:0]\sumvector2[1]_14 ;
  wire [30:0]\sumvector2[2]_7 ;
  wire [30:0]\sumvector3[0]_22 ;
  wire NLW_add_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_add_temp_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_PCOUT_UNCONNECTED;
  wire NLW_add_temp_1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_1_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_1_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_1_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_add_temp_1_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_1_PCOUT_UNCONNECTED;
  wire NLW_add_temp_2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_2_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_add_temp_2_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_2_PCOUT_UNCONNECTED;
  wire NLW_add_temp_3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_3_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_3_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_3_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_add_temp_3_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_3_PCOUT_UNCONNECTED;
  wire NLW_add_temp_4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_4_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_4_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_4_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_add_temp_4_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_4_PCOUT_UNCONNECTED;
  wire NLW_add_temp_5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_5_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_5_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_5_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_add_temp_5_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_5_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_output_register_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_output_register_reg[30]_i_1_O_UNCONNECTED ;
  wire NLW_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_OVERFLOW_UNCONNECTED;
  wire NLW_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_product_P_UNCONNECTED;
  wire NLW_product_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_10_OVERFLOW_UNCONNECTED;
  wire NLW_product_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_10_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_product_10_P_UNCONNECTED;
  wire NLW_product_2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_2_OVERFLOW_UNCONNECTED;
  wire NLW_product_2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_2_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_2_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_product_2_P_UNCONNECTED;
  wire NLW_product_4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_4_OVERFLOW_UNCONNECTED;
  wire NLW_product_4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_4_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_4_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_product_4_P_UNCONNECTED;
  wire NLW_product_6_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_6_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_6_OVERFLOW_UNCONNECTED;
  wire NLW_product_6_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_6_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_6_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_6_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_6_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_6_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_product_6_P_UNCONNECTED;
  wire NLW_product_8_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_8_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_8_OVERFLOW_UNCONNECTED;
  wire NLW_product_8_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_8_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_8_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_8_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_8_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_8_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_product_8_P_UNCONNECTED;
  wire [3:2]\NLW_sumdelay_pipeline2_reg[0][30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumdelay_pipeline2_reg[0][30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sumdelay_pipeline2_reg[1][30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumdelay_pipeline2_reg[1][30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sumdelay_pipeline2_reg[2][30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumdelay_pipeline2_reg[2][30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sumdelay_pipeline3_reg[0][30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumdelay_pipeline3_reg[0][30]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp
       (.A({\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,1'b1,product_6_i_1_n_0,1'b1,1'b1,1'b1,B,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_P_UNCONNECTED[47:28],add_temp_n_78,add_temp_n_79,add_temp_n_80,add_temp_n_81,add_temp_n_82,add_temp_n_83,add_temp_n_84,add_temp_n_85,add_temp_n_86,add_temp_n_87,add_temp_n_88,add_temp_n_89,add_temp_n_90,add_temp_n_91,add_temp_n_92,add_temp_n_93,add_temp_n_94,add_temp_n_95,add_temp_n_96,add_temp_n_97,add_temp_n_98,add_temp_n_99,add_temp_n_100,add_temp_n_101,add_temp_n_102,add_temp_n_103,add_temp_n_104,add_temp_n_105}),
        .PATTERNBDETECT(NLW_add_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_n_106,product_n_107,product_n_108,product_n_109,product_n_110,product_n_111,product_n_112,product_n_113,product_n_114,product_n_115,product_n_116,product_n_117,product_n_118,product_n_119,product_n_120,product_n_121,product_n_122,product_n_123,product_n_124,product_n_125,product_n_126,product_n_127,product_n_128,product_n_129,product_n_130,product_n_131,product_n_132,product_n_133,product_n_134,product_n_135,product_n_136,product_n_137,product_n_138,product_n_139,product_n_140,product_n_141,product_n_142,product_n_143,product_n_144,product_n_145,product_n_146,product_n_147,product_n_148,product_n_149,product_n_150,product_n_151,product_n_152,product_n_153}),
        .PCOUT(NLW_add_temp_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_1
       (.A({\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,B,1'b0,B,1'b0,B,1'b0,B,1'b0,B,B,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_1_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_1_P_UNCONNECTED[47:31],add_temp_1_n_75,add_temp_1_n_76,add_temp_1_n_77,add_temp_1_n_78,add_temp_1_n_79,add_temp_1_n_80,add_temp_1_n_81,add_temp_1_n_82,add_temp_1_n_83,add_temp_1_n_84,add_temp_1_n_85,add_temp_1_n_86,add_temp_1_n_87,add_temp_1_n_88,add_temp_1_n_89,add_temp_1_n_90,add_temp_1_n_91,add_temp_1_n_92,add_temp_1_n_93,add_temp_1_n_94,add_temp_1_n_95,add_temp_1_n_96,add_temp_1_n_97,add_temp_1_n_98,add_temp_1_n_99,add_temp_1_n_100,add_temp_1_n_101,add_temp_1_n_102,add_temp_1_n_103,add_temp_1_n_104,add_temp_1_n_105}),
        .PATTERNBDETECT(NLW_add_temp_1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_1_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_2_n_106,product_2_n_107,product_2_n_108,product_2_n_109,product_2_n_110,product_2_n_111,product_2_n_112,product_2_n_113,product_2_n_114,product_2_n_115,product_2_n_116,product_2_n_117,product_2_n_118,product_2_n_119,product_2_n_120,product_2_n_121,product_2_n_122,product_2_n_123,product_2_n_124,product_2_n_125,product_2_n_126,product_2_n_127,product_2_n_128,product_2_n_129,product_2_n_130,product_2_n_131,product_2_n_132,product_2_n_133,product_2_n_134,product_2_n_135,product_2_n_136,product_2_n_137,product_2_n_138,product_2_n_139,product_2_n_140,product_2_n_141,product_2_n_142,product_2_n_143,product_2_n_144,product_2_n_145,product_2_n_146,product_2_n_147,product_2_n_148,product_2_n_149,product_2_n_150,product_2_n_151,product_2_n_152,product_2_n_153}),
        .PCOUT(NLW_add_temp_1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_2
       (.A({\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,add_temp_3_i_1_n_0,B,1'b1,1'b0,1'b1,1'b1,add_temp_3_i_1_n_0,B,1'b0,1'b1,1'b1,add_temp_3_i_1_n_0,add_temp_3_i_1_n_0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_2_P_UNCONNECTED[47:32],add_temp_2_n_74,add_temp_2_n_75,add_temp_2_n_76,add_temp_2_n_77,add_temp_2_n_78,add_temp_2_n_79,add_temp_2_n_80,add_temp_2_n_81,add_temp_2_n_82,add_temp_2_n_83,add_temp_2_n_84,add_temp_2_n_85,add_temp_2_n_86,add_temp_2_n_87,add_temp_2_n_88,add_temp_2_n_89,add_temp_2_n_90,add_temp_2_n_91,add_temp_2_n_92,add_temp_2_n_93,add_temp_2_n_94,add_temp_2_n_95,add_temp_2_n_96,add_temp_2_n_97,add_temp_2_n_98,add_temp_2_n_99,add_temp_2_n_100,add_temp_2_n_101,add_temp_2_n_102,add_temp_2_n_103,add_temp_2_n_104,add_temp_2_n_105}),
        .PATTERNBDETECT(NLW_add_temp_2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_2_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_4_n_106,product_4_n_107,product_4_n_108,product_4_n_109,product_4_n_110,product_4_n_111,product_4_n_112,product_4_n_113,product_4_n_114,product_4_n_115,product_4_n_116,product_4_n_117,product_4_n_118,product_4_n_119,product_4_n_120,product_4_n_121,product_4_n_122,product_4_n_123,product_4_n_124,product_4_n_125,product_4_n_126,product_4_n_127,product_4_n_128,product_4_n_129,product_4_n_130,product_4_n_131,product_4_n_132,product_4_n_133,product_4_n_134,product_4_n_135,product_4_n_136,product_4_n_137,product_4_n_138,product_4_n_139,product_4_n_140,product_4_n_141,product_4_n_142,product_4_n_143,product_4_n_144,product_4_n_145,product_4_n_146,product_4_n_147,product_4_n_148,product_4_n_149,product_4_n_150,product_4_n_151,product_4_n_152,product_4_n_153}),
        .PCOUT(NLW_add_temp_2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_3
       (.A({\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_temp_4_i_1_n_0,add_temp_4_i_1_n_0,add_temp_3_i_1_n_0,add_temp_3_i_1_n_0,add_temp_3_i_1_n_0,add_temp_3_i_1_n_0,B,B,add_temp_4_i_1_n_0,1'b0,B,add_temp_4_i_1_n_0,add_temp_4_i_1_n_0,B,1'b1,1'b0,B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_3_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_3_P_UNCONNECTED[47:32],add_temp_3_n_74,add_temp_3_n_75,add_temp_3_n_76,add_temp_3_n_77,add_temp_3_n_78,add_temp_3_n_79,add_temp_3_n_80,add_temp_3_n_81,add_temp_3_n_82,add_temp_3_n_83,add_temp_3_n_84,add_temp_3_n_85,add_temp_3_n_86,add_temp_3_n_87,add_temp_3_n_88,add_temp_3_n_89,add_temp_3_n_90,add_temp_3_n_91,add_temp_3_n_92,add_temp_3_n_93,add_temp_3_n_94,add_temp_3_n_95,add_temp_3_n_96,add_temp_3_n_97,add_temp_3_n_98,add_temp_3_n_99,add_temp_3_n_100,add_temp_3_n_101,add_temp_3_n_102,add_temp_3_n_103,add_temp_3_n_104,add_temp_3_n_105}),
        .PATTERNBDETECT(NLW_add_temp_3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_3_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_6_n_106,product_6_n_107,product_6_n_108,product_6_n_109,product_6_n_110,product_6_n_111,product_6_n_112,product_6_n_113,product_6_n_114,product_6_n_115,product_6_n_116,product_6_n_117,product_6_n_118,product_6_n_119,product_6_n_120,product_6_n_121,product_6_n_122,product_6_n_123,product_6_n_124,product_6_n_125,product_6_n_126,product_6_n_127,product_6_n_128,product_6_n_129,product_6_n_130,product_6_n_131,product_6_n_132,product_6_n_133,product_6_n_134,product_6_n_135,product_6_n_136,product_6_n_137,product_6_n_138,product_6_n_139,product_6_n_140,product_6_n_141,product_6_n_142,product_6_n_143,product_6_n_144,product_6_n_145,product_6_n_146,product_6_n_147,product_6_n_148,product_6_n_149,product_6_n_150,product_6_n_151,product_6_n_152,product_6_n_153}),
        .PCOUT(NLW_add_temp_3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_3_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    add_temp_3_i_1
       (.I0(B),
        .O(add_temp_3_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_4
       (.A({\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_temp_4_i_1_n_0,B,B,1'b1,add_temp_4_i_1_n_0,1'b1,add_temp_4_i_1_n_0,1'b1,add_temp_4_i_1_n_0,add_temp_4_i_1_n_0,product_10_i_1_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_4_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_4_P_UNCONNECTED[47:31],add_temp_4_n_75,add_temp_4_n_76,add_temp_4_n_77,add_temp_4_n_78,add_temp_4_n_79,add_temp_4_n_80,add_temp_4_n_81,add_temp_4_n_82,add_temp_4_n_83,add_temp_4_n_84,add_temp_4_n_85,add_temp_4_n_86,add_temp_4_n_87,add_temp_4_n_88,add_temp_4_n_89,add_temp_4_n_90,add_temp_4_n_91,add_temp_4_n_92,add_temp_4_n_93,add_temp_4_n_94,add_temp_4_n_95,add_temp_4_n_96,add_temp_4_n_97,add_temp_4_n_98,add_temp_4_n_99,add_temp_4_n_100,add_temp_4_n_101,add_temp_4_n_102,add_temp_4_n_103,add_temp_4_n_104,add_temp_4_n_105}),
        .PATTERNBDETECT(NLW_add_temp_4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_4_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_8_n_106,product_8_n_107,product_8_n_108,product_8_n_109,product_8_n_110,product_8_n_111,product_8_n_112,product_8_n_113,product_8_n_114,product_8_n_115,product_8_n_116,product_8_n_117,product_8_n_118,product_8_n_119,product_8_n_120,product_8_n_121,product_8_n_122,product_8_n_123,product_8_n_124,product_8_n_125,product_8_n_126,product_8_n_127,product_8_n_128,product_8_n_129,product_8_n_130,product_8_n_131,product_8_n_132,product_8_n_133,product_8_n_134,product_8_n_135,product_8_n_136,product_8_n_137,product_8_n_138,product_8_n_139,product_8_n_140,product_8_n_141,product_8_n_142,product_8_n_143,product_8_n_144,product_8_n_145,product_8_n_146,product_8_n_147,product_8_n_148,product_8_n_149,product_8_n_150,product_8_n_151,product_8_n_152,product_8_n_153}),
        .PCOUT(NLW_add_temp_4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_4_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    add_temp_4_i_1
       (.I0(B),
        .O(add_temp_4_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_5
       (.A({\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,product_10_i_1_n_0,1'b0,product_10_i_1_n_0,B,1'b1,B,1'b0,product_10_i_1_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_5_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_5_P_UNCONNECTED[47:28],add_temp_5_n_78,add_temp_5_n_79,add_temp_5_n_80,add_temp_5_n_81,add_temp_5_n_82,add_temp_5_n_83,add_temp_5_n_84,add_temp_5_n_85,add_temp_5_n_86,add_temp_5_n_87,add_temp_5_n_88,add_temp_5_n_89,add_temp_5_n_90,add_temp_5_n_91,add_temp_5_n_92,add_temp_5_n_93,add_temp_5_n_94,add_temp_5_n_95,add_temp_5_n_96,add_temp_5_n_97,add_temp_5_n_98,add_temp_5_n_99,add_temp_5_n_100,add_temp_5_n_101,add_temp_5_n_102,add_temp_5_n_103,add_temp_5_n_104,add_temp_5_n_105}),
        .PATTERNBDETECT(NLW_add_temp_5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_5_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_10_n_106,product_10_n_107,product_10_n_108,product_10_n_109,product_10_n_110,product_10_n_111,product_10_n_112,product_10_n_113,product_10_n_114,product_10_n_115,product_10_n_116,product_10_n_117,product_10_n_118,product_10_n_119,product_10_n_120,product_10_n_121,product_10_n_122,product_10_n_123,product_10_n_124,product_10_n_125,product_10_n_126,product_10_n_127,product_10_n_128,product_10_n_129,product_10_n_130,product_10_n_131,product_10_n_132,product_10_n_133,product_10_n_134,product_10_n_135,product_10_n_136,product_10_n_137,product_10_n_138,product_10_n_139,product_10_n_140,product_10_n_141,product_10_n_142,product_10_n_143,product_10_n_144,product_10_n_145,product_10_n_146,product_10_n_147,product_10_n_148,product_10_n_149,product_10_n_150,product_10_n_151,product_10_n_152,product_10_n_153}),
        .PCOUT(NLW_add_temp_5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_5_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \cur_count[0]_i_2__1 
       (.I0(B),
        .O(\cur_count[0]_i_2__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\cur_count[0]_i_2__1_n_0 ),
        .Q(B));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_pipeline[0][15]_i_1__0 
       (.I0(B),
        .I1(E),
        .O(dac_fir_valid));
  FDCE \delay_pipeline_reg[0][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[0]),
        .Q(\delay_pipeline_reg[0]_3 [0]));
  FDCE \delay_pipeline_reg[0][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[10]),
        .Q(\delay_pipeline_reg[0]_3 [10]));
  FDCE \delay_pipeline_reg[0][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[11]),
        .Q(\delay_pipeline_reg[0]_3 [11]));
  FDCE \delay_pipeline_reg[0][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[12]),
        .Q(\delay_pipeline_reg[0]_3 [12]));
  FDCE \delay_pipeline_reg[0][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[13]),
        .Q(\delay_pipeline_reg[0]_3 [13]));
  FDCE \delay_pipeline_reg[0][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[14]),
        .Q(\delay_pipeline_reg[0]_3 [14]));
  FDCE \delay_pipeline_reg[0][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[15]),
        .Q(\delay_pipeline_reg[0]_3 [15]));
  FDCE \delay_pipeline_reg[0][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[1]),
        .Q(\delay_pipeline_reg[0]_3 [1]));
  FDCE \delay_pipeline_reg[0][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[2]),
        .Q(\delay_pipeline_reg[0]_3 [2]));
  FDCE \delay_pipeline_reg[0][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[3]),
        .Q(\delay_pipeline_reg[0]_3 [3]));
  FDCE \delay_pipeline_reg[0][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[4]),
        .Q(\delay_pipeline_reg[0]_3 [4]));
  FDCE \delay_pipeline_reg[0][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[5]),
        .Q(\delay_pipeline_reg[0]_3 [5]));
  FDCE \delay_pipeline_reg[0][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[6]),
        .Q(\delay_pipeline_reg[0]_3 [6]));
  FDCE \delay_pipeline_reg[0][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[7]),
        .Q(\delay_pipeline_reg[0]_3 [7]));
  FDCE \delay_pipeline_reg[0][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[8]),
        .Q(\delay_pipeline_reg[0]_3 [8]));
  FDCE \delay_pipeline_reg[0][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[9]),
        .Q(\delay_pipeline_reg[0]_3 [9]));
  FDCE \delay_pipeline_reg[10][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [0]),
        .Q(\delay_pipeline_reg[10]_18 [0]));
  FDCE \delay_pipeline_reg[10][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [10]),
        .Q(\delay_pipeline_reg[10]_18 [10]));
  FDCE \delay_pipeline_reg[10][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [11]),
        .Q(\delay_pipeline_reg[10]_18 [11]));
  FDCE \delay_pipeline_reg[10][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [12]),
        .Q(\delay_pipeline_reg[10]_18 [12]));
  FDCE \delay_pipeline_reg[10][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [13]),
        .Q(\delay_pipeline_reg[10]_18 [13]));
  FDCE \delay_pipeline_reg[10][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [14]),
        .Q(\delay_pipeline_reg[10]_18 [14]));
  FDCE \delay_pipeline_reg[10][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [15]),
        .Q(\delay_pipeline_reg[10]_18 [15]));
  FDCE \delay_pipeline_reg[10][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [1]),
        .Q(\delay_pipeline_reg[10]_18 [1]));
  FDCE \delay_pipeline_reg[10][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [2]),
        .Q(\delay_pipeline_reg[10]_18 [2]));
  FDCE \delay_pipeline_reg[10][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [3]),
        .Q(\delay_pipeline_reg[10]_18 [3]));
  FDCE \delay_pipeline_reg[10][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [4]),
        .Q(\delay_pipeline_reg[10]_18 [4]));
  FDCE \delay_pipeline_reg[10][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [5]),
        .Q(\delay_pipeline_reg[10]_18 [5]));
  FDCE \delay_pipeline_reg[10][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [6]),
        .Q(\delay_pipeline_reg[10]_18 [6]));
  FDCE \delay_pipeline_reg[10][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [7]),
        .Q(\delay_pipeline_reg[10]_18 [7]));
  FDCE \delay_pipeline_reg[10][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [8]),
        .Q(\delay_pipeline_reg[10]_18 [8]));
  FDCE \delay_pipeline_reg[10][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [9]),
        .Q(\delay_pipeline_reg[10]_18 [9]));
  FDCE \delay_pipeline_reg[11][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [0]),
        .Q(\delay_pipeline_reg[11]_19 [0]));
  FDCE \delay_pipeline_reg[11][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [10]),
        .Q(\delay_pipeline_reg[11]_19 [10]));
  FDCE \delay_pipeline_reg[11][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [11]),
        .Q(\delay_pipeline_reg[11]_19 [11]));
  FDCE \delay_pipeline_reg[11][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [12]),
        .Q(\delay_pipeline_reg[11]_19 [12]));
  FDCE \delay_pipeline_reg[11][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [13]),
        .Q(\delay_pipeline_reg[11]_19 [13]));
  FDCE \delay_pipeline_reg[11][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [14]),
        .Q(\delay_pipeline_reg[11]_19 [14]));
  FDCE \delay_pipeline_reg[11][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [15]),
        .Q(\delay_pipeline_reg[11]_19 [15]));
  FDCE \delay_pipeline_reg[11][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [1]),
        .Q(\delay_pipeline_reg[11]_19 [1]));
  FDCE \delay_pipeline_reg[11][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [2]),
        .Q(\delay_pipeline_reg[11]_19 [2]));
  FDCE \delay_pipeline_reg[11][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [3]),
        .Q(\delay_pipeline_reg[11]_19 [3]));
  FDCE \delay_pipeline_reg[11][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [4]),
        .Q(\delay_pipeline_reg[11]_19 [4]));
  FDCE \delay_pipeline_reg[11][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [5]),
        .Q(\delay_pipeline_reg[11]_19 [5]));
  FDCE \delay_pipeline_reg[11][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [6]),
        .Q(\delay_pipeline_reg[11]_19 [6]));
  FDCE \delay_pipeline_reg[11][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [7]),
        .Q(\delay_pipeline_reg[11]_19 [7]));
  FDCE \delay_pipeline_reg[11][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [8]),
        .Q(\delay_pipeline_reg[11]_19 [8]));
  FDCE \delay_pipeline_reg[11][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [9]),
        .Q(\delay_pipeline_reg[11]_19 [9]));
  FDCE \delay_pipeline_reg[1][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [0]),
        .Q(\delay_pipeline_reg[1]_4 [0]));
  FDCE \delay_pipeline_reg[1][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [10]),
        .Q(\delay_pipeline_reg[1]_4 [10]));
  FDCE \delay_pipeline_reg[1][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [11]),
        .Q(\delay_pipeline_reg[1]_4 [11]));
  FDCE \delay_pipeline_reg[1][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [12]),
        .Q(\delay_pipeline_reg[1]_4 [12]));
  FDCE \delay_pipeline_reg[1][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [13]),
        .Q(\delay_pipeline_reg[1]_4 [13]));
  FDCE \delay_pipeline_reg[1][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [14]),
        .Q(\delay_pipeline_reg[1]_4 [14]));
  FDCE \delay_pipeline_reg[1][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [15]),
        .Q(\delay_pipeline_reg[1]_4 [15]));
  FDCE \delay_pipeline_reg[1][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [1]),
        .Q(\delay_pipeline_reg[1]_4 [1]));
  FDCE \delay_pipeline_reg[1][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [2]),
        .Q(\delay_pipeline_reg[1]_4 [2]));
  FDCE \delay_pipeline_reg[1][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [3]),
        .Q(\delay_pipeline_reg[1]_4 [3]));
  FDCE \delay_pipeline_reg[1][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [4]),
        .Q(\delay_pipeline_reg[1]_4 [4]));
  FDCE \delay_pipeline_reg[1][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [5]),
        .Q(\delay_pipeline_reg[1]_4 [5]));
  FDCE \delay_pipeline_reg[1][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [6]),
        .Q(\delay_pipeline_reg[1]_4 [6]));
  FDCE \delay_pipeline_reg[1][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [7]),
        .Q(\delay_pipeline_reg[1]_4 [7]));
  FDCE \delay_pipeline_reg[1][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [8]),
        .Q(\delay_pipeline_reg[1]_4 [8]));
  FDCE \delay_pipeline_reg[1][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [9]),
        .Q(\delay_pipeline_reg[1]_4 [9]));
  FDCE \delay_pipeline_reg[2][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [0]),
        .Q(\delay_pipeline_reg[2]_5 [0]));
  FDCE \delay_pipeline_reg[2][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [10]),
        .Q(\delay_pipeline_reg[2]_5 [10]));
  FDCE \delay_pipeline_reg[2][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [11]),
        .Q(\delay_pipeline_reg[2]_5 [11]));
  FDCE \delay_pipeline_reg[2][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [12]),
        .Q(\delay_pipeline_reg[2]_5 [12]));
  FDCE \delay_pipeline_reg[2][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [13]),
        .Q(\delay_pipeline_reg[2]_5 [13]));
  FDCE \delay_pipeline_reg[2][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [14]),
        .Q(\delay_pipeline_reg[2]_5 [14]));
  FDCE \delay_pipeline_reg[2][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [15]),
        .Q(\delay_pipeline_reg[2]_5 [15]));
  FDCE \delay_pipeline_reg[2][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [1]),
        .Q(\delay_pipeline_reg[2]_5 [1]));
  FDCE \delay_pipeline_reg[2][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [2]),
        .Q(\delay_pipeline_reg[2]_5 [2]));
  FDCE \delay_pipeline_reg[2][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [3]),
        .Q(\delay_pipeline_reg[2]_5 [3]));
  FDCE \delay_pipeline_reg[2][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [4]),
        .Q(\delay_pipeline_reg[2]_5 [4]));
  FDCE \delay_pipeline_reg[2][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [5]),
        .Q(\delay_pipeline_reg[2]_5 [5]));
  FDCE \delay_pipeline_reg[2][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [6]),
        .Q(\delay_pipeline_reg[2]_5 [6]));
  FDCE \delay_pipeline_reg[2][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [7]),
        .Q(\delay_pipeline_reg[2]_5 [7]));
  FDCE \delay_pipeline_reg[2][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [8]),
        .Q(\delay_pipeline_reg[2]_5 [8]));
  FDCE \delay_pipeline_reg[2][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [9]),
        .Q(\delay_pipeline_reg[2]_5 [9]));
  FDCE \delay_pipeline_reg[3][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [0]),
        .Q(\delay_pipeline_reg[3]_6 [0]));
  FDCE \delay_pipeline_reg[3][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [10]),
        .Q(\delay_pipeline_reg[3]_6 [10]));
  FDCE \delay_pipeline_reg[3][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [11]),
        .Q(\delay_pipeline_reg[3]_6 [11]));
  FDCE \delay_pipeline_reg[3][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [12]),
        .Q(\delay_pipeline_reg[3]_6 [12]));
  FDCE \delay_pipeline_reg[3][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [13]),
        .Q(\delay_pipeline_reg[3]_6 [13]));
  FDCE \delay_pipeline_reg[3][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [14]),
        .Q(\delay_pipeline_reg[3]_6 [14]));
  FDCE \delay_pipeline_reg[3][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [15]),
        .Q(\delay_pipeline_reg[3]_6 [15]));
  FDCE \delay_pipeline_reg[3][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [1]),
        .Q(\delay_pipeline_reg[3]_6 [1]));
  FDCE \delay_pipeline_reg[3][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [2]),
        .Q(\delay_pipeline_reg[3]_6 [2]));
  FDCE \delay_pipeline_reg[3][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [3]),
        .Q(\delay_pipeline_reg[3]_6 [3]));
  FDCE \delay_pipeline_reg[3][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [4]),
        .Q(\delay_pipeline_reg[3]_6 [4]));
  FDCE \delay_pipeline_reg[3][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [5]),
        .Q(\delay_pipeline_reg[3]_6 [5]));
  FDCE \delay_pipeline_reg[3][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [6]),
        .Q(\delay_pipeline_reg[3]_6 [6]));
  FDCE \delay_pipeline_reg[3][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [7]),
        .Q(\delay_pipeline_reg[3]_6 [7]));
  FDCE \delay_pipeline_reg[3][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [8]),
        .Q(\delay_pipeline_reg[3]_6 [8]));
  FDCE \delay_pipeline_reg[3][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [9]),
        .Q(\delay_pipeline_reg[3]_6 [9]));
  FDCE \delay_pipeline_reg[4][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [0]),
        .Q(\delay_pipeline_reg[4]_10 [0]));
  FDCE \delay_pipeline_reg[4][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [10]),
        .Q(\delay_pipeline_reg[4]_10 [10]));
  FDCE \delay_pipeline_reg[4][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [11]),
        .Q(\delay_pipeline_reg[4]_10 [11]));
  FDCE \delay_pipeline_reg[4][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [12]),
        .Q(\delay_pipeline_reg[4]_10 [12]));
  FDCE \delay_pipeline_reg[4][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [13]),
        .Q(\delay_pipeline_reg[4]_10 [13]));
  FDCE \delay_pipeline_reg[4][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [14]),
        .Q(\delay_pipeline_reg[4]_10 [14]));
  FDCE \delay_pipeline_reg[4][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [15]),
        .Q(\delay_pipeline_reg[4]_10 [15]));
  FDCE \delay_pipeline_reg[4][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [1]),
        .Q(\delay_pipeline_reg[4]_10 [1]));
  FDCE \delay_pipeline_reg[4][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [2]),
        .Q(\delay_pipeline_reg[4]_10 [2]));
  FDCE \delay_pipeline_reg[4][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [3]),
        .Q(\delay_pipeline_reg[4]_10 [3]));
  FDCE \delay_pipeline_reg[4][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [4]),
        .Q(\delay_pipeline_reg[4]_10 [4]));
  FDCE \delay_pipeline_reg[4][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [5]),
        .Q(\delay_pipeline_reg[4]_10 [5]));
  FDCE \delay_pipeline_reg[4][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [6]),
        .Q(\delay_pipeline_reg[4]_10 [6]));
  FDCE \delay_pipeline_reg[4][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [7]),
        .Q(\delay_pipeline_reg[4]_10 [7]));
  FDCE \delay_pipeline_reg[4][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [8]),
        .Q(\delay_pipeline_reg[4]_10 [8]));
  FDCE \delay_pipeline_reg[4][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [9]),
        .Q(\delay_pipeline_reg[4]_10 [9]));
  FDCE \delay_pipeline_reg[5][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [0]),
        .Q(\delay_pipeline_reg[5]_11 [0]));
  FDCE \delay_pipeline_reg[5][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [10]),
        .Q(\delay_pipeline_reg[5]_11 [10]));
  FDCE \delay_pipeline_reg[5][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [11]),
        .Q(\delay_pipeline_reg[5]_11 [11]));
  FDCE \delay_pipeline_reg[5][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [12]),
        .Q(\delay_pipeline_reg[5]_11 [12]));
  FDCE \delay_pipeline_reg[5][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [13]),
        .Q(\delay_pipeline_reg[5]_11 [13]));
  FDCE \delay_pipeline_reg[5][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [14]),
        .Q(\delay_pipeline_reg[5]_11 [14]));
  FDCE \delay_pipeline_reg[5][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [15]),
        .Q(\delay_pipeline_reg[5]_11 [15]));
  FDCE \delay_pipeline_reg[5][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [1]),
        .Q(\delay_pipeline_reg[5]_11 [1]));
  FDCE \delay_pipeline_reg[5][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [2]),
        .Q(\delay_pipeline_reg[5]_11 [2]));
  FDCE \delay_pipeline_reg[5][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [3]),
        .Q(\delay_pipeline_reg[5]_11 [3]));
  FDCE \delay_pipeline_reg[5][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [4]),
        .Q(\delay_pipeline_reg[5]_11 [4]));
  FDCE \delay_pipeline_reg[5][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [5]),
        .Q(\delay_pipeline_reg[5]_11 [5]));
  FDCE \delay_pipeline_reg[5][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [6]),
        .Q(\delay_pipeline_reg[5]_11 [6]));
  FDCE \delay_pipeline_reg[5][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [7]),
        .Q(\delay_pipeline_reg[5]_11 [7]));
  FDCE \delay_pipeline_reg[5][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [8]),
        .Q(\delay_pipeline_reg[5]_11 [8]));
  FDCE \delay_pipeline_reg[5][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [9]),
        .Q(\delay_pipeline_reg[5]_11 [9]));
  FDCE \delay_pipeline_reg[6][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [0]),
        .Q(\delay_pipeline_reg[6]_12 [0]));
  FDCE \delay_pipeline_reg[6][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [10]),
        .Q(\delay_pipeline_reg[6]_12 [10]));
  FDCE \delay_pipeline_reg[6][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [11]),
        .Q(\delay_pipeline_reg[6]_12 [11]));
  FDCE \delay_pipeline_reg[6][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [12]),
        .Q(\delay_pipeline_reg[6]_12 [12]));
  FDCE \delay_pipeline_reg[6][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [13]),
        .Q(\delay_pipeline_reg[6]_12 [13]));
  FDCE \delay_pipeline_reg[6][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [14]),
        .Q(\delay_pipeline_reg[6]_12 [14]));
  FDCE \delay_pipeline_reg[6][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [15]),
        .Q(\delay_pipeline_reg[6]_12 [15]));
  FDCE \delay_pipeline_reg[6][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [1]),
        .Q(\delay_pipeline_reg[6]_12 [1]));
  FDCE \delay_pipeline_reg[6][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [2]),
        .Q(\delay_pipeline_reg[6]_12 [2]));
  FDCE \delay_pipeline_reg[6][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [3]),
        .Q(\delay_pipeline_reg[6]_12 [3]));
  FDCE \delay_pipeline_reg[6][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [4]),
        .Q(\delay_pipeline_reg[6]_12 [4]));
  FDCE \delay_pipeline_reg[6][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [5]),
        .Q(\delay_pipeline_reg[6]_12 [5]));
  FDCE \delay_pipeline_reg[6][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [6]),
        .Q(\delay_pipeline_reg[6]_12 [6]));
  FDCE \delay_pipeline_reg[6][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [7]),
        .Q(\delay_pipeline_reg[6]_12 [7]));
  FDCE \delay_pipeline_reg[6][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [8]),
        .Q(\delay_pipeline_reg[6]_12 [8]));
  FDCE \delay_pipeline_reg[6][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [9]),
        .Q(\delay_pipeline_reg[6]_12 [9]));
  FDCE \delay_pipeline_reg[7][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [0]),
        .Q(\delay_pipeline_reg[7]_13 [0]));
  FDCE \delay_pipeline_reg[7][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [10]),
        .Q(\delay_pipeline_reg[7]_13 [10]));
  FDCE \delay_pipeline_reg[7][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [11]),
        .Q(\delay_pipeline_reg[7]_13 [11]));
  FDCE \delay_pipeline_reg[7][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [12]),
        .Q(\delay_pipeline_reg[7]_13 [12]));
  FDCE \delay_pipeline_reg[7][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [13]),
        .Q(\delay_pipeline_reg[7]_13 [13]));
  FDCE \delay_pipeline_reg[7][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [14]),
        .Q(\delay_pipeline_reg[7]_13 [14]));
  FDCE \delay_pipeline_reg[7][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [15]),
        .Q(\delay_pipeline_reg[7]_13 [15]));
  FDCE \delay_pipeline_reg[7][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [1]),
        .Q(\delay_pipeline_reg[7]_13 [1]));
  FDCE \delay_pipeline_reg[7][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [2]),
        .Q(\delay_pipeline_reg[7]_13 [2]));
  FDCE \delay_pipeline_reg[7][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [3]),
        .Q(\delay_pipeline_reg[7]_13 [3]));
  FDCE \delay_pipeline_reg[7][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [4]),
        .Q(\delay_pipeline_reg[7]_13 [4]));
  FDCE \delay_pipeline_reg[7][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [5]),
        .Q(\delay_pipeline_reg[7]_13 [5]));
  FDCE \delay_pipeline_reg[7][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [6]),
        .Q(\delay_pipeline_reg[7]_13 [6]));
  FDCE \delay_pipeline_reg[7][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [7]),
        .Q(\delay_pipeline_reg[7]_13 [7]));
  FDCE \delay_pipeline_reg[7][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [8]),
        .Q(\delay_pipeline_reg[7]_13 [8]));
  FDCE \delay_pipeline_reg[7][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [9]),
        .Q(\delay_pipeline_reg[7]_13 [9]));
  FDCE \delay_pipeline_reg[8][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [0]),
        .Q(\delay_pipeline_reg[8]_16 [0]));
  FDCE \delay_pipeline_reg[8][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [10]),
        .Q(\delay_pipeline_reg[8]_16 [10]));
  FDCE \delay_pipeline_reg[8][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [11]),
        .Q(\delay_pipeline_reg[8]_16 [11]));
  FDCE \delay_pipeline_reg[8][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [12]),
        .Q(\delay_pipeline_reg[8]_16 [12]));
  FDCE \delay_pipeline_reg[8][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [13]),
        .Q(\delay_pipeline_reg[8]_16 [13]));
  FDCE \delay_pipeline_reg[8][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [14]),
        .Q(\delay_pipeline_reg[8]_16 [14]));
  FDCE \delay_pipeline_reg[8][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [15]),
        .Q(\delay_pipeline_reg[8]_16 [15]));
  FDCE \delay_pipeline_reg[8][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [1]),
        .Q(\delay_pipeline_reg[8]_16 [1]));
  FDCE \delay_pipeline_reg[8][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [2]),
        .Q(\delay_pipeline_reg[8]_16 [2]));
  FDCE \delay_pipeline_reg[8][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [3]),
        .Q(\delay_pipeline_reg[8]_16 [3]));
  FDCE \delay_pipeline_reg[8][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [4]),
        .Q(\delay_pipeline_reg[8]_16 [4]));
  FDCE \delay_pipeline_reg[8][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [5]),
        .Q(\delay_pipeline_reg[8]_16 [5]));
  FDCE \delay_pipeline_reg[8][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [6]),
        .Q(\delay_pipeline_reg[8]_16 [6]));
  FDCE \delay_pipeline_reg[8][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [7]),
        .Q(\delay_pipeline_reg[8]_16 [7]));
  FDCE \delay_pipeline_reg[8][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [8]),
        .Q(\delay_pipeline_reg[8]_16 [8]));
  FDCE \delay_pipeline_reg[8][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [9]),
        .Q(\delay_pipeline_reg[8]_16 [9]));
  FDCE \delay_pipeline_reg[9][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [0]),
        .Q(\delay_pipeline_reg[9]_17 [0]));
  FDCE \delay_pipeline_reg[9][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [10]),
        .Q(\delay_pipeline_reg[9]_17 [10]));
  FDCE \delay_pipeline_reg[9][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [11]),
        .Q(\delay_pipeline_reg[9]_17 [11]));
  FDCE \delay_pipeline_reg[9][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [12]),
        .Q(\delay_pipeline_reg[9]_17 [12]));
  FDCE \delay_pipeline_reg[9][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [13]),
        .Q(\delay_pipeline_reg[9]_17 [13]));
  FDCE \delay_pipeline_reg[9][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [14]),
        .Q(\delay_pipeline_reg[9]_17 [14]));
  FDCE \delay_pipeline_reg[9][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [15]),
        .Q(\delay_pipeline_reg[9]_17 [15]));
  FDCE \delay_pipeline_reg[9][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [1]),
        .Q(\delay_pipeline_reg[9]_17 [1]));
  FDCE \delay_pipeline_reg[9][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [2]),
        .Q(\delay_pipeline_reg[9]_17 [2]));
  FDCE \delay_pipeline_reg[9][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [3]),
        .Q(\delay_pipeline_reg[9]_17 [3]));
  FDCE \delay_pipeline_reg[9][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [4]),
        .Q(\delay_pipeline_reg[9]_17 [4]));
  FDCE \delay_pipeline_reg[9][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [5]),
        .Q(\delay_pipeline_reg[9]_17 [5]));
  FDCE \delay_pipeline_reg[9][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [6]),
        .Q(\delay_pipeline_reg[9]_17 [6]));
  FDCE \delay_pipeline_reg[9][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [7]),
        .Q(\delay_pipeline_reg[9]_17 [7]));
  FDCE \delay_pipeline_reg[9][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [8]),
        .Q(\delay_pipeline_reg[9]_17 [8]));
  FDCE \delay_pipeline_reg[9][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [9]),
        .Q(\delay_pipeline_reg[9]_17 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[11]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [11]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [11]),
        .O(\output_register[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[11]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [10]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [10]),
        .O(\output_register[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[11]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [9]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [9]),
        .O(\output_register[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[11]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [8]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [8]),
        .O(\output_register[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [15]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [15]),
        .O(\output_register[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [14]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [14]),
        .O(\output_register[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [13]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [13]),
        .O(\output_register[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [12]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [12]),
        .O(\output_register[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[19]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [19]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [19]),
        .O(\output_register[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[19]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [18]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [18]),
        .O(\output_register[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[19]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [17]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [17]),
        .O(\output_register[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[19]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [16]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [16]),
        .O(\output_register[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[23]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [23]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [23]),
        .O(\output_register[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[23]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [22]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [22]),
        .O(\output_register[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[23]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [21]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [21]),
        .O(\output_register[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[23]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [20]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [20]),
        .O(\output_register[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[27]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [27]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [27]),
        .O(\output_register[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[27]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [26]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [26]),
        .O(\output_register[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[27]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [25]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [25]),
        .O(\output_register[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[27]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [24]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [24]),
        .O(\output_register[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[30]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [30]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [30]),
        .O(\output_register[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[30]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [29]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [29]),
        .O(\output_register[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[30]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [28]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [28]),
        .O(\output_register[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [3]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [3]),
        .O(\output_register[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [2]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [2]),
        .O(\output_register[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [1]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [1]),
        .O(\output_register[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [0]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [0]),
        .O(\output_register[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[7]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [7]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [7]),
        .O(\output_register[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[7]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [6]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [6]),
        .O(\output_register[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[7]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [5]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [5]),
        .O(\output_register[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[7]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [4]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [4]),
        .O(\output_register[7]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[0]),
        .Q(\output_register_reg[30]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[10]),
        .Q(\output_register_reg[30]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[11]),
        .Q(\output_register_reg[30]_0 [11]));
  CARRY4 \output_register_reg[11]_i_1 
       (.CI(\output_register_reg[7]_i_1_n_0 ),
        .CO({\output_register_reg[11]_i_1_n_0 ,\output_register_reg[11]_i_1_n_1 ,\output_register_reg[11]_i_1_n_2 ,\output_register_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [11:8]),
        .O(sum4[11:8]),
        .S({\output_register[11]_i_2_n_0 ,\output_register[11]_i_3_n_0 ,\output_register[11]_i_4_n_0 ,\output_register[11]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[12]),
        .Q(\output_register_reg[30]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[13]),
        .Q(\output_register_reg[30]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[14]),
        .Q(\output_register_reg[30]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[15]),
        .Q(\output_register_reg[30]_0 [15]));
  CARRY4 \output_register_reg[15]_i_1 
       (.CI(\output_register_reg[11]_i_1_n_0 ),
        .CO({\output_register_reg[15]_i_1_n_0 ,\output_register_reg[15]_i_1_n_1 ,\output_register_reg[15]_i_1_n_2 ,\output_register_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [15:12]),
        .O(sum4[15:12]),
        .S({\output_register[15]_i_2_n_0 ,\output_register[15]_i_3_n_0 ,\output_register[15]_i_4_n_0 ,\output_register[15]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[16]),
        .Q(\output_register_reg[30]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[17]),
        .Q(\output_register_reg[30]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[18]),
        .Q(\output_register_reg[30]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[19]),
        .Q(\output_register_reg[30]_0 [19]));
  CARRY4 \output_register_reg[19]_i_1 
       (.CI(\output_register_reg[15]_i_1_n_0 ),
        .CO({\output_register_reg[19]_i_1_n_0 ,\output_register_reg[19]_i_1_n_1 ,\output_register_reg[19]_i_1_n_2 ,\output_register_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [19:16]),
        .O(sum4[19:16]),
        .S({\output_register[19]_i_2_n_0 ,\output_register[19]_i_3_n_0 ,\output_register[19]_i_4_n_0 ,\output_register[19]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[1]),
        .Q(\output_register_reg[30]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[20]),
        .Q(\output_register_reg[30]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[21]),
        .Q(\output_register_reg[30]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[22]),
        .Q(\output_register_reg[30]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[23]),
        .Q(\output_register_reg[30]_0 [23]));
  CARRY4 \output_register_reg[23]_i_1 
       (.CI(\output_register_reg[19]_i_1_n_0 ),
        .CO({\output_register_reg[23]_i_1_n_0 ,\output_register_reg[23]_i_1_n_1 ,\output_register_reg[23]_i_1_n_2 ,\output_register_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [23:20]),
        .O(sum4[23:20]),
        .S({\output_register[23]_i_2_n_0 ,\output_register[23]_i_3_n_0 ,\output_register[23]_i_4_n_0 ,\output_register[23]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[24]),
        .Q(\output_register_reg[30]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[25]),
        .Q(\output_register_reg[30]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[26]),
        .Q(\output_register_reg[30]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[27]),
        .Q(\output_register_reg[30]_0 [27]));
  CARRY4 \output_register_reg[27]_i_1 
       (.CI(\output_register_reg[23]_i_1_n_0 ),
        .CO({\output_register_reg[27]_i_1_n_0 ,\output_register_reg[27]_i_1_n_1 ,\output_register_reg[27]_i_1_n_2 ,\output_register_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [27:24]),
        .O(sum4[27:24]),
        .S({\output_register[27]_i_2_n_0 ,\output_register[27]_i_3_n_0 ,\output_register[27]_i_4_n_0 ,\output_register[27]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[28]),
        .Q(\output_register_reg[30]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[29]),
        .Q(\output_register_reg[30]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[2]),
        .Q(\output_register_reg[30]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[30]),
        .Q(\output_register_reg[30]_0 [30]));
  CARRY4 \output_register_reg[30]_i_1 
       (.CI(\output_register_reg[27]_i_1_n_0 ),
        .CO({\NLW_output_register_reg[30]_i_1_CO_UNCONNECTED [3:2],\output_register_reg[30]_i_1_n_2 ,\output_register_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline3_reg[0]_23 [29:28]}),
        .O({\NLW_output_register_reg[30]_i_1_O_UNCONNECTED [3],sum4[30:28]}),
        .S({1'b0,\output_register[30]_i_2_n_0 ,\output_register[30]_i_3_n_0 ,\output_register[30]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[3]),
        .Q(\output_register_reg[30]_0 [3]));
  CARRY4 \output_register_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\output_register_reg[3]_i_1_n_0 ,\output_register_reg[3]_i_1_n_1 ,\output_register_reg[3]_i_1_n_2 ,\output_register_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [3:0]),
        .O(sum4[3:0]),
        .S({\output_register[3]_i_2_n_0 ,\output_register[3]_i_3_n_0 ,\output_register[3]_i_4_n_0 ,\output_register[3]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[4]),
        .Q(\output_register_reg[30]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[5]),
        .Q(\output_register_reg[30]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[6]),
        .Q(\output_register_reg[30]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[7]),
        .Q(\output_register_reg[30]_0 [7]));
  CARRY4 \output_register_reg[7]_i_1 
       (.CI(\output_register_reg[3]_i_1_n_0 ),
        .CO({\output_register_reg[7]_i_1_n_0 ,\output_register_reg[7]_i_1_n_1 ,\output_register_reg[7]_i_1_n_2 ,\output_register_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [7:4]),
        .O(sum4[7:4]),
        .S({\output_register[7]_i_2_n_0 ,\output_register[7]_i_3_n_0 ,\output_register[7]_i_4_n_0 ,\output_register[7]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[8]),
        .Q(\output_register_reg[30]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[9]),
        .Q(\output_register_reg[30]_0 [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product
       (.A({\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,B,1'b0,B,add_temp_3_i_1_n_0,1'b1,add_temp_3_i_1_n_0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_OVERFLOW_UNCONNECTED),
        .P({NLW_product_P_UNCONNECTED[47:25],product_n_81,product_n_82,product_n_83,product_n_84,product_n_85,product_n_86,product_n_87,product_n_88,product_n_89,product_n_90,product_n_91,product_n_92,product_n_93,product_n_94,product_n_95,product_n_96,product_n_97,product_n_98,product_n_99,product_n_100,product_n_101,product_n_102,product_n_103,product_n_104,product_n_105}),
        .PATTERNBDETECT(NLW_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_n_106,product_n_107,product_n_108,product_n_109,product_n_110,product_n_111,product_n_112,product_n_113,product_n_114,product_n_115,product_n_116,product_n_117,product_n_118,product_n_119,product_n_120,product_n_121,product_n_122,product_n_123,product_n_124,product_n_125,product_n_126,product_n_127,product_n_128,product_n_129,product_n_130,product_n_131,product_n_132,product_n_133,product_n_134,product_n_135,product_n_136,product_n_137,product_n_138,product_n_139,product_n_140,product_n_141,product_n_142,product_n_143,product_n_144,product_n_145,product_n_146,product_n_147,product_n_148,product_n_149,product_n_150,product_n_151,product_n_152,product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_10
       (.A({\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_10_i_1_n_0,product_10_i_1_n_0,product_10_i_1_n_0,product_10_i_1_n_0,product_10_i_1_n_0,product_10_i_2_n_0,product_10_i_2_n_0,product_10_i_2_n_0,product_10_i_2_n_0,1'b1,B,1'b1,1'b1,1'b1,product_10_i_1_n_0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_10_OVERFLOW_UNCONNECTED),
        .P({NLW_product_10_P_UNCONNECTED[47:26],product_10_n_80,product_10_n_81,product_10_n_82,product_10_n_83,product_10_n_84,product_10_n_85,product_10_n_86,product_10_n_87,product_10_n_88,product_10_n_89,product_10_n_90,product_10_n_91,product_10_n_92,product_10_n_93,product_10_n_94,product_10_n_95,product_10_n_96,product_10_n_97,product_10_n_98,product_10_n_99,product_10_n_100,product_10_n_101,product_10_n_102,product_10_n_103,product_10_n_104,product_10_n_105}),
        .PATTERNBDETECT(NLW_product_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_10_n_106,product_10_n_107,product_10_n_108,product_10_n_109,product_10_n_110,product_10_n_111,product_10_n_112,product_10_n_113,product_10_n_114,product_10_n_115,product_10_n_116,product_10_n_117,product_10_n_118,product_10_n_119,product_10_n_120,product_10_n_121,product_10_n_122,product_10_n_123,product_10_n_124,product_10_n_125,product_10_n_126,product_10_n_127,product_10_n_128,product_10_n_129,product_10_n_130,product_10_n_131,product_10_n_132,product_10_n_133,product_10_n_134,product_10_n_135,product_10_n_136,product_10_n_137,product_10_n_138,product_10_n_139,product_10_n_140,product_10_n_141,product_10_n_142,product_10_n_143,product_10_n_144,product_10_n_145,product_10_n_146,product_10_n_147,product_10_n_148,product_10_n_149,product_10_n_150,product_10_n_151,product_10_n_152,product_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_10_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    product_10_i_1
       (.I0(B),
        .O(product_10_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    product_10_i_2
       (.I0(B),
        .O(product_10_i_2_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_2
       (.A({\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,product_6_i_1_n_0,product_6_i_1_n_0,1'b1,B,1'b1,B,1'b1,B,B,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_2_OVERFLOW_UNCONNECTED),
        .P({NLW_product_2_P_UNCONNECTED[47:28],product_2_n_78,product_2_n_79,product_2_n_80,product_2_n_81,product_2_n_82,product_2_n_83,product_2_n_84,product_2_n_85,product_2_n_86,product_2_n_87,product_2_n_88,product_2_n_89,product_2_n_90,product_2_n_91,product_2_n_92,product_2_n_93,product_2_n_94,product_2_n_95,product_2_n_96,product_2_n_97,product_2_n_98,product_2_n_99,product_2_n_100,product_2_n_101,product_2_n_102,product_2_n_103,product_2_n_104,product_2_n_105}),
        .PATTERNBDETECT(NLW_product_2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_2_n_106,product_2_n_107,product_2_n_108,product_2_n_109,product_2_n_110,product_2_n_111,product_2_n_112,product_2_n_113,product_2_n_114,product_2_n_115,product_2_n_116,product_2_n_117,product_2_n_118,product_2_n_119,product_2_n_120,product_2_n_121,product_2_n_122,product_2_n_123,product_2_n_124,product_2_n_125,product_2_n_126,product_2_n_127,product_2_n_128,product_2_n_129,product_2_n_130,product_2_n_131,product_2_n_132,product_2_n_133,product_2_n_134,product_2_n_135,product_2_n_136,product_2_n_137,product_2_n_138,product_2_n_139,product_2_n_140,product_2_n_141,product_2_n_142,product_2_n_143,product_2_n_144,product_2_n_145,product_2_n_146,product_2_n_147,product_2_n_148,product_2_n_149,product_2_n_150,product_2_n_151,product_2_n_152,product_2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_4
       (.A({\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,product_6_i_1_n_0,product_6_i_1_n_0,B,1'b0,product_6_i_1_n_0,B,B,product_6_i_1_n_0,1'b1,1'b0,product_6_i_1_n_0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_4_OVERFLOW_UNCONNECTED),
        .P({NLW_product_4_P_UNCONNECTED[47:29],product_4_n_77,product_4_n_78,product_4_n_79,product_4_n_80,product_4_n_81,product_4_n_82,product_4_n_83,product_4_n_84,product_4_n_85,product_4_n_86,product_4_n_87,product_4_n_88,product_4_n_89,product_4_n_90,product_4_n_91,product_4_n_92,product_4_n_93,product_4_n_94,product_4_n_95,product_4_n_96,product_4_n_97,product_4_n_98,product_4_n_99,product_4_n_100,product_4_n_101,product_4_n_102,product_4_n_103,product_4_n_104,product_4_n_105}),
        .PATTERNBDETECT(NLW_product_4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_4_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_4_n_106,product_4_n_107,product_4_n_108,product_4_n_109,product_4_n_110,product_4_n_111,product_4_n_112,product_4_n_113,product_4_n_114,product_4_n_115,product_4_n_116,product_4_n_117,product_4_n_118,product_4_n_119,product_4_n_120,product_4_n_121,product_4_n_122,product_4_n_123,product_4_n_124,product_4_n_125,product_4_n_126,product_4_n_127,product_4_n_128,product_4_n_129,product_4_n_130,product_4_n_131,product_4_n_132,product_4_n_133,product_4_n_134,product_4_n_135,product_4_n_136,product_4_n_137,product_4_n_138,product_4_n_139,product_4_n_140,product_4_n_141,product_4_n_142,product_4_n_143,product_4_n_144,product_4_n_145,product_4_n_146,product_4_n_147,product_4_n_148,product_4_n_149,product_4_n_150,product_4_n_151,product_4_n_152,product_4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_4_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_6
       (.A({\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_6_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B,product_6_i_1_n_0,1'b1,1'b0,1'b1,1'b1,B,product_6_i_1_n_0,1'b0,1'b1,1'b1,B,B,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_6_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_6_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_6_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_6_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_6_OVERFLOW_UNCONNECTED),
        .P({NLW_product_6_P_UNCONNECTED[47:32],product_6_n_74,product_6_n_75,product_6_n_76,product_6_n_77,product_6_n_78,product_6_n_79,product_6_n_80,product_6_n_81,product_6_n_82,product_6_n_83,product_6_n_84,product_6_n_85,product_6_n_86,product_6_n_87,product_6_n_88,product_6_n_89,product_6_n_90,product_6_n_91,product_6_n_92,product_6_n_93,product_6_n_94,product_6_n_95,product_6_n_96,product_6_n_97,product_6_n_98,product_6_n_99,product_6_n_100,product_6_n_101,product_6_n_102,product_6_n_103,product_6_n_104,product_6_n_105}),
        .PATTERNBDETECT(NLW_product_6_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_6_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_6_n_106,product_6_n_107,product_6_n_108,product_6_n_109,product_6_n_110,product_6_n_111,product_6_n_112,product_6_n_113,product_6_n_114,product_6_n_115,product_6_n_116,product_6_n_117,product_6_n_118,product_6_n_119,product_6_n_120,product_6_n_121,product_6_n_122,product_6_n_123,product_6_n_124,product_6_n_125,product_6_n_126,product_6_n_127,product_6_n_128,product_6_n_129,product_6_n_130,product_6_n_131,product_6_n_132,product_6_n_133,product_6_n_134,product_6_n_135,product_6_n_136,product_6_n_137,product_6_n_138,product_6_n_139,product_6_n_140,product_6_n_141,product_6_n_142,product_6_n_143,product_6_n_144,product_6_n_145,product_6_n_146,product_6_n_147,product_6_n_148,product_6_n_149,product_6_n_150,product_6_n_151,product_6_n_152,product_6_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_6_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    product_6_i_1
       (.I0(B),
        .O(product_6_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_8
       (.A({\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_8_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,product_10_i_2_n_0,1'b0,product_10_i_2_n_0,1'b0,product_10_i_2_n_0,1'b0,product_10_i_2_n_0,1'b0,product_10_i_2_n_0,product_10_i_2_n_0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_8_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_8_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_8_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_8_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_8_OVERFLOW_UNCONNECTED),
        .P({NLW_product_8_P_UNCONNECTED[47:29],product_8_n_77,product_8_n_78,product_8_n_79,product_8_n_80,product_8_n_81,product_8_n_82,product_8_n_83,product_8_n_84,product_8_n_85,product_8_n_86,product_8_n_87,product_8_n_88,product_8_n_89,product_8_n_90,product_8_n_91,product_8_n_92,product_8_n_93,product_8_n_94,product_8_n_95,product_8_n_96,product_8_n_97,product_8_n_98,product_8_n_99,product_8_n_100,product_8_n_101,product_8_n_102,product_8_n_103,product_8_n_104,product_8_n_105}),
        .PATTERNBDETECT(NLW_product_8_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_8_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_8_n_106,product_8_n_107,product_8_n_108,product_8_n_109,product_8_n_110,product_8_n_111,product_8_n_112,product_8_n_113,product_8_n_114,product_8_n_115,product_8_n_116,product_8_n_117,product_8_n_118,product_8_n_119,product_8_n_120,product_8_n_121,product_8_n_122,product_8_n_123,product_8_n_124,product_8_n_125,product_8_n_126,product_8_n_127,product_8_n_128,product_8_n_129,product_8_n_130,product_8_n_131,product_8_n_132,product_8_n_133,product_8_n_134,product_8_n_135,product_8_n_136,product_8_n_137,product_8_n_138,product_8_n_139,product_8_n_140,product_8_n_141,product_8_n_142,product_8_n_143,product_8_n_144,product_8_n_145,product_8_n_146,product_8_n_147,product_8_n_148,product_8_n_149,product_8_n_150,product_8_n_151,product_8_n_152,product_8_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_8_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][11]_i_2__0 
       (.I0(add_temp_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][11]_i_3__0 
       (.I0(add_temp_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][11]_i_4__0 
       (.I0(add_temp_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][11]_i_5__0 
       (.I0(add_temp_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [8]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][11]_i_6 
       (.I0(add_temp_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_94),
        .O(\sumdelay_pipeline2[0][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][11]_i_7 
       (.I0(add_temp_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_95),
        .O(\sumdelay_pipeline2[0][11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][11]_i_8 
       (.I0(add_temp_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_96),
        .O(\sumdelay_pipeline2[0][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][11]_i_9 
       (.I0(add_temp_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_97),
        .O(\sumdelay_pipeline2[0][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][15]_i_2__0 
       (.I0(add_temp_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][15]_i_3__0 
       (.I0(add_temp_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][15]_i_4__0 
       (.I0(add_temp_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][15]_i_5__0 
       (.I0(add_temp_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [12]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][15]_i_6 
       (.I0(add_temp_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_90),
        .O(\sumdelay_pipeline2[0][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][15]_i_7 
       (.I0(add_temp_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_91),
        .O(\sumdelay_pipeline2[0][15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][15]_i_8 
       (.I0(add_temp_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_92),
        .O(\sumdelay_pipeline2[0][15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][15]_i_9 
       (.I0(add_temp_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_93),
        .O(\sumdelay_pipeline2[0][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][19]_i_2__0 
       (.I0(add_temp_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][19]_i_3__0 
       (.I0(add_temp_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][19]_i_4__0 
       (.I0(add_temp_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [17]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][19]_i_5__0 
       (.I0(add_temp_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [16]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][19]_i_6 
       (.I0(add_temp_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_86),
        .O(\sumdelay_pipeline2[0][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][19]_i_7 
       (.I0(add_temp_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_87),
        .O(\sumdelay_pipeline2[0][19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][19]_i_8 
       (.I0(add_temp_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_88),
        .O(\sumdelay_pipeline2[0][19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][19]_i_9 
       (.I0(add_temp_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_89),
        .O(\sumdelay_pipeline2[0][19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][23]_i_2__0 
       (.I0(add_temp_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][23]_i_3__0 
       (.I0(add_temp_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][23]_i_4__0 
       (.I0(add_temp_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][23]_i_5__0 
       (.I0(add_temp_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [20]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][23]_i_6 
       (.I0(add_temp_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_82),
        .O(\sumdelay_pipeline2[0][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][23]_i_7 
       (.I0(add_temp_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_83),
        .O(\sumdelay_pipeline2[0][23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][23]_i_8 
       (.I0(add_temp_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_84),
        .O(\sumdelay_pipeline2[0][23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][23]_i_9 
       (.I0(add_temp_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_85),
        .O(\sumdelay_pipeline2[0][23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][27]_i_2__0 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline2[0][27]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][27]_i_3__0 
       (.I0(add_temp_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [26]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][27]_i_4__0 
       (.I0(add_temp_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [25]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][27]_i_5__0 
       (.I0(add_temp_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [24]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][27]_i_6 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_78),
        .O(\sumdelay_pipeline2[0][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][27]_i_7 
       (.I0(add_temp_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_79),
        .O(\sumdelay_pipeline2[0][27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][27]_i_8 
       (.I0(add_temp_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_80),
        .O(\sumdelay_pipeline2[0][27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][27]_i_9 
       (.I0(add_temp_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_81),
        .O(\sumdelay_pipeline2[0][27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][30]_i_2__0 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [27]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][30]_i_3__0 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline2[0][30]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][30]_i_4 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_75),
        .O(\sumdelay_pipeline2[0][30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][30]_i_5 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_76),
        .O(\sumdelay_pipeline2[0][30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][30]_i_6 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_77),
        .O(\sumdelay_pipeline2[0][30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][3]_i_2__0 
       (.I0(add_temp_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][3]_i_3__0 
       (.I0(add_temp_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][3]_i_4__0 
       (.I0(add_temp_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][3]_i_5__0 
       (.I0(add_temp_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [0]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][3]_i_6 
       (.I0(add_temp_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_102),
        .O(\sumdelay_pipeline2[0][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][3]_i_7 
       (.I0(add_temp_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_103),
        .O(\sumdelay_pipeline2[0][3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][3]_i_8 
       (.I0(add_temp_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_104),
        .O(\sumdelay_pipeline2[0][3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][3]_i_9 
       (.I0(add_temp_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_105),
        .O(\sumdelay_pipeline2[0][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][7]_i_2__0 
       (.I0(add_temp_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][7]_i_3__0 
       (.I0(add_temp_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][7]_i_4__0 
       (.I0(add_temp_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][7]_i_5__0 
       (.I0(add_temp_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [4]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][7]_i_6 
       (.I0(add_temp_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_98),
        .O(\sumdelay_pipeline2[0][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][7]_i_7 
       (.I0(add_temp_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_99),
        .O(\sumdelay_pipeline2[0][7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][7]_i_8 
       (.I0(add_temp_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_100),
        .O(\sumdelay_pipeline2[0][7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][7]_i_9 
       (.I0(add_temp_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_101),
        .O(\sumdelay_pipeline2[0][7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][11]_i_2__0 
       (.I0(add_temp_2_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][11]_i_3__0 
       (.I0(add_temp_2_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][11]_i_4__0 
       (.I0(add_temp_2_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][11]_i_5__0 
       (.I0(add_temp_2_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [8]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][11]_i_6 
       (.I0(add_temp_2_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_94),
        .O(\sumdelay_pipeline2[1][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][11]_i_7 
       (.I0(add_temp_2_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_95),
        .O(\sumdelay_pipeline2[1][11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][11]_i_8 
       (.I0(add_temp_2_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_96),
        .O(\sumdelay_pipeline2[1][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][11]_i_9 
       (.I0(add_temp_2_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_97),
        .O(\sumdelay_pipeline2[1][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][15]_i_2__0 
       (.I0(add_temp_2_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][15]_i_3__0 
       (.I0(add_temp_2_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][15]_i_4__0 
       (.I0(add_temp_2_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][15]_i_5__0 
       (.I0(add_temp_2_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [12]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][15]_i_6 
       (.I0(add_temp_2_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_90),
        .O(\sumdelay_pipeline2[1][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][15]_i_7 
       (.I0(add_temp_2_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_91),
        .O(\sumdelay_pipeline2[1][15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][15]_i_8 
       (.I0(add_temp_2_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_92),
        .O(\sumdelay_pipeline2[1][15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][15]_i_9 
       (.I0(add_temp_2_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_93),
        .O(\sumdelay_pipeline2[1][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][19]_i_2__0 
       (.I0(add_temp_2_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][19]_i_3__0 
       (.I0(add_temp_2_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][19]_i_4__0 
       (.I0(add_temp_2_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [17]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][19]_i_5__0 
       (.I0(add_temp_2_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [16]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][19]_i_6 
       (.I0(add_temp_2_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_86),
        .O(\sumdelay_pipeline2[1][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][19]_i_7 
       (.I0(add_temp_2_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_87),
        .O(\sumdelay_pipeline2[1][19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][19]_i_8 
       (.I0(add_temp_2_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_88),
        .O(\sumdelay_pipeline2[1][19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][19]_i_9 
       (.I0(add_temp_2_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_89),
        .O(\sumdelay_pipeline2[1][19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][23]_i_2__0 
       (.I0(add_temp_2_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][23]_i_3__0 
       (.I0(add_temp_2_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][23]_i_4__0 
       (.I0(add_temp_2_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][23]_i_5__0 
       (.I0(add_temp_2_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [20]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][23]_i_6 
       (.I0(add_temp_2_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_82),
        .O(\sumdelay_pipeline2[1][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][23]_i_7 
       (.I0(add_temp_2_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_83),
        .O(\sumdelay_pipeline2[1][23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][23]_i_8 
       (.I0(add_temp_2_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_84),
        .O(\sumdelay_pipeline2[1][23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][23]_i_9 
       (.I0(add_temp_2_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_85),
        .O(\sumdelay_pipeline2[1][23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][27]_i_2__0 
       (.I0(add_temp_2_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [27]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][27]_i_3__0 
       (.I0(add_temp_2_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [26]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][27]_i_4__0 
       (.I0(add_temp_2_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [25]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][27]_i_5__0 
       (.I0(add_temp_2_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [24]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][27]_i_6 
       (.I0(add_temp_2_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_78),
        .O(\sumdelay_pipeline2[1][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][27]_i_7 
       (.I0(add_temp_2_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_79),
        .O(\sumdelay_pipeline2[1][27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][27]_i_8 
       (.I0(add_temp_2_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_80),
        .O(\sumdelay_pipeline2[1][27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][27]_i_9 
       (.I0(add_temp_2_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_81),
        .O(\sumdelay_pipeline2[1][27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][30]_i_2__0 
       (.I0(add_temp_2_n_76),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][30]_i_3__0 
       (.I0(add_temp_2_n_77),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [28]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][30]_i_4 
       (.I0(add_temp_2_n_75),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_75),
        .O(\sumdelay_pipeline2[1][30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][30]_i_5 
       (.I0(add_temp_2_n_76),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_76),
        .O(\sumdelay_pipeline2[1][30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][30]_i_6 
       (.I0(add_temp_2_n_77),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_77),
        .O(\sumdelay_pipeline2[1][30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][3]_i_2__0 
       (.I0(add_temp_2_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][3]_i_3__0 
       (.I0(add_temp_2_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][3]_i_4__0 
       (.I0(add_temp_2_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][3]_i_5__0 
       (.I0(add_temp_2_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [0]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][3]_i_6 
       (.I0(add_temp_2_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_102),
        .O(\sumdelay_pipeline2[1][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][3]_i_7 
       (.I0(add_temp_2_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_103),
        .O(\sumdelay_pipeline2[1][3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][3]_i_8 
       (.I0(add_temp_2_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_104),
        .O(\sumdelay_pipeline2[1][3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][3]_i_9 
       (.I0(add_temp_2_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_105),
        .O(\sumdelay_pipeline2[1][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][7]_i_2__0 
       (.I0(add_temp_2_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][7]_i_3__0 
       (.I0(add_temp_2_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][7]_i_4__0 
       (.I0(add_temp_2_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][7]_i_5__0 
       (.I0(add_temp_2_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [4]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][7]_i_6 
       (.I0(add_temp_2_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_98),
        .O(\sumdelay_pipeline2[1][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][7]_i_7 
       (.I0(add_temp_2_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_99),
        .O(\sumdelay_pipeline2[1][7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][7]_i_8 
       (.I0(add_temp_2_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_100),
        .O(\sumdelay_pipeline2[1][7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][7]_i_9 
       (.I0(add_temp_2_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_101),
        .O(\sumdelay_pipeline2[1][7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][11]_i_2__0 
       (.I0(add_temp_4_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][11]_i_3__0 
       (.I0(add_temp_4_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][11]_i_4__0 
       (.I0(add_temp_4_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][11]_i_5__0 
       (.I0(add_temp_4_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [8]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][11]_i_6 
       (.I0(add_temp_4_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_94),
        .O(\sumdelay_pipeline2[2][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][11]_i_7 
       (.I0(add_temp_4_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_95),
        .O(\sumdelay_pipeline2[2][11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][11]_i_8 
       (.I0(add_temp_4_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_96),
        .O(\sumdelay_pipeline2[2][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][11]_i_9 
       (.I0(add_temp_4_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_97),
        .O(\sumdelay_pipeline2[2][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][15]_i_2__0 
       (.I0(add_temp_4_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][15]_i_3__0 
       (.I0(add_temp_4_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][15]_i_4__0 
       (.I0(add_temp_4_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][15]_i_5__0 
       (.I0(add_temp_4_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [12]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][15]_i_6 
       (.I0(add_temp_4_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_90),
        .O(\sumdelay_pipeline2[2][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][15]_i_7 
       (.I0(add_temp_4_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_91),
        .O(\sumdelay_pipeline2[2][15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][15]_i_8 
       (.I0(add_temp_4_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_92),
        .O(\sumdelay_pipeline2[2][15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][15]_i_9 
       (.I0(add_temp_4_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_93),
        .O(\sumdelay_pipeline2[2][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][19]_i_2__0 
       (.I0(add_temp_4_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][19]_i_3__0 
       (.I0(add_temp_4_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][19]_i_4__0 
       (.I0(add_temp_4_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [17]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][19]_i_5__0 
       (.I0(add_temp_4_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [16]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][19]_i_6 
       (.I0(add_temp_4_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_86),
        .O(\sumdelay_pipeline2[2][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][19]_i_7 
       (.I0(add_temp_4_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_87),
        .O(\sumdelay_pipeline2[2][19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][19]_i_8 
       (.I0(add_temp_4_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_88),
        .O(\sumdelay_pipeline2[2][19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][19]_i_9 
       (.I0(add_temp_4_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_89),
        .O(\sumdelay_pipeline2[2][19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][23]_i_2__0 
       (.I0(add_temp_4_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][23]_i_3__0 
       (.I0(add_temp_4_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][23]_i_4__0 
       (.I0(add_temp_4_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][23]_i_5__0 
       (.I0(add_temp_4_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [20]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][23]_i_6 
       (.I0(add_temp_4_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_82),
        .O(\sumdelay_pipeline2[2][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][23]_i_7 
       (.I0(add_temp_4_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_83),
        .O(\sumdelay_pipeline2[2][23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][23]_i_8 
       (.I0(add_temp_4_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_84),
        .O(\sumdelay_pipeline2[2][23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][23]_i_9 
       (.I0(add_temp_4_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_85),
        .O(\sumdelay_pipeline2[2][23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][27]_i_2__0 
       (.I0(add_temp_4_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [27]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][27]_i_3__0 
       (.I0(add_temp_4_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [26]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][27]_i_4__0 
       (.I0(add_temp_4_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [25]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][27]_i_5__0 
       (.I0(add_temp_4_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [24]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][27]_i_6 
       (.I0(add_temp_4_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_78),
        .O(\sumdelay_pipeline2[2][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][27]_i_7 
       (.I0(add_temp_4_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_79),
        .O(\sumdelay_pipeline2[2][27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][27]_i_8 
       (.I0(add_temp_4_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_80),
        .O(\sumdelay_pipeline2[2][27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][27]_i_9 
       (.I0(add_temp_4_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_81),
        .O(\sumdelay_pipeline2[2][27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][30]_i_2__0 
       (.I0(add_temp_4_n_76),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][30]_i_3__0 
       (.I0(add_temp_4_n_77),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [28]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][30]_i_4 
       (.I0(add_temp_4_n_75),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_78),
        .O(\sumdelay_pipeline2[2][30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][30]_i_5 
       (.I0(add_temp_4_n_76),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_78),
        .O(\sumdelay_pipeline2[2][30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][30]_i_6 
       (.I0(add_temp_4_n_77),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_78),
        .O(\sumdelay_pipeline2[2][30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][3]_i_2__0 
       (.I0(add_temp_4_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][3]_i_3__0 
       (.I0(add_temp_4_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][3]_i_4__0 
       (.I0(add_temp_4_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][3]_i_5__0 
       (.I0(add_temp_4_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][3]_i_6 
       (.I0(add_temp_4_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_102),
        .O(\sumdelay_pipeline2[2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][3]_i_7 
       (.I0(add_temp_4_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_103),
        .O(\sumdelay_pipeline2[2][3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][3]_i_8 
       (.I0(add_temp_4_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_104),
        .O(\sumdelay_pipeline2[2][3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][3]_i_9 
       (.I0(add_temp_4_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_105),
        .O(\sumdelay_pipeline2[2][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][7]_i_2__0 
       (.I0(add_temp_4_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][7]_i_3__0 
       (.I0(add_temp_4_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][7]_i_4__0 
       (.I0(add_temp_4_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][7]_i_5__0 
       (.I0(add_temp_4_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [4]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][7]_i_6 
       (.I0(add_temp_4_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_98),
        .O(\sumdelay_pipeline2[2][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][7]_i_7 
       (.I0(add_temp_4_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_99),
        .O(\sumdelay_pipeline2[2][7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][7]_i_8 
       (.I0(add_temp_4_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_100),
        .O(\sumdelay_pipeline2[2][7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][7]_i_9 
       (.I0(add_temp_4_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_101),
        .O(\sumdelay_pipeline2[2][7]_i_9_n_0 ));
  FDCE \sumdelay_pipeline2_reg[0][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [0]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [0]));
  FDCE \sumdelay_pipeline2_reg[0][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [10]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [10]));
  FDCE \sumdelay_pipeline2_reg[0][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [11]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [11]));
  CARRY4 \sumdelay_pipeline2_reg[0][11]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][7]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][11]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][11]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][11]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [11:8]),
        .O(\sumvector2[0]_20 [11:8]),
        .S({\sumdelay_pipeline2[0][11]_i_6_n_0 ,\sumdelay_pipeline2[0][11]_i_7_n_0 ,\sumdelay_pipeline2[0][11]_i_8_n_0 ,\sumdelay_pipeline2[0][11]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [12]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [12]));
  FDCE \sumdelay_pipeline2_reg[0][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [13]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [13]));
  FDCE \sumdelay_pipeline2_reg[0][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [14]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [14]));
  FDCE \sumdelay_pipeline2_reg[0][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [15]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [15]));
  CARRY4 \sumdelay_pipeline2_reg[0][15]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][11]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][15]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][15]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][15]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [15:12]),
        .O(\sumvector2[0]_20 [15:12]),
        .S({\sumdelay_pipeline2[0][15]_i_6_n_0 ,\sumdelay_pipeline2[0][15]_i_7_n_0 ,\sumdelay_pipeline2[0][15]_i_8_n_0 ,\sumdelay_pipeline2[0][15]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [16]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [16]));
  FDCE \sumdelay_pipeline2_reg[0][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [17]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [17]));
  FDCE \sumdelay_pipeline2_reg[0][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [18]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [18]));
  FDCE \sumdelay_pipeline2_reg[0][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [19]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [19]));
  CARRY4 \sumdelay_pipeline2_reg[0][19]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][15]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][19]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][19]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][19]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [19:16]),
        .O(\sumvector2[0]_20 [19:16]),
        .S({\sumdelay_pipeline2[0][19]_i_6_n_0 ,\sumdelay_pipeline2[0][19]_i_7_n_0 ,\sumdelay_pipeline2[0][19]_i_8_n_0 ,\sumdelay_pipeline2[0][19]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [1]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [1]));
  FDCE \sumdelay_pipeline2_reg[0][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [20]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [20]));
  FDCE \sumdelay_pipeline2_reg[0][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [21]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [21]));
  FDCE \sumdelay_pipeline2_reg[0][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [22]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [22]));
  FDCE \sumdelay_pipeline2_reg[0][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [23]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [23]));
  CARRY4 \sumdelay_pipeline2_reg[0][23]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][19]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][23]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][23]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][23]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [23:20]),
        .O(\sumvector2[0]_20 [23:20]),
        .S({\sumdelay_pipeline2[0][23]_i_6_n_0 ,\sumdelay_pipeline2[0][23]_i_7_n_0 ,\sumdelay_pipeline2[0][23]_i_8_n_0 ,\sumdelay_pipeline2[0][23]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [24]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [24]));
  FDCE \sumdelay_pipeline2_reg[0][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [25]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [25]));
  FDCE \sumdelay_pipeline2_reg[0][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [26]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [26]));
  FDCE \sumdelay_pipeline2_reg[0][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [27]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [27]));
  CARRY4 \sumdelay_pipeline2_reg[0][27]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][23]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][27]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][27]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][27]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumdelay_pipeline2[0][27]_i_2__0_n_0 ,\sumdelay_pipeline1_reg[0]_2 [26:24]}),
        .O(\sumvector2[0]_20 [27:24]),
        .S({\sumdelay_pipeline2[0][27]_i_6_n_0 ,\sumdelay_pipeline2[0][27]_i_7_n_0 ,\sumdelay_pipeline2[0][27]_i_8_n_0 ,\sumdelay_pipeline2[0][27]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [28]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [28]));
  FDCE \sumdelay_pipeline2_reg[0][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [29]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [29]));
  FDCE \sumdelay_pipeline2_reg[0][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [2]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [2]));
  FDCE \sumdelay_pipeline2_reg[0][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [30]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [30]));
  CARRY4 \sumdelay_pipeline2_reg[0][30]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][27]_i_1_n_0 ),
        .CO({\NLW_sumdelay_pipeline2_reg[0][30]_i_1_CO_UNCONNECTED [3:2],\sumdelay_pipeline2_reg[0][30]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline1_reg[0]_2 [27],\sumdelay_pipeline2[0][30]_i_3__0_n_0 }),
        .O({\NLW_sumdelay_pipeline2_reg[0][30]_i_1_O_UNCONNECTED [3],\sumvector2[0]_20 [30:28]}),
        .S({1'b0,\sumdelay_pipeline2[0][30]_i_4_n_0 ,\sumdelay_pipeline2[0][30]_i_5_n_0 ,\sumdelay_pipeline2[0][30]_i_6_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [3]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [3]));
  CARRY4 \sumdelay_pipeline2_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\sumdelay_pipeline2_reg[0][3]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][3]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][3]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [3:0]),
        .O(\sumvector2[0]_20 [3:0]),
        .S({\sumdelay_pipeline2[0][3]_i_6_n_0 ,\sumdelay_pipeline2[0][3]_i_7_n_0 ,\sumdelay_pipeline2[0][3]_i_8_n_0 ,\sumdelay_pipeline2[0][3]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [4]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [4]));
  FDCE \sumdelay_pipeline2_reg[0][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [5]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [5]));
  FDCE \sumdelay_pipeline2_reg[0][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [6]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [6]));
  FDCE \sumdelay_pipeline2_reg[0][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [7]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [7]));
  CARRY4 \sumdelay_pipeline2_reg[0][7]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][3]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][7]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][7]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][7]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [7:4]),
        .O(\sumvector2[0]_20 [7:4]),
        .S({\sumdelay_pipeline2[0][7]_i_6_n_0 ,\sumdelay_pipeline2[0][7]_i_7_n_0 ,\sumdelay_pipeline2[0][7]_i_8_n_0 ,\sumdelay_pipeline2[0][7]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [8]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [8]));
  FDCE \sumdelay_pipeline2_reg[0][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [9]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [9]));
  FDCE \sumdelay_pipeline2_reg[1][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [0]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [0]));
  FDCE \sumdelay_pipeline2_reg[1][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [10]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [10]));
  FDCE \sumdelay_pipeline2_reg[1][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [11]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [11]));
  CARRY4 \sumdelay_pipeline2_reg[1][11]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][7]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][11]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][11]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][11]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [11:8]),
        .O(\sumvector2[1]_14 [11:8]),
        .S({\sumdelay_pipeline2[1][11]_i_6_n_0 ,\sumdelay_pipeline2[1][11]_i_7_n_0 ,\sumdelay_pipeline2[1][11]_i_8_n_0 ,\sumdelay_pipeline2[1][11]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [12]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [12]));
  FDCE \sumdelay_pipeline2_reg[1][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [13]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [13]));
  FDCE \sumdelay_pipeline2_reg[1][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [14]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [14]));
  FDCE \sumdelay_pipeline2_reg[1][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [15]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [15]));
  CARRY4 \sumdelay_pipeline2_reg[1][15]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][11]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][15]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][15]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][15]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [15:12]),
        .O(\sumvector2[1]_14 [15:12]),
        .S({\sumdelay_pipeline2[1][15]_i_6_n_0 ,\sumdelay_pipeline2[1][15]_i_7_n_0 ,\sumdelay_pipeline2[1][15]_i_8_n_0 ,\sumdelay_pipeline2[1][15]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [16]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [16]));
  FDCE \sumdelay_pipeline2_reg[1][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [17]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [17]));
  FDCE \sumdelay_pipeline2_reg[1][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [18]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [18]));
  FDCE \sumdelay_pipeline2_reg[1][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [19]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [19]));
  CARRY4 \sumdelay_pipeline2_reg[1][19]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][15]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][19]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][19]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][19]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [19:16]),
        .O(\sumvector2[1]_14 [19:16]),
        .S({\sumdelay_pipeline2[1][19]_i_6_n_0 ,\sumdelay_pipeline2[1][19]_i_7_n_0 ,\sumdelay_pipeline2[1][19]_i_8_n_0 ,\sumdelay_pipeline2[1][19]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [1]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [1]));
  FDCE \sumdelay_pipeline2_reg[1][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [20]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [20]));
  FDCE \sumdelay_pipeline2_reg[1][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [21]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [21]));
  FDCE \sumdelay_pipeline2_reg[1][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [22]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [22]));
  FDCE \sumdelay_pipeline2_reg[1][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [23]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [23]));
  CARRY4 \sumdelay_pipeline2_reg[1][23]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][19]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][23]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][23]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][23]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [23:20]),
        .O(\sumvector2[1]_14 [23:20]),
        .S({\sumdelay_pipeline2[1][23]_i_6_n_0 ,\sumdelay_pipeline2[1][23]_i_7_n_0 ,\sumdelay_pipeline2[1][23]_i_8_n_0 ,\sumdelay_pipeline2[1][23]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [24]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [24]));
  FDCE \sumdelay_pipeline2_reg[1][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [25]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [25]));
  FDCE \sumdelay_pipeline2_reg[1][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [26]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [26]));
  FDCE \sumdelay_pipeline2_reg[1][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [27]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [27]));
  CARRY4 \sumdelay_pipeline2_reg[1][27]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][23]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][27]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][27]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][27]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [27:24]),
        .O(\sumvector2[1]_14 [27:24]),
        .S({\sumdelay_pipeline2[1][27]_i_6_n_0 ,\sumdelay_pipeline2[1][27]_i_7_n_0 ,\sumdelay_pipeline2[1][27]_i_8_n_0 ,\sumdelay_pipeline2[1][27]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [28]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [28]));
  FDCE \sumdelay_pipeline2_reg[1][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [29]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [29]));
  FDCE \sumdelay_pipeline2_reg[1][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [2]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [2]));
  FDCE \sumdelay_pipeline2_reg[1][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [30]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [30]));
  CARRY4 \sumdelay_pipeline2_reg[1][30]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][27]_i_1_n_0 ),
        .CO({\NLW_sumdelay_pipeline2_reg[1][30]_i_1_CO_UNCONNECTED [3:2],\sumdelay_pipeline2_reg[1][30]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline1_reg[2]_1 [29:28]}),
        .O({\NLW_sumdelay_pipeline2_reg[1][30]_i_1_O_UNCONNECTED [3],\sumvector2[1]_14 [30:28]}),
        .S({1'b0,\sumdelay_pipeline2[1][30]_i_4_n_0 ,\sumdelay_pipeline2[1][30]_i_5_n_0 ,\sumdelay_pipeline2[1][30]_i_6_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [3]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [3]));
  CARRY4 \sumdelay_pipeline2_reg[1][3]_i_1 
       (.CI(1'b0),
        .CO({\sumdelay_pipeline2_reg[1][3]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][3]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][3]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [3:0]),
        .O(\sumvector2[1]_14 [3:0]),
        .S({\sumdelay_pipeline2[1][3]_i_6_n_0 ,\sumdelay_pipeline2[1][3]_i_7_n_0 ,\sumdelay_pipeline2[1][3]_i_8_n_0 ,\sumdelay_pipeline2[1][3]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [4]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [4]));
  FDCE \sumdelay_pipeline2_reg[1][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [5]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [5]));
  FDCE \sumdelay_pipeline2_reg[1][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [6]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [6]));
  FDCE \sumdelay_pipeline2_reg[1][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [7]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [7]));
  CARRY4 \sumdelay_pipeline2_reg[1][7]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][3]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][7]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][7]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][7]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [7:4]),
        .O(\sumvector2[1]_14 [7:4]),
        .S({\sumdelay_pipeline2[1][7]_i_6_n_0 ,\sumdelay_pipeline2[1][7]_i_7_n_0 ,\sumdelay_pipeline2[1][7]_i_8_n_0 ,\sumdelay_pipeline2[1][7]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [8]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [8]));
  FDCE \sumdelay_pipeline2_reg[1][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [9]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [9]));
  FDCE \sumdelay_pipeline2_reg[2][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [0]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [0]));
  FDCE \sumdelay_pipeline2_reg[2][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [10]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [10]));
  FDCE \sumdelay_pipeline2_reg[2][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [11]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [11]));
  CARRY4 \sumdelay_pipeline2_reg[2][11]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][7]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][11]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][11]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][11]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [11:8]),
        .O(\sumvector2[2]_7 [11:8]),
        .S({\sumdelay_pipeline2[2][11]_i_6_n_0 ,\sumdelay_pipeline2[2][11]_i_7_n_0 ,\sumdelay_pipeline2[2][11]_i_8_n_0 ,\sumdelay_pipeline2[2][11]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [12]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [12]));
  FDCE \sumdelay_pipeline2_reg[2][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [13]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [13]));
  FDCE \sumdelay_pipeline2_reg[2][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [14]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [14]));
  FDCE \sumdelay_pipeline2_reg[2][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [15]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [15]));
  CARRY4 \sumdelay_pipeline2_reg[2][15]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][11]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][15]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][15]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][15]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [15:12]),
        .O(\sumvector2[2]_7 [15:12]),
        .S({\sumdelay_pipeline2[2][15]_i_6_n_0 ,\sumdelay_pipeline2[2][15]_i_7_n_0 ,\sumdelay_pipeline2[2][15]_i_8_n_0 ,\sumdelay_pipeline2[2][15]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [16]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [16]));
  FDCE \sumdelay_pipeline2_reg[2][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [17]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [17]));
  FDCE \sumdelay_pipeline2_reg[2][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [18]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [18]));
  FDCE \sumdelay_pipeline2_reg[2][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [19]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [19]));
  CARRY4 \sumdelay_pipeline2_reg[2][19]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][15]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][19]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][19]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][19]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [19:16]),
        .O(\sumvector2[2]_7 [19:16]),
        .S({\sumdelay_pipeline2[2][19]_i_6_n_0 ,\sumdelay_pipeline2[2][19]_i_7_n_0 ,\sumdelay_pipeline2[2][19]_i_8_n_0 ,\sumdelay_pipeline2[2][19]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [1]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [1]));
  FDCE \sumdelay_pipeline2_reg[2][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [20]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [20]));
  FDCE \sumdelay_pipeline2_reg[2][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [21]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [21]));
  FDCE \sumdelay_pipeline2_reg[2][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [22]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [22]));
  FDCE \sumdelay_pipeline2_reg[2][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [23]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [23]));
  CARRY4 \sumdelay_pipeline2_reg[2][23]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][19]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][23]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][23]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][23]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [23:20]),
        .O(\sumvector2[2]_7 [23:20]),
        .S({\sumdelay_pipeline2[2][23]_i_6_n_0 ,\sumdelay_pipeline2[2][23]_i_7_n_0 ,\sumdelay_pipeline2[2][23]_i_8_n_0 ,\sumdelay_pipeline2[2][23]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [24]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [24]));
  FDCE \sumdelay_pipeline2_reg[2][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [25]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [25]));
  FDCE \sumdelay_pipeline2_reg[2][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [26]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [26]));
  FDCE \sumdelay_pipeline2_reg[2][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [27]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [27]));
  CARRY4 \sumdelay_pipeline2_reg[2][27]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][23]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][27]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][27]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][27]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [27:24]),
        .O(\sumvector2[2]_7 [27:24]),
        .S({\sumdelay_pipeline2[2][27]_i_6_n_0 ,\sumdelay_pipeline2[2][27]_i_7_n_0 ,\sumdelay_pipeline2[2][27]_i_8_n_0 ,\sumdelay_pipeline2[2][27]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [28]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [28]));
  FDCE \sumdelay_pipeline2_reg[2][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [29]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [29]));
  FDCE \sumdelay_pipeline2_reg[2][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [2]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [2]));
  FDCE \sumdelay_pipeline2_reg[2][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [30]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [30]));
  CARRY4 \sumdelay_pipeline2_reg[2][30]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][27]_i_1_n_0 ),
        .CO({\NLW_sumdelay_pipeline2_reg[2][30]_i_1_CO_UNCONNECTED [3:2],\sumdelay_pipeline2_reg[2][30]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline1_reg[4]_0 [29:28]}),
        .O({\NLW_sumdelay_pipeline2_reg[2][30]_i_1_O_UNCONNECTED [3],\sumvector2[2]_7 [30:28]}),
        .S({1'b0,\sumdelay_pipeline2[2][30]_i_4_n_0 ,\sumdelay_pipeline2[2][30]_i_5_n_0 ,\sumdelay_pipeline2[2][30]_i_6_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [3]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [3]));
  CARRY4 \sumdelay_pipeline2_reg[2][3]_i_1 
       (.CI(1'b0),
        .CO({\sumdelay_pipeline2_reg[2][3]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][3]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][3]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [3:0]),
        .O(\sumvector2[2]_7 [3:0]),
        .S({\sumdelay_pipeline2[2][3]_i_6_n_0 ,\sumdelay_pipeline2[2][3]_i_7_n_0 ,\sumdelay_pipeline2[2][3]_i_8_n_0 ,\sumdelay_pipeline2[2][3]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [4]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [4]));
  FDCE \sumdelay_pipeline2_reg[2][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [5]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [5]));
  FDCE \sumdelay_pipeline2_reg[2][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [6]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [6]));
  FDCE \sumdelay_pipeline2_reg[2][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [7]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [7]));
  CARRY4 \sumdelay_pipeline2_reg[2][7]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][3]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][7]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][7]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][7]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [7:4]),
        .O(\sumvector2[2]_7 [7:4]),
        .S({\sumdelay_pipeline2[2][7]_i_6_n_0 ,\sumdelay_pipeline2[2][7]_i_7_n_0 ,\sumdelay_pipeline2[2][7]_i_8_n_0 ,\sumdelay_pipeline2[2][7]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [8]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [8]));
  FDCE \sumdelay_pipeline2_reg[2][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [9]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][11]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [11]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [11]),
        .O(\sumdelay_pipeline3[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][11]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [10]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [10]),
        .O(\sumdelay_pipeline3[0][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][11]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [9]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [9]),
        .O(\sumdelay_pipeline3[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][11]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [8]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [8]),
        .O(\sumdelay_pipeline3[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][15]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [15]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [15]),
        .O(\sumdelay_pipeline3[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][15]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [14]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [14]),
        .O(\sumdelay_pipeline3[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][15]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [13]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [13]),
        .O(\sumdelay_pipeline3[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][15]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [12]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [12]),
        .O(\sumdelay_pipeline3[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][19]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [19]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [19]),
        .O(\sumdelay_pipeline3[0][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][19]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [18]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [18]),
        .O(\sumdelay_pipeline3[0][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][19]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [17]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [17]),
        .O(\sumdelay_pipeline3[0][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][19]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [16]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [16]),
        .O(\sumdelay_pipeline3[0][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][23]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [23]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [23]),
        .O(\sumdelay_pipeline3[0][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][23]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [22]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [22]),
        .O(\sumdelay_pipeline3[0][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][23]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [21]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [21]),
        .O(\sumdelay_pipeline3[0][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][23]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [20]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [20]),
        .O(\sumdelay_pipeline3[0][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][27]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [27]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [27]),
        .O(\sumdelay_pipeline3[0][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][27]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [26]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [26]),
        .O(\sumdelay_pipeline3[0][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][27]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [25]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [25]),
        .O(\sumdelay_pipeline3[0][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][27]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [24]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [24]),
        .O(\sumdelay_pipeline3[0][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][30]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [30]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [30]),
        .O(\sumdelay_pipeline3[0][30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][30]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [29]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [29]),
        .O(\sumdelay_pipeline3[0][30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][30]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [28]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [28]),
        .O(\sumdelay_pipeline3[0][30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][3]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [3]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [3]),
        .O(\sumdelay_pipeline3[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][3]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [2]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [2]),
        .O(\sumdelay_pipeline3[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][3]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [1]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [1]),
        .O(\sumdelay_pipeline3[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][3]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [0]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [0]),
        .O(\sumdelay_pipeline3[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][7]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [7]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [7]),
        .O(\sumdelay_pipeline3[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][7]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [6]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [6]),
        .O(\sumdelay_pipeline3[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][7]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [5]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [5]),
        .O(\sumdelay_pipeline3[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][7]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [4]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [4]),
        .O(\sumdelay_pipeline3[0][7]_i_5_n_0 ));
  FDCE \sumdelay_pipeline3_reg[0][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [0]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [0]));
  FDCE \sumdelay_pipeline3_reg[0][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [10]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [10]));
  FDCE \sumdelay_pipeline3_reg[0][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [11]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [11]));
  CARRY4 \sumdelay_pipeline3_reg[0][11]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][7]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][11]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][11]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][11]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [11:8]),
        .O(\sumvector3[0]_22 [11:8]),
        .S({\sumdelay_pipeline3[0][11]_i_2_n_0 ,\sumdelay_pipeline3[0][11]_i_3_n_0 ,\sumdelay_pipeline3[0][11]_i_4_n_0 ,\sumdelay_pipeline3[0][11]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [12]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [12]));
  FDCE \sumdelay_pipeline3_reg[0][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [13]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [13]));
  FDCE \sumdelay_pipeline3_reg[0][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [14]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [14]));
  FDCE \sumdelay_pipeline3_reg[0][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [15]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [15]));
  CARRY4 \sumdelay_pipeline3_reg[0][15]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][11]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][15]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][15]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][15]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [15:12]),
        .O(\sumvector3[0]_22 [15:12]),
        .S({\sumdelay_pipeline3[0][15]_i_2_n_0 ,\sumdelay_pipeline3[0][15]_i_3_n_0 ,\sumdelay_pipeline3[0][15]_i_4_n_0 ,\sumdelay_pipeline3[0][15]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [16]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [16]));
  FDCE \sumdelay_pipeline3_reg[0][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [17]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [17]));
  FDCE \sumdelay_pipeline3_reg[0][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [18]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [18]));
  FDCE \sumdelay_pipeline3_reg[0][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [19]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [19]));
  CARRY4 \sumdelay_pipeline3_reg[0][19]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][15]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][19]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][19]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][19]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [19:16]),
        .O(\sumvector3[0]_22 [19:16]),
        .S({\sumdelay_pipeline3[0][19]_i_2_n_0 ,\sumdelay_pipeline3[0][19]_i_3_n_0 ,\sumdelay_pipeline3[0][19]_i_4_n_0 ,\sumdelay_pipeline3[0][19]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [1]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [1]));
  FDCE \sumdelay_pipeline3_reg[0][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [20]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [20]));
  FDCE \sumdelay_pipeline3_reg[0][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [21]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [21]));
  FDCE \sumdelay_pipeline3_reg[0][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [22]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [22]));
  FDCE \sumdelay_pipeline3_reg[0][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [23]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [23]));
  CARRY4 \sumdelay_pipeline3_reg[0][23]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][19]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][23]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][23]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][23]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [23:20]),
        .O(\sumvector3[0]_22 [23:20]),
        .S({\sumdelay_pipeline3[0][23]_i_2_n_0 ,\sumdelay_pipeline3[0][23]_i_3_n_0 ,\sumdelay_pipeline3[0][23]_i_4_n_0 ,\sumdelay_pipeline3[0][23]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [24]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [24]));
  FDCE \sumdelay_pipeline3_reg[0][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [25]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [25]));
  FDCE \sumdelay_pipeline3_reg[0][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [26]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [26]));
  FDCE \sumdelay_pipeline3_reg[0][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [27]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [27]));
  CARRY4 \sumdelay_pipeline3_reg[0][27]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][23]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][27]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][27]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][27]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [27:24]),
        .O(\sumvector3[0]_22 [27:24]),
        .S({\sumdelay_pipeline3[0][27]_i_2_n_0 ,\sumdelay_pipeline3[0][27]_i_3_n_0 ,\sumdelay_pipeline3[0][27]_i_4_n_0 ,\sumdelay_pipeline3[0][27]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [28]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [28]));
  FDCE \sumdelay_pipeline3_reg[0][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [29]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [29]));
  FDCE \sumdelay_pipeline3_reg[0][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [2]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [2]));
  FDCE \sumdelay_pipeline3_reg[0][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [30]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [30]));
  CARRY4 \sumdelay_pipeline3_reg[0][30]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][27]_i_1_n_0 ),
        .CO({\NLW_sumdelay_pipeline3_reg[0][30]_i_1_CO_UNCONNECTED [3:2],\sumdelay_pipeline3_reg[0][30]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline2_reg[0]_21 [29:28]}),
        .O({\NLW_sumdelay_pipeline3_reg[0][30]_i_1_O_UNCONNECTED [3],\sumvector3[0]_22 [30:28]}),
        .S({1'b0,\sumdelay_pipeline3[0][30]_i_2_n_0 ,\sumdelay_pipeline3[0][30]_i_3_n_0 ,\sumdelay_pipeline3[0][30]_i_4_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [3]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [3]));
  CARRY4 \sumdelay_pipeline3_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\sumdelay_pipeline3_reg[0][3]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][3]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][3]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [3:0]),
        .O(\sumvector3[0]_22 [3:0]),
        .S({\sumdelay_pipeline3[0][3]_i_2_n_0 ,\sumdelay_pipeline3[0][3]_i_3_n_0 ,\sumdelay_pipeline3[0][3]_i_4_n_0 ,\sumdelay_pipeline3[0][3]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [4]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [4]));
  FDCE \sumdelay_pipeline3_reg[0][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [5]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [5]));
  FDCE \sumdelay_pipeline3_reg[0][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [6]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [6]));
  FDCE \sumdelay_pipeline3_reg[0][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [7]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [7]));
  CARRY4 \sumdelay_pipeline3_reg[0][7]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][3]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][7]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][7]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][7]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [7:4]),
        .O(\sumvector3[0]_22 [7:4]),
        .S({\sumdelay_pipeline3[0][7]_i_2_n_0 ,\sumdelay_pipeline3[0][7]_i_3_n_0 ,\sumdelay_pipeline3[0][7]_i_4_n_0 ,\sumdelay_pipeline3[0][7]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [8]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [8]));
  FDCE \sumdelay_pipeline3_reg[0][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [9]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [9]));
  FDCE \sumdelay_pipeline3_reg[1][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [0]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [0]));
  FDCE \sumdelay_pipeline3_reg[1][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [10]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [10]));
  FDCE \sumdelay_pipeline3_reg[1][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [11]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [11]));
  FDCE \sumdelay_pipeline3_reg[1][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [12]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [12]));
  FDCE \sumdelay_pipeline3_reg[1][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [13]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [13]));
  FDCE \sumdelay_pipeline3_reg[1][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [14]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [14]));
  FDCE \sumdelay_pipeline3_reg[1][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [15]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [15]));
  FDCE \sumdelay_pipeline3_reg[1][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [16]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [16]));
  FDCE \sumdelay_pipeline3_reg[1][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [17]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [17]));
  FDCE \sumdelay_pipeline3_reg[1][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [18]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [18]));
  FDCE \sumdelay_pipeline3_reg[1][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [19]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [19]));
  FDCE \sumdelay_pipeline3_reg[1][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [1]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [1]));
  FDCE \sumdelay_pipeline3_reg[1][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [20]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [20]));
  FDCE \sumdelay_pipeline3_reg[1][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [21]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [21]));
  FDCE \sumdelay_pipeline3_reg[1][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [22]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [22]));
  FDCE \sumdelay_pipeline3_reg[1][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [23]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [23]));
  FDCE \sumdelay_pipeline3_reg[1][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [24]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [24]));
  FDCE \sumdelay_pipeline3_reg[1][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [25]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [25]));
  FDCE \sumdelay_pipeline3_reg[1][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [26]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [26]));
  FDCE \sumdelay_pipeline3_reg[1][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [27]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [27]));
  FDCE \sumdelay_pipeline3_reg[1][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [28]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [28]));
  FDCE \sumdelay_pipeline3_reg[1][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [29]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [29]));
  FDCE \sumdelay_pipeline3_reg[1][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [2]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [2]));
  FDCE \sumdelay_pipeline3_reg[1][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [30]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [30]));
  FDCE \sumdelay_pipeline3_reg[1][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [3]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [3]));
  FDCE \sumdelay_pipeline3_reg[1][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [4]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [4]));
  FDCE \sumdelay_pipeline3_reg[1][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [5]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [5]));
  FDCE \sumdelay_pipeline3_reg[1][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [6]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [6]));
  FDCE \sumdelay_pipeline3_reg[1][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [7]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [7]));
  FDCE \sumdelay_pipeline3_reg[1][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [8]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [8]));
  FDCE \sumdelay_pipeline3_reg[1][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [9]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [9]));
endmodule

(* ORIG_REF_NAME = "fir_interp" *) 
module system_axi_dac_interpolate_0_fir_interp_2
   (B,
    \output_register_reg[30]_0 ,
    E,
    dac_clk,
    reset0,
    \sumdelay_pipeline2_reg[0][30]_0 ,
    Q);
  output [0:0]B;
  output [30:0]\output_register_reg[30]_0 ;
  input [0:0]E;
  input dac_clk;
  input reset0;
  input \sumdelay_pipeline2_reg[0][30]_0 ;
  input [15:0]Q;

  wire [0:0]B;
  wire [0:0]E;
  wire [15:0]Q;
  wire add_temp_1_n_100;
  wire add_temp_1_n_101;
  wire add_temp_1_n_102;
  wire add_temp_1_n_103;
  wire add_temp_1_n_104;
  wire add_temp_1_n_105;
  wire add_temp_1_n_75;
  wire add_temp_1_n_76;
  wire add_temp_1_n_77;
  wire add_temp_1_n_78;
  wire add_temp_1_n_79;
  wire add_temp_1_n_80;
  wire add_temp_1_n_81;
  wire add_temp_1_n_82;
  wire add_temp_1_n_83;
  wire add_temp_1_n_84;
  wire add_temp_1_n_85;
  wire add_temp_1_n_86;
  wire add_temp_1_n_87;
  wire add_temp_1_n_88;
  wire add_temp_1_n_89;
  wire add_temp_1_n_90;
  wire add_temp_1_n_91;
  wire add_temp_1_n_92;
  wire add_temp_1_n_93;
  wire add_temp_1_n_94;
  wire add_temp_1_n_95;
  wire add_temp_1_n_96;
  wire add_temp_1_n_97;
  wire add_temp_1_n_98;
  wire add_temp_1_n_99;
  wire add_temp_2_n_100;
  wire add_temp_2_n_101;
  wire add_temp_2_n_102;
  wire add_temp_2_n_103;
  wire add_temp_2_n_104;
  wire add_temp_2_n_105;
  wire add_temp_2_n_74;
  wire add_temp_2_n_75;
  wire add_temp_2_n_76;
  wire add_temp_2_n_77;
  wire add_temp_2_n_78;
  wire add_temp_2_n_79;
  wire add_temp_2_n_80;
  wire add_temp_2_n_81;
  wire add_temp_2_n_82;
  wire add_temp_2_n_83;
  wire add_temp_2_n_84;
  wire add_temp_2_n_85;
  wire add_temp_2_n_86;
  wire add_temp_2_n_87;
  wire add_temp_2_n_88;
  wire add_temp_2_n_89;
  wire add_temp_2_n_90;
  wire add_temp_2_n_91;
  wire add_temp_2_n_92;
  wire add_temp_2_n_93;
  wire add_temp_2_n_94;
  wire add_temp_2_n_95;
  wire add_temp_2_n_96;
  wire add_temp_2_n_97;
  wire add_temp_2_n_98;
  wire add_temp_2_n_99;
  wire add_temp_3_i_1__0_n_0;
  wire add_temp_3_n_100;
  wire add_temp_3_n_101;
  wire add_temp_3_n_102;
  wire add_temp_3_n_103;
  wire add_temp_3_n_104;
  wire add_temp_3_n_105;
  wire add_temp_3_n_74;
  wire add_temp_3_n_75;
  wire add_temp_3_n_76;
  wire add_temp_3_n_77;
  wire add_temp_3_n_78;
  wire add_temp_3_n_79;
  wire add_temp_3_n_80;
  wire add_temp_3_n_81;
  wire add_temp_3_n_82;
  wire add_temp_3_n_83;
  wire add_temp_3_n_84;
  wire add_temp_3_n_85;
  wire add_temp_3_n_86;
  wire add_temp_3_n_87;
  wire add_temp_3_n_88;
  wire add_temp_3_n_89;
  wire add_temp_3_n_90;
  wire add_temp_3_n_91;
  wire add_temp_3_n_92;
  wire add_temp_3_n_93;
  wire add_temp_3_n_94;
  wire add_temp_3_n_95;
  wire add_temp_3_n_96;
  wire add_temp_3_n_97;
  wire add_temp_3_n_98;
  wire add_temp_3_n_99;
  wire add_temp_4_i_1__0_n_0;
  wire add_temp_4_n_100;
  wire add_temp_4_n_101;
  wire add_temp_4_n_102;
  wire add_temp_4_n_103;
  wire add_temp_4_n_104;
  wire add_temp_4_n_105;
  wire add_temp_4_n_75;
  wire add_temp_4_n_76;
  wire add_temp_4_n_77;
  wire add_temp_4_n_78;
  wire add_temp_4_n_79;
  wire add_temp_4_n_80;
  wire add_temp_4_n_81;
  wire add_temp_4_n_82;
  wire add_temp_4_n_83;
  wire add_temp_4_n_84;
  wire add_temp_4_n_85;
  wire add_temp_4_n_86;
  wire add_temp_4_n_87;
  wire add_temp_4_n_88;
  wire add_temp_4_n_89;
  wire add_temp_4_n_90;
  wire add_temp_4_n_91;
  wire add_temp_4_n_92;
  wire add_temp_4_n_93;
  wire add_temp_4_n_94;
  wire add_temp_4_n_95;
  wire add_temp_4_n_96;
  wire add_temp_4_n_97;
  wire add_temp_4_n_98;
  wire add_temp_4_n_99;
  wire add_temp_5_n_100;
  wire add_temp_5_n_101;
  wire add_temp_5_n_102;
  wire add_temp_5_n_103;
  wire add_temp_5_n_104;
  wire add_temp_5_n_105;
  wire add_temp_5_n_78;
  wire add_temp_5_n_79;
  wire add_temp_5_n_80;
  wire add_temp_5_n_81;
  wire add_temp_5_n_82;
  wire add_temp_5_n_83;
  wire add_temp_5_n_84;
  wire add_temp_5_n_85;
  wire add_temp_5_n_86;
  wire add_temp_5_n_87;
  wire add_temp_5_n_88;
  wire add_temp_5_n_89;
  wire add_temp_5_n_90;
  wire add_temp_5_n_91;
  wire add_temp_5_n_92;
  wire add_temp_5_n_93;
  wire add_temp_5_n_94;
  wire add_temp_5_n_95;
  wire add_temp_5_n_96;
  wire add_temp_5_n_97;
  wire add_temp_5_n_98;
  wire add_temp_5_n_99;
  wire add_temp_n_100;
  wire add_temp_n_101;
  wire add_temp_n_102;
  wire add_temp_n_103;
  wire add_temp_n_104;
  wire add_temp_n_105;
  wire add_temp_n_78;
  wire add_temp_n_79;
  wire add_temp_n_80;
  wire add_temp_n_81;
  wire add_temp_n_82;
  wire add_temp_n_83;
  wire add_temp_n_84;
  wire add_temp_n_85;
  wire add_temp_n_86;
  wire add_temp_n_87;
  wire add_temp_n_88;
  wire add_temp_n_89;
  wire add_temp_n_90;
  wire add_temp_n_91;
  wire add_temp_n_92;
  wire add_temp_n_93;
  wire add_temp_n_94;
  wire add_temp_n_95;
  wire add_temp_n_96;
  wire add_temp_n_97;
  wire add_temp_n_98;
  wire add_temp_n_99;
  wire \cur_count[0]_i_2_n_0 ;
  wire dac_clk;
  wire dac_fir_valid;
  wire [15:0]\delay_pipeline_reg[0]_3 ;
  wire [15:0]\delay_pipeline_reg[10]_18 ;
  wire [15:0]\delay_pipeline_reg[11]_19 ;
  wire [15:0]\delay_pipeline_reg[1]_4 ;
  wire [15:0]\delay_pipeline_reg[2]_5 ;
  wire [15:0]\delay_pipeline_reg[3]_6 ;
  wire [15:0]\delay_pipeline_reg[4]_10 ;
  wire [15:0]\delay_pipeline_reg[5]_11 ;
  wire [15:0]\delay_pipeline_reg[6]_12 ;
  wire [15:0]\delay_pipeline_reg[7]_13 ;
  wire [15:0]\delay_pipeline_reg[8]_16 ;
  wire [15:0]\delay_pipeline_reg[9]_17 ;
  wire \output_register[11]_i_2_n_0 ;
  wire \output_register[11]_i_3_n_0 ;
  wire \output_register[11]_i_4_n_0 ;
  wire \output_register[11]_i_5_n_0 ;
  wire \output_register[15]_i_2_n_0 ;
  wire \output_register[15]_i_3_n_0 ;
  wire \output_register[15]_i_4_n_0 ;
  wire \output_register[15]_i_5_n_0 ;
  wire \output_register[19]_i_2_n_0 ;
  wire \output_register[19]_i_3_n_0 ;
  wire \output_register[19]_i_4_n_0 ;
  wire \output_register[19]_i_5_n_0 ;
  wire \output_register[23]_i_2_n_0 ;
  wire \output_register[23]_i_3_n_0 ;
  wire \output_register[23]_i_4_n_0 ;
  wire \output_register[23]_i_5_n_0 ;
  wire \output_register[27]_i_2_n_0 ;
  wire \output_register[27]_i_3_n_0 ;
  wire \output_register[27]_i_4_n_0 ;
  wire \output_register[27]_i_5_n_0 ;
  wire \output_register[30]_i_2_n_0 ;
  wire \output_register[30]_i_3_n_0 ;
  wire \output_register[30]_i_4_n_0 ;
  wire \output_register[3]_i_2_n_0 ;
  wire \output_register[3]_i_3_n_0 ;
  wire \output_register[3]_i_4_n_0 ;
  wire \output_register[3]_i_5_n_0 ;
  wire \output_register[7]_i_2_n_0 ;
  wire \output_register[7]_i_3_n_0 ;
  wire \output_register[7]_i_4_n_0 ;
  wire \output_register[7]_i_5_n_0 ;
  wire \output_register_reg[11]_i_1_n_0 ;
  wire \output_register_reg[11]_i_1_n_1 ;
  wire \output_register_reg[11]_i_1_n_2 ;
  wire \output_register_reg[11]_i_1_n_3 ;
  wire \output_register_reg[15]_i_1_n_0 ;
  wire \output_register_reg[15]_i_1_n_1 ;
  wire \output_register_reg[15]_i_1_n_2 ;
  wire \output_register_reg[15]_i_1_n_3 ;
  wire \output_register_reg[19]_i_1_n_0 ;
  wire \output_register_reg[19]_i_1_n_1 ;
  wire \output_register_reg[19]_i_1_n_2 ;
  wire \output_register_reg[19]_i_1_n_3 ;
  wire \output_register_reg[23]_i_1_n_0 ;
  wire \output_register_reg[23]_i_1_n_1 ;
  wire \output_register_reg[23]_i_1_n_2 ;
  wire \output_register_reg[23]_i_1_n_3 ;
  wire \output_register_reg[27]_i_1_n_0 ;
  wire \output_register_reg[27]_i_1_n_1 ;
  wire \output_register_reg[27]_i_1_n_2 ;
  wire \output_register_reg[27]_i_1_n_3 ;
  wire [30:0]\output_register_reg[30]_0 ;
  wire \output_register_reg[30]_i_1_n_2 ;
  wire \output_register_reg[30]_i_1_n_3 ;
  wire \output_register_reg[3]_i_1_n_0 ;
  wire \output_register_reg[3]_i_1_n_1 ;
  wire \output_register_reg[3]_i_1_n_2 ;
  wire \output_register_reg[3]_i_1_n_3 ;
  wire \output_register_reg[7]_i_1_n_0 ;
  wire \output_register_reg[7]_i_1_n_1 ;
  wire \output_register_reg[7]_i_1_n_2 ;
  wire \output_register_reg[7]_i_1_n_3 ;
  wire product_10_i_1__0_n_0;
  wire product_10_i_2__0_n_0;
  wire product_10_n_100;
  wire product_10_n_101;
  wire product_10_n_102;
  wire product_10_n_103;
  wire product_10_n_104;
  wire product_10_n_105;
  wire product_10_n_106;
  wire product_10_n_107;
  wire product_10_n_108;
  wire product_10_n_109;
  wire product_10_n_110;
  wire product_10_n_111;
  wire product_10_n_112;
  wire product_10_n_113;
  wire product_10_n_114;
  wire product_10_n_115;
  wire product_10_n_116;
  wire product_10_n_117;
  wire product_10_n_118;
  wire product_10_n_119;
  wire product_10_n_120;
  wire product_10_n_121;
  wire product_10_n_122;
  wire product_10_n_123;
  wire product_10_n_124;
  wire product_10_n_125;
  wire product_10_n_126;
  wire product_10_n_127;
  wire product_10_n_128;
  wire product_10_n_129;
  wire product_10_n_130;
  wire product_10_n_131;
  wire product_10_n_132;
  wire product_10_n_133;
  wire product_10_n_134;
  wire product_10_n_135;
  wire product_10_n_136;
  wire product_10_n_137;
  wire product_10_n_138;
  wire product_10_n_139;
  wire product_10_n_140;
  wire product_10_n_141;
  wire product_10_n_142;
  wire product_10_n_143;
  wire product_10_n_144;
  wire product_10_n_145;
  wire product_10_n_146;
  wire product_10_n_147;
  wire product_10_n_148;
  wire product_10_n_149;
  wire product_10_n_150;
  wire product_10_n_151;
  wire product_10_n_152;
  wire product_10_n_153;
  wire product_10_n_80;
  wire product_10_n_81;
  wire product_10_n_82;
  wire product_10_n_83;
  wire product_10_n_84;
  wire product_10_n_85;
  wire product_10_n_86;
  wire product_10_n_87;
  wire product_10_n_88;
  wire product_10_n_89;
  wire product_10_n_90;
  wire product_10_n_91;
  wire product_10_n_92;
  wire product_10_n_93;
  wire product_10_n_94;
  wire product_10_n_95;
  wire product_10_n_96;
  wire product_10_n_97;
  wire product_10_n_98;
  wire product_10_n_99;
  wire product_2_n_100;
  wire product_2_n_101;
  wire product_2_n_102;
  wire product_2_n_103;
  wire product_2_n_104;
  wire product_2_n_105;
  wire product_2_n_106;
  wire product_2_n_107;
  wire product_2_n_108;
  wire product_2_n_109;
  wire product_2_n_110;
  wire product_2_n_111;
  wire product_2_n_112;
  wire product_2_n_113;
  wire product_2_n_114;
  wire product_2_n_115;
  wire product_2_n_116;
  wire product_2_n_117;
  wire product_2_n_118;
  wire product_2_n_119;
  wire product_2_n_120;
  wire product_2_n_121;
  wire product_2_n_122;
  wire product_2_n_123;
  wire product_2_n_124;
  wire product_2_n_125;
  wire product_2_n_126;
  wire product_2_n_127;
  wire product_2_n_128;
  wire product_2_n_129;
  wire product_2_n_130;
  wire product_2_n_131;
  wire product_2_n_132;
  wire product_2_n_133;
  wire product_2_n_134;
  wire product_2_n_135;
  wire product_2_n_136;
  wire product_2_n_137;
  wire product_2_n_138;
  wire product_2_n_139;
  wire product_2_n_140;
  wire product_2_n_141;
  wire product_2_n_142;
  wire product_2_n_143;
  wire product_2_n_144;
  wire product_2_n_145;
  wire product_2_n_146;
  wire product_2_n_147;
  wire product_2_n_148;
  wire product_2_n_149;
  wire product_2_n_150;
  wire product_2_n_151;
  wire product_2_n_152;
  wire product_2_n_153;
  wire product_2_n_78;
  wire product_2_n_79;
  wire product_2_n_80;
  wire product_2_n_81;
  wire product_2_n_82;
  wire product_2_n_83;
  wire product_2_n_84;
  wire product_2_n_85;
  wire product_2_n_86;
  wire product_2_n_87;
  wire product_2_n_88;
  wire product_2_n_89;
  wire product_2_n_90;
  wire product_2_n_91;
  wire product_2_n_92;
  wire product_2_n_93;
  wire product_2_n_94;
  wire product_2_n_95;
  wire product_2_n_96;
  wire product_2_n_97;
  wire product_2_n_98;
  wire product_2_n_99;
  wire product_4_n_100;
  wire product_4_n_101;
  wire product_4_n_102;
  wire product_4_n_103;
  wire product_4_n_104;
  wire product_4_n_105;
  wire product_4_n_106;
  wire product_4_n_107;
  wire product_4_n_108;
  wire product_4_n_109;
  wire product_4_n_110;
  wire product_4_n_111;
  wire product_4_n_112;
  wire product_4_n_113;
  wire product_4_n_114;
  wire product_4_n_115;
  wire product_4_n_116;
  wire product_4_n_117;
  wire product_4_n_118;
  wire product_4_n_119;
  wire product_4_n_120;
  wire product_4_n_121;
  wire product_4_n_122;
  wire product_4_n_123;
  wire product_4_n_124;
  wire product_4_n_125;
  wire product_4_n_126;
  wire product_4_n_127;
  wire product_4_n_128;
  wire product_4_n_129;
  wire product_4_n_130;
  wire product_4_n_131;
  wire product_4_n_132;
  wire product_4_n_133;
  wire product_4_n_134;
  wire product_4_n_135;
  wire product_4_n_136;
  wire product_4_n_137;
  wire product_4_n_138;
  wire product_4_n_139;
  wire product_4_n_140;
  wire product_4_n_141;
  wire product_4_n_142;
  wire product_4_n_143;
  wire product_4_n_144;
  wire product_4_n_145;
  wire product_4_n_146;
  wire product_4_n_147;
  wire product_4_n_148;
  wire product_4_n_149;
  wire product_4_n_150;
  wire product_4_n_151;
  wire product_4_n_152;
  wire product_4_n_153;
  wire product_4_n_77;
  wire product_4_n_78;
  wire product_4_n_79;
  wire product_4_n_80;
  wire product_4_n_81;
  wire product_4_n_82;
  wire product_4_n_83;
  wire product_4_n_84;
  wire product_4_n_85;
  wire product_4_n_86;
  wire product_4_n_87;
  wire product_4_n_88;
  wire product_4_n_89;
  wire product_4_n_90;
  wire product_4_n_91;
  wire product_4_n_92;
  wire product_4_n_93;
  wire product_4_n_94;
  wire product_4_n_95;
  wire product_4_n_96;
  wire product_4_n_97;
  wire product_4_n_98;
  wire product_4_n_99;
  wire product_6_i_1__0_n_0;
  wire product_6_n_100;
  wire product_6_n_101;
  wire product_6_n_102;
  wire product_6_n_103;
  wire product_6_n_104;
  wire product_6_n_105;
  wire product_6_n_106;
  wire product_6_n_107;
  wire product_6_n_108;
  wire product_6_n_109;
  wire product_6_n_110;
  wire product_6_n_111;
  wire product_6_n_112;
  wire product_6_n_113;
  wire product_6_n_114;
  wire product_6_n_115;
  wire product_6_n_116;
  wire product_6_n_117;
  wire product_6_n_118;
  wire product_6_n_119;
  wire product_6_n_120;
  wire product_6_n_121;
  wire product_6_n_122;
  wire product_6_n_123;
  wire product_6_n_124;
  wire product_6_n_125;
  wire product_6_n_126;
  wire product_6_n_127;
  wire product_6_n_128;
  wire product_6_n_129;
  wire product_6_n_130;
  wire product_6_n_131;
  wire product_6_n_132;
  wire product_6_n_133;
  wire product_6_n_134;
  wire product_6_n_135;
  wire product_6_n_136;
  wire product_6_n_137;
  wire product_6_n_138;
  wire product_6_n_139;
  wire product_6_n_140;
  wire product_6_n_141;
  wire product_6_n_142;
  wire product_6_n_143;
  wire product_6_n_144;
  wire product_6_n_145;
  wire product_6_n_146;
  wire product_6_n_147;
  wire product_6_n_148;
  wire product_6_n_149;
  wire product_6_n_150;
  wire product_6_n_151;
  wire product_6_n_152;
  wire product_6_n_153;
  wire product_6_n_74;
  wire product_6_n_75;
  wire product_6_n_76;
  wire product_6_n_77;
  wire product_6_n_78;
  wire product_6_n_79;
  wire product_6_n_80;
  wire product_6_n_81;
  wire product_6_n_82;
  wire product_6_n_83;
  wire product_6_n_84;
  wire product_6_n_85;
  wire product_6_n_86;
  wire product_6_n_87;
  wire product_6_n_88;
  wire product_6_n_89;
  wire product_6_n_90;
  wire product_6_n_91;
  wire product_6_n_92;
  wire product_6_n_93;
  wire product_6_n_94;
  wire product_6_n_95;
  wire product_6_n_96;
  wire product_6_n_97;
  wire product_6_n_98;
  wire product_6_n_99;
  wire product_8_n_100;
  wire product_8_n_101;
  wire product_8_n_102;
  wire product_8_n_103;
  wire product_8_n_104;
  wire product_8_n_105;
  wire product_8_n_106;
  wire product_8_n_107;
  wire product_8_n_108;
  wire product_8_n_109;
  wire product_8_n_110;
  wire product_8_n_111;
  wire product_8_n_112;
  wire product_8_n_113;
  wire product_8_n_114;
  wire product_8_n_115;
  wire product_8_n_116;
  wire product_8_n_117;
  wire product_8_n_118;
  wire product_8_n_119;
  wire product_8_n_120;
  wire product_8_n_121;
  wire product_8_n_122;
  wire product_8_n_123;
  wire product_8_n_124;
  wire product_8_n_125;
  wire product_8_n_126;
  wire product_8_n_127;
  wire product_8_n_128;
  wire product_8_n_129;
  wire product_8_n_130;
  wire product_8_n_131;
  wire product_8_n_132;
  wire product_8_n_133;
  wire product_8_n_134;
  wire product_8_n_135;
  wire product_8_n_136;
  wire product_8_n_137;
  wire product_8_n_138;
  wire product_8_n_139;
  wire product_8_n_140;
  wire product_8_n_141;
  wire product_8_n_142;
  wire product_8_n_143;
  wire product_8_n_144;
  wire product_8_n_145;
  wire product_8_n_146;
  wire product_8_n_147;
  wire product_8_n_148;
  wire product_8_n_149;
  wire product_8_n_150;
  wire product_8_n_151;
  wire product_8_n_152;
  wire product_8_n_153;
  wire product_8_n_77;
  wire product_8_n_78;
  wire product_8_n_79;
  wire product_8_n_80;
  wire product_8_n_81;
  wire product_8_n_82;
  wire product_8_n_83;
  wire product_8_n_84;
  wire product_8_n_85;
  wire product_8_n_86;
  wire product_8_n_87;
  wire product_8_n_88;
  wire product_8_n_89;
  wire product_8_n_90;
  wire product_8_n_91;
  wire product_8_n_92;
  wire product_8_n_93;
  wire product_8_n_94;
  wire product_8_n_95;
  wire product_8_n_96;
  wire product_8_n_97;
  wire product_8_n_98;
  wire product_8_n_99;
  wire product_n_100;
  wire product_n_101;
  wire product_n_102;
  wire product_n_103;
  wire product_n_104;
  wire product_n_105;
  wire product_n_106;
  wire product_n_107;
  wire product_n_108;
  wire product_n_109;
  wire product_n_110;
  wire product_n_111;
  wire product_n_112;
  wire product_n_113;
  wire product_n_114;
  wire product_n_115;
  wire product_n_116;
  wire product_n_117;
  wire product_n_118;
  wire product_n_119;
  wire product_n_120;
  wire product_n_121;
  wire product_n_122;
  wire product_n_123;
  wire product_n_124;
  wire product_n_125;
  wire product_n_126;
  wire product_n_127;
  wire product_n_128;
  wire product_n_129;
  wire product_n_130;
  wire product_n_131;
  wire product_n_132;
  wire product_n_133;
  wire product_n_134;
  wire product_n_135;
  wire product_n_136;
  wire product_n_137;
  wire product_n_138;
  wire product_n_139;
  wire product_n_140;
  wire product_n_141;
  wire product_n_142;
  wire product_n_143;
  wire product_n_144;
  wire product_n_145;
  wire product_n_146;
  wire product_n_147;
  wire product_n_148;
  wire product_n_149;
  wire product_n_150;
  wire product_n_151;
  wire product_n_152;
  wire product_n_153;
  wire product_n_81;
  wire product_n_82;
  wire product_n_83;
  wire product_n_84;
  wire product_n_85;
  wire product_n_86;
  wire product_n_87;
  wire product_n_88;
  wire product_n_89;
  wire product_n_90;
  wire product_n_91;
  wire product_n_92;
  wire product_n_93;
  wire product_n_94;
  wire product_n_95;
  wire product_n_96;
  wire product_n_97;
  wire product_n_98;
  wire product_n_99;
  wire reset0;
  wire [30:0]sum4;
  wire [27:0]\sumdelay_pipeline1_reg[0]_2 ;
  wire [29:0]\sumdelay_pipeline1_reg[2]_1 ;
  wire [29:0]\sumdelay_pipeline1_reg[4]_0 ;
  wire \sumdelay_pipeline2[0][11]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][11]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][11]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][11]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][15]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][15]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][15]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][15]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][19]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][19]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][19]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][19]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][23]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][23]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][23]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][23]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_2_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][27]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][30]_i_3_n_0 ;
  wire \sumdelay_pipeline2[0][30]_i_4_n_0 ;
  wire \sumdelay_pipeline2[0][30]_i_5_n_0 ;
  wire \sumdelay_pipeline2[0][30]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][3]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][3]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][3]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][3]_i_9_n_0 ;
  wire \sumdelay_pipeline2[0][7]_i_6_n_0 ;
  wire \sumdelay_pipeline2[0][7]_i_7_n_0 ;
  wire \sumdelay_pipeline2[0][7]_i_8_n_0 ;
  wire \sumdelay_pipeline2[0][7]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][11]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][11]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][11]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][11]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][15]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][15]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][15]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][15]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][19]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][19]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][19]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][19]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][23]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][23]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][23]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][23]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][27]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][27]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][27]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][27]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][30]_i_4_n_0 ;
  wire \sumdelay_pipeline2[1][30]_i_5_n_0 ;
  wire \sumdelay_pipeline2[1][30]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][3]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][3]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][3]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][3]_i_9_n_0 ;
  wire \sumdelay_pipeline2[1][7]_i_6_n_0 ;
  wire \sumdelay_pipeline2[1][7]_i_7_n_0 ;
  wire \sumdelay_pipeline2[1][7]_i_8_n_0 ;
  wire \sumdelay_pipeline2[1][7]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][11]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][11]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][11]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][11]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][15]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][15]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][15]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][15]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][19]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][19]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][19]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][19]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][23]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][23]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][23]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][23]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][27]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][27]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][27]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][27]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][30]_i_4_n_0 ;
  wire \sumdelay_pipeline2[2][30]_i_5_n_0 ;
  wire \sumdelay_pipeline2[2][30]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][3]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][3]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][3]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][3]_i_9_n_0 ;
  wire \sumdelay_pipeline2[2][7]_i_6_n_0 ;
  wire \sumdelay_pipeline2[2][7]_i_7_n_0 ;
  wire \sumdelay_pipeline2[2][7]_i_8_n_0 ;
  wire \sumdelay_pipeline2[2][7]_i_9_n_0 ;
  wire \sumdelay_pipeline2_reg[0][11]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][11]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][11]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][11]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][15]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][15]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][15]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][15]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][19]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][19]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][19]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][19]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][23]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][23]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][23]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][23]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][27]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][27]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][27]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][27]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][30]_0 ;
  wire \sumdelay_pipeline2_reg[0][30]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][30]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][3]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][3]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][3]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][3]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[0][7]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[0][7]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[0][7]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[0][7]_i_1_n_3 ;
  wire [30:0]\sumdelay_pipeline2_reg[0]_21 ;
  wire \sumdelay_pipeline2_reg[1][11]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][11]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][11]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][11]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][15]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][15]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][15]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][15]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][19]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][19]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][19]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][19]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][23]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][23]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][23]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][23]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][27]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][27]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][27]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][27]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][30]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][30]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][3]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][3]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][3]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][3]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[1][7]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[1][7]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[1][7]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[1][7]_i_1_n_3 ;
  wire [30:0]\sumdelay_pipeline2_reg[1]_15 ;
  wire \sumdelay_pipeline2_reg[2][11]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][11]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][11]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][11]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][15]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][15]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][15]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][15]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][19]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][19]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][19]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][19]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][23]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][23]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][23]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][23]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][27]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][27]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][27]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][27]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][30]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][30]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][3]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][3]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][3]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][3]_i_1_n_3 ;
  wire \sumdelay_pipeline2_reg[2][7]_i_1_n_0 ;
  wire \sumdelay_pipeline2_reg[2][7]_i_1_n_1 ;
  wire \sumdelay_pipeline2_reg[2][7]_i_1_n_2 ;
  wire \sumdelay_pipeline2_reg[2][7]_i_1_n_3 ;
  wire [30:0]\sumdelay_pipeline2_reg[2]_8 ;
  wire \sumdelay_pipeline3[0][11]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][11]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][11]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][11]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][15]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][15]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][15]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][15]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][19]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][19]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][19]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][19]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][23]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][23]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][23]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][23]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][27]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][27]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][27]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][27]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][30]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][30]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][30]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][3]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][3]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][3]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][3]_i_5_n_0 ;
  wire \sumdelay_pipeline3[0][7]_i_2_n_0 ;
  wire \sumdelay_pipeline3[0][7]_i_3_n_0 ;
  wire \sumdelay_pipeline3[0][7]_i_4_n_0 ;
  wire \sumdelay_pipeline3[0][7]_i_5_n_0 ;
  wire \sumdelay_pipeline3_reg[0][11]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][11]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][11]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][11]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][15]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][15]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][15]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][15]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][19]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][19]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][19]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][19]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][23]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][23]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][23]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][23]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][27]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][27]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][27]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][27]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][30]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][30]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][3]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][3]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][3]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][3]_i_1_n_3 ;
  wire \sumdelay_pipeline3_reg[0][7]_i_1_n_0 ;
  wire \sumdelay_pipeline3_reg[0][7]_i_1_n_1 ;
  wire \sumdelay_pipeline3_reg[0][7]_i_1_n_2 ;
  wire \sumdelay_pipeline3_reg[0][7]_i_1_n_3 ;
  wire [30:0]\sumdelay_pipeline3_reg[0]_23 ;
  wire [30:0]\sumdelay_pipeline3_reg[1]_9 ;
  wire [30:0]\sumvector2[0]_20 ;
  wire [30:0]\sumvector2[1]_14 ;
  wire [30:0]\sumvector2[2]_7 ;
  wire [30:0]\sumvector3[0]_22 ;
  wire NLW_add_temp_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_add_temp_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_PCOUT_UNCONNECTED;
  wire NLW_add_temp_1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_1_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_1_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_1_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_add_temp_1_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_1_PCOUT_UNCONNECTED;
  wire NLW_add_temp_2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_2_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_2_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_add_temp_2_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_2_PCOUT_UNCONNECTED;
  wire NLW_add_temp_3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_3_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_3_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_3_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_add_temp_3_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_3_PCOUT_UNCONNECTED;
  wire NLW_add_temp_4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_4_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_4_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_4_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_add_temp_4_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_4_PCOUT_UNCONNECTED;
  wire NLW_add_temp_5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_temp_5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_temp_5_OVERFLOW_UNCONNECTED;
  wire NLW_add_temp_5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_temp_5_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_temp_5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_temp_5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_temp_5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_temp_5_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_add_temp_5_P_UNCONNECTED;
  wire [47:0]NLW_add_temp_5_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_output_register_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_output_register_reg[30]_i_1_O_UNCONNECTED ;
  wire NLW_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_OVERFLOW_UNCONNECTED;
  wire NLW_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_product_P_UNCONNECTED;
  wire NLW_product_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_10_OVERFLOW_UNCONNECTED;
  wire NLW_product_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_10_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_product_10_P_UNCONNECTED;
  wire NLW_product_2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_2_OVERFLOW_UNCONNECTED;
  wire NLW_product_2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_2_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_2_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_product_2_P_UNCONNECTED;
  wire NLW_product_4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_4_OVERFLOW_UNCONNECTED;
  wire NLW_product_4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_4_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_4_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_product_4_P_UNCONNECTED;
  wire NLW_product_6_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_6_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_6_OVERFLOW_UNCONNECTED;
  wire NLW_product_6_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_6_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_6_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_6_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_6_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_6_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_product_6_P_UNCONNECTED;
  wire NLW_product_8_CARRYCASCOUT_UNCONNECTED;
  wire NLW_product_8_MULTSIGNOUT_UNCONNECTED;
  wire NLW_product_8_OVERFLOW_UNCONNECTED;
  wire NLW_product_8_PATTERNBDETECT_UNCONNECTED;
  wire NLW_product_8_PATTERNDETECT_UNCONNECTED;
  wire NLW_product_8_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_product_8_ACOUT_UNCONNECTED;
  wire [17:0]NLW_product_8_BCOUT_UNCONNECTED;
  wire [3:0]NLW_product_8_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_product_8_P_UNCONNECTED;
  wire [3:2]\NLW_sumdelay_pipeline2_reg[0][30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumdelay_pipeline2_reg[0][30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sumdelay_pipeline2_reg[1][30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumdelay_pipeline2_reg[1][30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sumdelay_pipeline2_reg[2][30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumdelay_pipeline2_reg[2][30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sumdelay_pipeline3_reg[0][30]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sumdelay_pipeline3_reg[0][30]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp
       (.A({\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 [15],\delay_pipeline_reg[10]_18 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,1'b1,product_6_i_1__0_n_0,1'b1,1'b1,1'b1,B,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_P_UNCONNECTED[47:28],add_temp_n_78,add_temp_n_79,add_temp_n_80,add_temp_n_81,add_temp_n_82,add_temp_n_83,add_temp_n_84,add_temp_n_85,add_temp_n_86,add_temp_n_87,add_temp_n_88,add_temp_n_89,add_temp_n_90,add_temp_n_91,add_temp_n_92,add_temp_n_93,add_temp_n_94,add_temp_n_95,add_temp_n_96,add_temp_n_97,add_temp_n_98,add_temp_n_99,add_temp_n_100,add_temp_n_101,add_temp_n_102,add_temp_n_103,add_temp_n_104,add_temp_n_105}),
        .PATTERNBDETECT(NLW_add_temp_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_n_106,product_n_107,product_n_108,product_n_109,product_n_110,product_n_111,product_n_112,product_n_113,product_n_114,product_n_115,product_n_116,product_n_117,product_n_118,product_n_119,product_n_120,product_n_121,product_n_122,product_n_123,product_n_124,product_n_125,product_n_126,product_n_127,product_n_128,product_n_129,product_n_130,product_n_131,product_n_132,product_n_133,product_n_134,product_n_135,product_n_136,product_n_137,product_n_138,product_n_139,product_n_140,product_n_141,product_n_142,product_n_143,product_n_144,product_n_145,product_n_146,product_n_147,product_n_148,product_n_149,product_n_150,product_n_151,product_n_152,product_n_153}),
        .PCOUT(NLW_add_temp_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_1
       (.A({\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 [15],\delay_pipeline_reg[8]_16 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,B,1'b0,B,1'b0,B,1'b0,B,1'b0,B,B,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_1_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_1_P_UNCONNECTED[47:31],add_temp_1_n_75,add_temp_1_n_76,add_temp_1_n_77,add_temp_1_n_78,add_temp_1_n_79,add_temp_1_n_80,add_temp_1_n_81,add_temp_1_n_82,add_temp_1_n_83,add_temp_1_n_84,add_temp_1_n_85,add_temp_1_n_86,add_temp_1_n_87,add_temp_1_n_88,add_temp_1_n_89,add_temp_1_n_90,add_temp_1_n_91,add_temp_1_n_92,add_temp_1_n_93,add_temp_1_n_94,add_temp_1_n_95,add_temp_1_n_96,add_temp_1_n_97,add_temp_1_n_98,add_temp_1_n_99,add_temp_1_n_100,add_temp_1_n_101,add_temp_1_n_102,add_temp_1_n_103,add_temp_1_n_104,add_temp_1_n_105}),
        .PATTERNBDETECT(NLW_add_temp_1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_1_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_2_n_106,product_2_n_107,product_2_n_108,product_2_n_109,product_2_n_110,product_2_n_111,product_2_n_112,product_2_n_113,product_2_n_114,product_2_n_115,product_2_n_116,product_2_n_117,product_2_n_118,product_2_n_119,product_2_n_120,product_2_n_121,product_2_n_122,product_2_n_123,product_2_n_124,product_2_n_125,product_2_n_126,product_2_n_127,product_2_n_128,product_2_n_129,product_2_n_130,product_2_n_131,product_2_n_132,product_2_n_133,product_2_n_134,product_2_n_135,product_2_n_136,product_2_n_137,product_2_n_138,product_2_n_139,product_2_n_140,product_2_n_141,product_2_n_142,product_2_n_143,product_2_n_144,product_2_n_145,product_2_n_146,product_2_n_147,product_2_n_148,product_2_n_149,product_2_n_150,product_2_n_151,product_2_n_152,product_2_n_153}),
        .PCOUT(NLW_add_temp_1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_2
       (.A({\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 [15],\delay_pipeline_reg[6]_12 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,add_temp_3_i_1__0_n_0,B,1'b1,1'b0,1'b1,1'b1,add_temp_3_i_1__0_n_0,B,1'b0,1'b1,1'b1,add_temp_3_i_1__0_n_0,add_temp_3_i_1__0_n_0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_2_P_UNCONNECTED[47:32],add_temp_2_n_74,add_temp_2_n_75,add_temp_2_n_76,add_temp_2_n_77,add_temp_2_n_78,add_temp_2_n_79,add_temp_2_n_80,add_temp_2_n_81,add_temp_2_n_82,add_temp_2_n_83,add_temp_2_n_84,add_temp_2_n_85,add_temp_2_n_86,add_temp_2_n_87,add_temp_2_n_88,add_temp_2_n_89,add_temp_2_n_90,add_temp_2_n_91,add_temp_2_n_92,add_temp_2_n_93,add_temp_2_n_94,add_temp_2_n_95,add_temp_2_n_96,add_temp_2_n_97,add_temp_2_n_98,add_temp_2_n_99,add_temp_2_n_100,add_temp_2_n_101,add_temp_2_n_102,add_temp_2_n_103,add_temp_2_n_104,add_temp_2_n_105}),
        .PATTERNBDETECT(NLW_add_temp_2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_2_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_4_n_106,product_4_n_107,product_4_n_108,product_4_n_109,product_4_n_110,product_4_n_111,product_4_n_112,product_4_n_113,product_4_n_114,product_4_n_115,product_4_n_116,product_4_n_117,product_4_n_118,product_4_n_119,product_4_n_120,product_4_n_121,product_4_n_122,product_4_n_123,product_4_n_124,product_4_n_125,product_4_n_126,product_4_n_127,product_4_n_128,product_4_n_129,product_4_n_130,product_4_n_131,product_4_n_132,product_4_n_133,product_4_n_134,product_4_n_135,product_4_n_136,product_4_n_137,product_4_n_138,product_4_n_139,product_4_n_140,product_4_n_141,product_4_n_142,product_4_n_143,product_4_n_144,product_4_n_145,product_4_n_146,product_4_n_147,product_4_n_148,product_4_n_149,product_4_n_150,product_4_n_151,product_4_n_152,product_4_n_153}),
        .PCOUT(NLW_add_temp_2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_3
       (.A({\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 [15],\delay_pipeline_reg[4]_10 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({add_temp_4_i_1__0_n_0,add_temp_4_i_1__0_n_0,add_temp_3_i_1__0_n_0,add_temp_3_i_1__0_n_0,add_temp_3_i_1__0_n_0,add_temp_3_i_1__0_n_0,B,B,add_temp_4_i_1__0_n_0,1'b0,B,add_temp_4_i_1__0_n_0,add_temp_4_i_1__0_n_0,B,1'b1,1'b0,B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_3_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_3_P_UNCONNECTED[47:32],add_temp_3_n_74,add_temp_3_n_75,add_temp_3_n_76,add_temp_3_n_77,add_temp_3_n_78,add_temp_3_n_79,add_temp_3_n_80,add_temp_3_n_81,add_temp_3_n_82,add_temp_3_n_83,add_temp_3_n_84,add_temp_3_n_85,add_temp_3_n_86,add_temp_3_n_87,add_temp_3_n_88,add_temp_3_n_89,add_temp_3_n_90,add_temp_3_n_91,add_temp_3_n_92,add_temp_3_n_93,add_temp_3_n_94,add_temp_3_n_95,add_temp_3_n_96,add_temp_3_n_97,add_temp_3_n_98,add_temp_3_n_99,add_temp_3_n_100,add_temp_3_n_101,add_temp_3_n_102,add_temp_3_n_103,add_temp_3_n_104,add_temp_3_n_105}),
        .PATTERNBDETECT(NLW_add_temp_3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_3_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_6_n_106,product_6_n_107,product_6_n_108,product_6_n_109,product_6_n_110,product_6_n_111,product_6_n_112,product_6_n_113,product_6_n_114,product_6_n_115,product_6_n_116,product_6_n_117,product_6_n_118,product_6_n_119,product_6_n_120,product_6_n_121,product_6_n_122,product_6_n_123,product_6_n_124,product_6_n_125,product_6_n_126,product_6_n_127,product_6_n_128,product_6_n_129,product_6_n_130,product_6_n_131,product_6_n_132,product_6_n_133,product_6_n_134,product_6_n_135,product_6_n_136,product_6_n_137,product_6_n_138,product_6_n_139,product_6_n_140,product_6_n_141,product_6_n_142,product_6_n_143,product_6_n_144,product_6_n_145,product_6_n_146,product_6_n_147,product_6_n_148,product_6_n_149,product_6_n_150,product_6_n_151,product_6_n_152,product_6_n_153}),
        .PCOUT(NLW_add_temp_3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_3_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    add_temp_3_i_1__0
       (.I0(B),
        .O(add_temp_3_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_4
       (.A({\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 [15],\delay_pipeline_reg[2]_5 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_temp_4_i_1__0_n_0,B,B,1'b1,add_temp_4_i_1__0_n_0,1'b1,add_temp_4_i_1__0_n_0,1'b1,add_temp_4_i_1__0_n_0,add_temp_4_i_1__0_n_0,product_10_i_1__0_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_4_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_4_P_UNCONNECTED[47:31],add_temp_4_n_75,add_temp_4_n_76,add_temp_4_n_77,add_temp_4_n_78,add_temp_4_n_79,add_temp_4_n_80,add_temp_4_n_81,add_temp_4_n_82,add_temp_4_n_83,add_temp_4_n_84,add_temp_4_n_85,add_temp_4_n_86,add_temp_4_n_87,add_temp_4_n_88,add_temp_4_n_89,add_temp_4_n_90,add_temp_4_n_91,add_temp_4_n_92,add_temp_4_n_93,add_temp_4_n_94,add_temp_4_n_95,add_temp_4_n_96,add_temp_4_n_97,add_temp_4_n_98,add_temp_4_n_99,add_temp_4_n_100,add_temp_4_n_101,add_temp_4_n_102,add_temp_4_n_103,add_temp_4_n_104,add_temp_4_n_105}),
        .PATTERNBDETECT(NLW_add_temp_4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_4_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_8_n_106,product_8_n_107,product_8_n_108,product_8_n_109,product_8_n_110,product_8_n_111,product_8_n_112,product_8_n_113,product_8_n_114,product_8_n_115,product_8_n_116,product_8_n_117,product_8_n_118,product_8_n_119,product_8_n_120,product_8_n_121,product_8_n_122,product_8_n_123,product_8_n_124,product_8_n_125,product_8_n_126,product_8_n_127,product_8_n_128,product_8_n_129,product_8_n_130,product_8_n_131,product_8_n_132,product_8_n_133,product_8_n_134,product_8_n_135,product_8_n_136,product_8_n_137,product_8_n_138,product_8_n_139,product_8_n_140,product_8_n_141,product_8_n_142,product_8_n_143,product_8_n_144,product_8_n_145,product_8_n_146,product_8_n_147,product_8_n_148,product_8_n_149,product_8_n_150,product_8_n_151,product_8_n_152,product_8_n_153}),
        .PCOUT(NLW_add_temp_4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_4_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    add_temp_4_i_1__0
       (.I0(B),
        .O(add_temp_4_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_temp_5
       (.A({\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 [15],\delay_pipeline_reg[0]_3 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_temp_5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,product_10_i_1__0_n_0,1'b0,product_10_i_1__0_n_0,B,1'b1,B,1'b0,product_10_i_1__0_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_temp_5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_temp_5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_temp_5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_temp_5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_temp_5_OVERFLOW_UNCONNECTED),
        .P({NLW_add_temp_5_P_UNCONNECTED[47:28],add_temp_5_n_78,add_temp_5_n_79,add_temp_5_n_80,add_temp_5_n_81,add_temp_5_n_82,add_temp_5_n_83,add_temp_5_n_84,add_temp_5_n_85,add_temp_5_n_86,add_temp_5_n_87,add_temp_5_n_88,add_temp_5_n_89,add_temp_5_n_90,add_temp_5_n_91,add_temp_5_n_92,add_temp_5_n_93,add_temp_5_n_94,add_temp_5_n_95,add_temp_5_n_96,add_temp_5_n_97,add_temp_5_n_98,add_temp_5_n_99,add_temp_5_n_100,add_temp_5_n_101,add_temp_5_n_102,add_temp_5_n_103,add_temp_5_n_104,add_temp_5_n_105}),
        .PATTERNBDETECT(NLW_add_temp_5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_temp_5_PATTERNDETECT_UNCONNECTED),
        .PCIN({product_10_n_106,product_10_n_107,product_10_n_108,product_10_n_109,product_10_n_110,product_10_n_111,product_10_n_112,product_10_n_113,product_10_n_114,product_10_n_115,product_10_n_116,product_10_n_117,product_10_n_118,product_10_n_119,product_10_n_120,product_10_n_121,product_10_n_122,product_10_n_123,product_10_n_124,product_10_n_125,product_10_n_126,product_10_n_127,product_10_n_128,product_10_n_129,product_10_n_130,product_10_n_131,product_10_n_132,product_10_n_133,product_10_n_134,product_10_n_135,product_10_n_136,product_10_n_137,product_10_n_138,product_10_n_139,product_10_n_140,product_10_n_141,product_10_n_142,product_10_n_143,product_10_n_144,product_10_n_145,product_10_n_146,product_10_n_147,product_10_n_148,product_10_n_149,product_10_n_150,product_10_n_151,product_10_n_152,product_10_n_153}),
        .PCOUT(NLW_add_temp_5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_temp_5_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \cur_count[0]_i_2 
       (.I0(B),
        .O(\cur_count[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cur_count_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\cur_count[0]_i_2_n_0 ),
        .Q(B));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_pipeline[0][15]_i_1 
       (.I0(B),
        .I1(E),
        .O(dac_fir_valid));
  FDCE \delay_pipeline_reg[0][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[0]),
        .Q(\delay_pipeline_reg[0]_3 [0]));
  FDCE \delay_pipeline_reg[0][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[10]),
        .Q(\delay_pipeline_reg[0]_3 [10]));
  FDCE \delay_pipeline_reg[0][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[11]),
        .Q(\delay_pipeline_reg[0]_3 [11]));
  FDCE \delay_pipeline_reg[0][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[12]),
        .Q(\delay_pipeline_reg[0]_3 [12]));
  FDCE \delay_pipeline_reg[0][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[13]),
        .Q(\delay_pipeline_reg[0]_3 [13]));
  FDCE \delay_pipeline_reg[0][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[14]),
        .Q(\delay_pipeline_reg[0]_3 [14]));
  FDCE \delay_pipeline_reg[0][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[15]),
        .Q(\delay_pipeline_reg[0]_3 [15]));
  FDCE \delay_pipeline_reg[0][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[1]),
        .Q(\delay_pipeline_reg[0]_3 [1]));
  FDCE \delay_pipeline_reg[0][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[2]),
        .Q(\delay_pipeline_reg[0]_3 [2]));
  FDCE \delay_pipeline_reg[0][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[3]),
        .Q(\delay_pipeline_reg[0]_3 [3]));
  FDCE \delay_pipeline_reg[0][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[4]),
        .Q(\delay_pipeline_reg[0]_3 [4]));
  FDCE \delay_pipeline_reg[0][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[5]),
        .Q(\delay_pipeline_reg[0]_3 [5]));
  FDCE \delay_pipeline_reg[0][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[6]),
        .Q(\delay_pipeline_reg[0]_3 [6]));
  FDCE \delay_pipeline_reg[0][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[7]),
        .Q(\delay_pipeline_reg[0]_3 [7]));
  FDCE \delay_pipeline_reg[0][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[8]),
        .Q(\delay_pipeline_reg[0]_3 [8]));
  FDCE \delay_pipeline_reg[0][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(Q[9]),
        .Q(\delay_pipeline_reg[0]_3 [9]));
  FDCE \delay_pipeline_reg[10][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [0]),
        .Q(\delay_pipeline_reg[10]_18 [0]));
  FDCE \delay_pipeline_reg[10][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [10]),
        .Q(\delay_pipeline_reg[10]_18 [10]));
  FDCE \delay_pipeline_reg[10][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [11]),
        .Q(\delay_pipeline_reg[10]_18 [11]));
  FDCE \delay_pipeline_reg[10][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [12]),
        .Q(\delay_pipeline_reg[10]_18 [12]));
  FDCE \delay_pipeline_reg[10][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [13]),
        .Q(\delay_pipeline_reg[10]_18 [13]));
  FDCE \delay_pipeline_reg[10][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [14]),
        .Q(\delay_pipeline_reg[10]_18 [14]));
  FDCE \delay_pipeline_reg[10][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [15]),
        .Q(\delay_pipeline_reg[10]_18 [15]));
  FDCE \delay_pipeline_reg[10][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [1]),
        .Q(\delay_pipeline_reg[10]_18 [1]));
  FDCE \delay_pipeline_reg[10][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [2]),
        .Q(\delay_pipeline_reg[10]_18 [2]));
  FDCE \delay_pipeline_reg[10][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [3]),
        .Q(\delay_pipeline_reg[10]_18 [3]));
  FDCE \delay_pipeline_reg[10][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [4]),
        .Q(\delay_pipeline_reg[10]_18 [4]));
  FDCE \delay_pipeline_reg[10][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [5]),
        .Q(\delay_pipeline_reg[10]_18 [5]));
  FDCE \delay_pipeline_reg[10][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [6]),
        .Q(\delay_pipeline_reg[10]_18 [6]));
  FDCE \delay_pipeline_reg[10][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [7]),
        .Q(\delay_pipeline_reg[10]_18 [7]));
  FDCE \delay_pipeline_reg[10][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [8]),
        .Q(\delay_pipeline_reg[10]_18 [8]));
  FDCE \delay_pipeline_reg[10][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[9]_17 [9]),
        .Q(\delay_pipeline_reg[10]_18 [9]));
  FDCE \delay_pipeline_reg[11][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [0]),
        .Q(\delay_pipeline_reg[11]_19 [0]));
  FDCE \delay_pipeline_reg[11][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [10]),
        .Q(\delay_pipeline_reg[11]_19 [10]));
  FDCE \delay_pipeline_reg[11][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [11]),
        .Q(\delay_pipeline_reg[11]_19 [11]));
  FDCE \delay_pipeline_reg[11][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [12]),
        .Q(\delay_pipeline_reg[11]_19 [12]));
  FDCE \delay_pipeline_reg[11][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [13]),
        .Q(\delay_pipeline_reg[11]_19 [13]));
  FDCE \delay_pipeline_reg[11][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [14]),
        .Q(\delay_pipeline_reg[11]_19 [14]));
  FDCE \delay_pipeline_reg[11][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [15]),
        .Q(\delay_pipeline_reg[11]_19 [15]));
  FDCE \delay_pipeline_reg[11][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [1]),
        .Q(\delay_pipeline_reg[11]_19 [1]));
  FDCE \delay_pipeline_reg[11][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [2]),
        .Q(\delay_pipeline_reg[11]_19 [2]));
  FDCE \delay_pipeline_reg[11][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [3]),
        .Q(\delay_pipeline_reg[11]_19 [3]));
  FDCE \delay_pipeline_reg[11][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [4]),
        .Q(\delay_pipeline_reg[11]_19 [4]));
  FDCE \delay_pipeline_reg[11][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [5]),
        .Q(\delay_pipeline_reg[11]_19 [5]));
  FDCE \delay_pipeline_reg[11][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [6]),
        .Q(\delay_pipeline_reg[11]_19 [6]));
  FDCE \delay_pipeline_reg[11][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [7]),
        .Q(\delay_pipeline_reg[11]_19 [7]));
  FDCE \delay_pipeline_reg[11][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [8]),
        .Q(\delay_pipeline_reg[11]_19 [8]));
  FDCE \delay_pipeline_reg[11][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[10]_18 [9]),
        .Q(\delay_pipeline_reg[11]_19 [9]));
  FDCE \delay_pipeline_reg[1][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [0]),
        .Q(\delay_pipeline_reg[1]_4 [0]));
  FDCE \delay_pipeline_reg[1][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [10]),
        .Q(\delay_pipeline_reg[1]_4 [10]));
  FDCE \delay_pipeline_reg[1][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [11]),
        .Q(\delay_pipeline_reg[1]_4 [11]));
  FDCE \delay_pipeline_reg[1][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [12]),
        .Q(\delay_pipeline_reg[1]_4 [12]));
  FDCE \delay_pipeline_reg[1][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [13]),
        .Q(\delay_pipeline_reg[1]_4 [13]));
  FDCE \delay_pipeline_reg[1][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [14]),
        .Q(\delay_pipeline_reg[1]_4 [14]));
  FDCE \delay_pipeline_reg[1][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [15]),
        .Q(\delay_pipeline_reg[1]_4 [15]));
  FDCE \delay_pipeline_reg[1][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [1]),
        .Q(\delay_pipeline_reg[1]_4 [1]));
  FDCE \delay_pipeline_reg[1][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [2]),
        .Q(\delay_pipeline_reg[1]_4 [2]));
  FDCE \delay_pipeline_reg[1][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [3]),
        .Q(\delay_pipeline_reg[1]_4 [3]));
  FDCE \delay_pipeline_reg[1][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [4]),
        .Q(\delay_pipeline_reg[1]_4 [4]));
  FDCE \delay_pipeline_reg[1][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [5]),
        .Q(\delay_pipeline_reg[1]_4 [5]));
  FDCE \delay_pipeline_reg[1][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [6]),
        .Q(\delay_pipeline_reg[1]_4 [6]));
  FDCE \delay_pipeline_reg[1][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [7]),
        .Q(\delay_pipeline_reg[1]_4 [7]));
  FDCE \delay_pipeline_reg[1][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [8]),
        .Q(\delay_pipeline_reg[1]_4 [8]));
  FDCE \delay_pipeline_reg[1][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[0]_3 [9]),
        .Q(\delay_pipeline_reg[1]_4 [9]));
  FDCE \delay_pipeline_reg[2][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [0]),
        .Q(\delay_pipeline_reg[2]_5 [0]));
  FDCE \delay_pipeline_reg[2][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [10]),
        .Q(\delay_pipeline_reg[2]_5 [10]));
  FDCE \delay_pipeline_reg[2][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [11]),
        .Q(\delay_pipeline_reg[2]_5 [11]));
  FDCE \delay_pipeline_reg[2][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [12]),
        .Q(\delay_pipeline_reg[2]_5 [12]));
  FDCE \delay_pipeline_reg[2][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [13]),
        .Q(\delay_pipeline_reg[2]_5 [13]));
  FDCE \delay_pipeline_reg[2][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [14]),
        .Q(\delay_pipeline_reg[2]_5 [14]));
  FDCE \delay_pipeline_reg[2][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [15]),
        .Q(\delay_pipeline_reg[2]_5 [15]));
  FDCE \delay_pipeline_reg[2][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [1]),
        .Q(\delay_pipeline_reg[2]_5 [1]));
  FDCE \delay_pipeline_reg[2][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [2]),
        .Q(\delay_pipeline_reg[2]_5 [2]));
  FDCE \delay_pipeline_reg[2][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [3]),
        .Q(\delay_pipeline_reg[2]_5 [3]));
  FDCE \delay_pipeline_reg[2][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [4]),
        .Q(\delay_pipeline_reg[2]_5 [4]));
  FDCE \delay_pipeline_reg[2][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [5]),
        .Q(\delay_pipeline_reg[2]_5 [5]));
  FDCE \delay_pipeline_reg[2][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [6]),
        .Q(\delay_pipeline_reg[2]_5 [6]));
  FDCE \delay_pipeline_reg[2][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [7]),
        .Q(\delay_pipeline_reg[2]_5 [7]));
  FDCE \delay_pipeline_reg[2][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [8]),
        .Q(\delay_pipeline_reg[2]_5 [8]));
  FDCE \delay_pipeline_reg[2][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[1]_4 [9]),
        .Q(\delay_pipeline_reg[2]_5 [9]));
  FDCE \delay_pipeline_reg[3][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [0]),
        .Q(\delay_pipeline_reg[3]_6 [0]));
  FDCE \delay_pipeline_reg[3][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [10]),
        .Q(\delay_pipeline_reg[3]_6 [10]));
  FDCE \delay_pipeline_reg[3][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [11]),
        .Q(\delay_pipeline_reg[3]_6 [11]));
  FDCE \delay_pipeline_reg[3][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [12]),
        .Q(\delay_pipeline_reg[3]_6 [12]));
  FDCE \delay_pipeline_reg[3][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [13]),
        .Q(\delay_pipeline_reg[3]_6 [13]));
  FDCE \delay_pipeline_reg[3][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [14]),
        .Q(\delay_pipeline_reg[3]_6 [14]));
  FDCE \delay_pipeline_reg[3][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [15]),
        .Q(\delay_pipeline_reg[3]_6 [15]));
  FDCE \delay_pipeline_reg[3][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [1]),
        .Q(\delay_pipeline_reg[3]_6 [1]));
  FDCE \delay_pipeline_reg[3][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [2]),
        .Q(\delay_pipeline_reg[3]_6 [2]));
  FDCE \delay_pipeline_reg[3][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [3]),
        .Q(\delay_pipeline_reg[3]_6 [3]));
  FDCE \delay_pipeline_reg[3][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [4]),
        .Q(\delay_pipeline_reg[3]_6 [4]));
  FDCE \delay_pipeline_reg[3][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [5]),
        .Q(\delay_pipeline_reg[3]_6 [5]));
  FDCE \delay_pipeline_reg[3][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [6]),
        .Q(\delay_pipeline_reg[3]_6 [6]));
  FDCE \delay_pipeline_reg[3][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [7]),
        .Q(\delay_pipeline_reg[3]_6 [7]));
  FDCE \delay_pipeline_reg[3][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [8]),
        .Q(\delay_pipeline_reg[3]_6 [8]));
  FDCE \delay_pipeline_reg[3][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[2]_5 [9]),
        .Q(\delay_pipeline_reg[3]_6 [9]));
  FDCE \delay_pipeline_reg[4][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [0]),
        .Q(\delay_pipeline_reg[4]_10 [0]));
  FDCE \delay_pipeline_reg[4][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [10]),
        .Q(\delay_pipeline_reg[4]_10 [10]));
  FDCE \delay_pipeline_reg[4][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [11]),
        .Q(\delay_pipeline_reg[4]_10 [11]));
  FDCE \delay_pipeline_reg[4][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [12]),
        .Q(\delay_pipeline_reg[4]_10 [12]));
  FDCE \delay_pipeline_reg[4][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [13]),
        .Q(\delay_pipeline_reg[4]_10 [13]));
  FDCE \delay_pipeline_reg[4][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [14]),
        .Q(\delay_pipeline_reg[4]_10 [14]));
  FDCE \delay_pipeline_reg[4][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [15]),
        .Q(\delay_pipeline_reg[4]_10 [15]));
  FDCE \delay_pipeline_reg[4][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [1]),
        .Q(\delay_pipeline_reg[4]_10 [1]));
  FDCE \delay_pipeline_reg[4][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [2]),
        .Q(\delay_pipeline_reg[4]_10 [2]));
  FDCE \delay_pipeline_reg[4][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [3]),
        .Q(\delay_pipeline_reg[4]_10 [3]));
  FDCE \delay_pipeline_reg[4][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [4]),
        .Q(\delay_pipeline_reg[4]_10 [4]));
  FDCE \delay_pipeline_reg[4][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [5]),
        .Q(\delay_pipeline_reg[4]_10 [5]));
  FDCE \delay_pipeline_reg[4][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [6]),
        .Q(\delay_pipeline_reg[4]_10 [6]));
  FDCE \delay_pipeline_reg[4][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [7]),
        .Q(\delay_pipeline_reg[4]_10 [7]));
  FDCE \delay_pipeline_reg[4][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [8]),
        .Q(\delay_pipeline_reg[4]_10 [8]));
  FDCE \delay_pipeline_reg[4][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[3]_6 [9]),
        .Q(\delay_pipeline_reg[4]_10 [9]));
  FDCE \delay_pipeline_reg[5][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [0]),
        .Q(\delay_pipeline_reg[5]_11 [0]));
  FDCE \delay_pipeline_reg[5][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [10]),
        .Q(\delay_pipeline_reg[5]_11 [10]));
  FDCE \delay_pipeline_reg[5][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [11]),
        .Q(\delay_pipeline_reg[5]_11 [11]));
  FDCE \delay_pipeline_reg[5][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [12]),
        .Q(\delay_pipeline_reg[5]_11 [12]));
  FDCE \delay_pipeline_reg[5][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [13]),
        .Q(\delay_pipeline_reg[5]_11 [13]));
  FDCE \delay_pipeline_reg[5][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [14]),
        .Q(\delay_pipeline_reg[5]_11 [14]));
  FDCE \delay_pipeline_reg[5][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [15]),
        .Q(\delay_pipeline_reg[5]_11 [15]));
  FDCE \delay_pipeline_reg[5][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [1]),
        .Q(\delay_pipeline_reg[5]_11 [1]));
  FDCE \delay_pipeline_reg[5][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [2]),
        .Q(\delay_pipeline_reg[5]_11 [2]));
  FDCE \delay_pipeline_reg[5][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [3]),
        .Q(\delay_pipeline_reg[5]_11 [3]));
  FDCE \delay_pipeline_reg[5][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [4]),
        .Q(\delay_pipeline_reg[5]_11 [4]));
  FDCE \delay_pipeline_reg[5][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [5]),
        .Q(\delay_pipeline_reg[5]_11 [5]));
  FDCE \delay_pipeline_reg[5][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [6]),
        .Q(\delay_pipeline_reg[5]_11 [6]));
  FDCE \delay_pipeline_reg[5][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [7]),
        .Q(\delay_pipeline_reg[5]_11 [7]));
  FDCE \delay_pipeline_reg[5][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [8]),
        .Q(\delay_pipeline_reg[5]_11 [8]));
  FDCE \delay_pipeline_reg[5][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[4]_10 [9]),
        .Q(\delay_pipeline_reg[5]_11 [9]));
  FDCE \delay_pipeline_reg[6][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [0]),
        .Q(\delay_pipeline_reg[6]_12 [0]));
  FDCE \delay_pipeline_reg[6][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [10]),
        .Q(\delay_pipeline_reg[6]_12 [10]));
  FDCE \delay_pipeline_reg[6][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [11]),
        .Q(\delay_pipeline_reg[6]_12 [11]));
  FDCE \delay_pipeline_reg[6][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [12]),
        .Q(\delay_pipeline_reg[6]_12 [12]));
  FDCE \delay_pipeline_reg[6][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [13]),
        .Q(\delay_pipeline_reg[6]_12 [13]));
  FDCE \delay_pipeline_reg[6][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [14]),
        .Q(\delay_pipeline_reg[6]_12 [14]));
  FDCE \delay_pipeline_reg[6][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [15]),
        .Q(\delay_pipeline_reg[6]_12 [15]));
  FDCE \delay_pipeline_reg[6][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [1]),
        .Q(\delay_pipeline_reg[6]_12 [1]));
  FDCE \delay_pipeline_reg[6][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [2]),
        .Q(\delay_pipeline_reg[6]_12 [2]));
  FDCE \delay_pipeline_reg[6][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [3]),
        .Q(\delay_pipeline_reg[6]_12 [3]));
  FDCE \delay_pipeline_reg[6][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [4]),
        .Q(\delay_pipeline_reg[6]_12 [4]));
  FDCE \delay_pipeline_reg[6][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [5]),
        .Q(\delay_pipeline_reg[6]_12 [5]));
  FDCE \delay_pipeline_reg[6][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [6]),
        .Q(\delay_pipeline_reg[6]_12 [6]));
  FDCE \delay_pipeline_reg[6][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [7]),
        .Q(\delay_pipeline_reg[6]_12 [7]));
  FDCE \delay_pipeline_reg[6][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [8]),
        .Q(\delay_pipeline_reg[6]_12 [8]));
  FDCE \delay_pipeline_reg[6][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[5]_11 [9]),
        .Q(\delay_pipeline_reg[6]_12 [9]));
  FDCE \delay_pipeline_reg[7][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [0]),
        .Q(\delay_pipeline_reg[7]_13 [0]));
  FDCE \delay_pipeline_reg[7][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [10]),
        .Q(\delay_pipeline_reg[7]_13 [10]));
  FDCE \delay_pipeline_reg[7][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [11]),
        .Q(\delay_pipeline_reg[7]_13 [11]));
  FDCE \delay_pipeline_reg[7][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [12]),
        .Q(\delay_pipeline_reg[7]_13 [12]));
  FDCE \delay_pipeline_reg[7][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [13]),
        .Q(\delay_pipeline_reg[7]_13 [13]));
  FDCE \delay_pipeline_reg[7][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [14]),
        .Q(\delay_pipeline_reg[7]_13 [14]));
  FDCE \delay_pipeline_reg[7][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [15]),
        .Q(\delay_pipeline_reg[7]_13 [15]));
  FDCE \delay_pipeline_reg[7][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [1]),
        .Q(\delay_pipeline_reg[7]_13 [1]));
  FDCE \delay_pipeline_reg[7][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [2]),
        .Q(\delay_pipeline_reg[7]_13 [2]));
  FDCE \delay_pipeline_reg[7][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [3]),
        .Q(\delay_pipeline_reg[7]_13 [3]));
  FDCE \delay_pipeline_reg[7][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [4]),
        .Q(\delay_pipeline_reg[7]_13 [4]));
  FDCE \delay_pipeline_reg[7][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [5]),
        .Q(\delay_pipeline_reg[7]_13 [5]));
  FDCE \delay_pipeline_reg[7][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [6]),
        .Q(\delay_pipeline_reg[7]_13 [6]));
  FDCE \delay_pipeline_reg[7][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [7]),
        .Q(\delay_pipeline_reg[7]_13 [7]));
  FDCE \delay_pipeline_reg[7][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [8]),
        .Q(\delay_pipeline_reg[7]_13 [8]));
  FDCE \delay_pipeline_reg[7][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[6]_12 [9]),
        .Q(\delay_pipeline_reg[7]_13 [9]));
  FDCE \delay_pipeline_reg[8][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [0]),
        .Q(\delay_pipeline_reg[8]_16 [0]));
  FDCE \delay_pipeline_reg[8][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [10]),
        .Q(\delay_pipeline_reg[8]_16 [10]));
  FDCE \delay_pipeline_reg[8][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [11]),
        .Q(\delay_pipeline_reg[8]_16 [11]));
  FDCE \delay_pipeline_reg[8][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [12]),
        .Q(\delay_pipeline_reg[8]_16 [12]));
  FDCE \delay_pipeline_reg[8][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [13]),
        .Q(\delay_pipeline_reg[8]_16 [13]));
  FDCE \delay_pipeline_reg[8][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [14]),
        .Q(\delay_pipeline_reg[8]_16 [14]));
  FDCE \delay_pipeline_reg[8][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [15]),
        .Q(\delay_pipeline_reg[8]_16 [15]));
  FDCE \delay_pipeline_reg[8][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [1]),
        .Q(\delay_pipeline_reg[8]_16 [1]));
  FDCE \delay_pipeline_reg[8][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [2]),
        .Q(\delay_pipeline_reg[8]_16 [2]));
  FDCE \delay_pipeline_reg[8][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [3]),
        .Q(\delay_pipeline_reg[8]_16 [3]));
  FDCE \delay_pipeline_reg[8][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [4]),
        .Q(\delay_pipeline_reg[8]_16 [4]));
  FDCE \delay_pipeline_reg[8][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [5]),
        .Q(\delay_pipeline_reg[8]_16 [5]));
  FDCE \delay_pipeline_reg[8][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [6]),
        .Q(\delay_pipeline_reg[8]_16 [6]));
  FDCE \delay_pipeline_reg[8][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [7]),
        .Q(\delay_pipeline_reg[8]_16 [7]));
  FDCE \delay_pipeline_reg[8][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [8]),
        .Q(\delay_pipeline_reg[8]_16 [8]));
  FDCE \delay_pipeline_reg[8][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[7]_13 [9]),
        .Q(\delay_pipeline_reg[8]_16 [9]));
  FDCE \delay_pipeline_reg[9][0] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [0]),
        .Q(\delay_pipeline_reg[9]_17 [0]));
  FDCE \delay_pipeline_reg[9][10] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [10]),
        .Q(\delay_pipeline_reg[9]_17 [10]));
  FDCE \delay_pipeline_reg[9][11] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [11]),
        .Q(\delay_pipeline_reg[9]_17 [11]));
  FDCE \delay_pipeline_reg[9][12] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [12]),
        .Q(\delay_pipeline_reg[9]_17 [12]));
  FDCE \delay_pipeline_reg[9][13] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [13]),
        .Q(\delay_pipeline_reg[9]_17 [13]));
  FDCE \delay_pipeline_reg[9][14] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [14]),
        .Q(\delay_pipeline_reg[9]_17 [14]));
  FDCE \delay_pipeline_reg[9][15] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [15]),
        .Q(\delay_pipeline_reg[9]_17 [15]));
  FDCE \delay_pipeline_reg[9][1] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [1]),
        .Q(\delay_pipeline_reg[9]_17 [1]));
  FDCE \delay_pipeline_reg[9][2] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [2]),
        .Q(\delay_pipeline_reg[9]_17 [2]));
  FDCE \delay_pipeline_reg[9][3] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [3]),
        .Q(\delay_pipeline_reg[9]_17 [3]));
  FDCE \delay_pipeline_reg[9][4] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [4]),
        .Q(\delay_pipeline_reg[9]_17 [4]));
  FDCE \delay_pipeline_reg[9][5] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [5]),
        .Q(\delay_pipeline_reg[9]_17 [5]));
  FDCE \delay_pipeline_reg[9][6] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [6]),
        .Q(\delay_pipeline_reg[9]_17 [6]));
  FDCE \delay_pipeline_reg[9][7] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [7]),
        .Q(\delay_pipeline_reg[9]_17 [7]));
  FDCE \delay_pipeline_reg[9][8] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [8]),
        .Q(\delay_pipeline_reg[9]_17 [8]));
  FDCE \delay_pipeline_reg[9][9] 
       (.C(dac_clk),
        .CE(dac_fir_valid),
        .CLR(reset0),
        .D(\delay_pipeline_reg[8]_16 [9]),
        .Q(\delay_pipeline_reg[9]_17 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[11]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [11]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [11]),
        .O(\output_register[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[11]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [10]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [10]),
        .O(\output_register[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[11]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [9]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [9]),
        .O(\output_register[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[11]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [8]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [8]),
        .O(\output_register[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [15]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [15]),
        .O(\output_register[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [14]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [14]),
        .O(\output_register[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [13]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [13]),
        .O(\output_register[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[15]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [12]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [12]),
        .O(\output_register[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[19]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [19]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [19]),
        .O(\output_register[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[19]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [18]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [18]),
        .O(\output_register[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[19]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [17]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [17]),
        .O(\output_register[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[19]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [16]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [16]),
        .O(\output_register[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[23]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [23]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [23]),
        .O(\output_register[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[23]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [22]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [22]),
        .O(\output_register[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[23]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [21]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [21]),
        .O(\output_register[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[23]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [20]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [20]),
        .O(\output_register[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[27]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [27]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [27]),
        .O(\output_register[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[27]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [26]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [26]),
        .O(\output_register[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[27]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [25]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [25]),
        .O(\output_register[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[27]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [24]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [24]),
        .O(\output_register[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[30]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [30]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [30]),
        .O(\output_register[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[30]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [29]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [29]),
        .O(\output_register[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[30]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [28]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [28]),
        .O(\output_register[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [3]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [3]),
        .O(\output_register[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [2]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [2]),
        .O(\output_register[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [1]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [1]),
        .O(\output_register[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[3]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [0]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [0]),
        .O(\output_register[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[7]_i_2 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [7]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [7]),
        .O(\output_register[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[7]_i_3 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [6]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [6]),
        .O(\output_register[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[7]_i_4 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [5]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [5]),
        .O(\output_register[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \output_register[7]_i_5 
       (.I0(\sumdelay_pipeline3_reg[0]_23 [4]),
        .I1(\sumdelay_pipeline3_reg[1]_9 [4]),
        .O(\output_register[7]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[0]),
        .Q(\output_register_reg[30]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[10]),
        .Q(\output_register_reg[30]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[11]),
        .Q(\output_register_reg[30]_0 [11]));
  CARRY4 \output_register_reg[11]_i_1 
       (.CI(\output_register_reg[7]_i_1_n_0 ),
        .CO({\output_register_reg[11]_i_1_n_0 ,\output_register_reg[11]_i_1_n_1 ,\output_register_reg[11]_i_1_n_2 ,\output_register_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [11:8]),
        .O(sum4[11:8]),
        .S({\output_register[11]_i_2_n_0 ,\output_register[11]_i_3_n_0 ,\output_register[11]_i_4_n_0 ,\output_register[11]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[12]),
        .Q(\output_register_reg[30]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[13]),
        .Q(\output_register_reg[30]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[14]),
        .Q(\output_register_reg[30]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[15]),
        .Q(\output_register_reg[30]_0 [15]));
  CARRY4 \output_register_reg[15]_i_1 
       (.CI(\output_register_reg[11]_i_1_n_0 ),
        .CO({\output_register_reg[15]_i_1_n_0 ,\output_register_reg[15]_i_1_n_1 ,\output_register_reg[15]_i_1_n_2 ,\output_register_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [15:12]),
        .O(sum4[15:12]),
        .S({\output_register[15]_i_2_n_0 ,\output_register[15]_i_3_n_0 ,\output_register[15]_i_4_n_0 ,\output_register[15]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[16]),
        .Q(\output_register_reg[30]_0 [16]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[17]),
        .Q(\output_register_reg[30]_0 [17]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[18]),
        .Q(\output_register_reg[30]_0 [18]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[19]),
        .Q(\output_register_reg[30]_0 [19]));
  CARRY4 \output_register_reg[19]_i_1 
       (.CI(\output_register_reg[15]_i_1_n_0 ),
        .CO({\output_register_reg[19]_i_1_n_0 ,\output_register_reg[19]_i_1_n_1 ,\output_register_reg[19]_i_1_n_2 ,\output_register_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [19:16]),
        .O(sum4[19:16]),
        .S({\output_register[19]_i_2_n_0 ,\output_register[19]_i_3_n_0 ,\output_register[19]_i_4_n_0 ,\output_register[19]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[1]),
        .Q(\output_register_reg[30]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[20]),
        .Q(\output_register_reg[30]_0 [20]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[21]),
        .Q(\output_register_reg[30]_0 [21]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[22]),
        .Q(\output_register_reg[30]_0 [22]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[23]),
        .Q(\output_register_reg[30]_0 [23]));
  CARRY4 \output_register_reg[23]_i_1 
       (.CI(\output_register_reg[19]_i_1_n_0 ),
        .CO({\output_register_reg[23]_i_1_n_0 ,\output_register_reg[23]_i_1_n_1 ,\output_register_reg[23]_i_1_n_2 ,\output_register_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [23:20]),
        .O(sum4[23:20]),
        .S({\output_register[23]_i_2_n_0 ,\output_register[23]_i_3_n_0 ,\output_register[23]_i_4_n_0 ,\output_register[23]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[24]),
        .Q(\output_register_reg[30]_0 [24]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[25]),
        .Q(\output_register_reg[30]_0 [25]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[26]),
        .Q(\output_register_reg[30]_0 [26]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[27]),
        .Q(\output_register_reg[30]_0 [27]));
  CARRY4 \output_register_reg[27]_i_1 
       (.CI(\output_register_reg[23]_i_1_n_0 ),
        .CO({\output_register_reg[27]_i_1_n_0 ,\output_register_reg[27]_i_1_n_1 ,\output_register_reg[27]_i_1_n_2 ,\output_register_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [27:24]),
        .O(sum4[27:24]),
        .S({\output_register[27]_i_2_n_0 ,\output_register[27]_i_3_n_0 ,\output_register[27]_i_4_n_0 ,\output_register[27]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[28]),
        .Q(\output_register_reg[30]_0 [28]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[29]),
        .Q(\output_register_reg[30]_0 [29]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[2]),
        .Q(\output_register_reg[30]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[30]),
        .Q(\output_register_reg[30]_0 [30]));
  CARRY4 \output_register_reg[30]_i_1 
       (.CI(\output_register_reg[27]_i_1_n_0 ),
        .CO({\NLW_output_register_reg[30]_i_1_CO_UNCONNECTED [3:2],\output_register_reg[30]_i_1_n_2 ,\output_register_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline3_reg[0]_23 [29:28]}),
        .O({\NLW_output_register_reg[30]_i_1_O_UNCONNECTED [3],sum4[30:28]}),
        .S({1'b0,\output_register[30]_i_2_n_0 ,\output_register[30]_i_3_n_0 ,\output_register[30]_i_4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[3]),
        .Q(\output_register_reg[30]_0 [3]));
  CARRY4 \output_register_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\output_register_reg[3]_i_1_n_0 ,\output_register_reg[3]_i_1_n_1 ,\output_register_reg[3]_i_1_n_2 ,\output_register_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [3:0]),
        .O(sum4[3:0]),
        .S({\output_register[3]_i_2_n_0 ,\output_register[3]_i_3_n_0 ,\output_register[3]_i_4_n_0 ,\output_register[3]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[4]),
        .Q(\output_register_reg[30]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[5]),
        .Q(\output_register_reg[30]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[6]),
        .Q(\output_register_reg[30]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[7]),
        .Q(\output_register_reg[30]_0 [7]));
  CARRY4 \output_register_reg[7]_i_1 
       (.CI(\output_register_reg[3]_i_1_n_0 ),
        .CO({\output_register_reg[7]_i_1_n_0 ,\output_register_reg[7]_i_1_n_1 ,\output_register_reg[7]_i_1_n_2 ,\output_register_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline3_reg[0]_23 [7:4]),
        .O(sum4[7:4]),
        .S({\output_register[7]_i_2_n_0 ,\output_register[7]_i_3_n_0 ,\output_register[7]_i_4_n_0 ,\output_register[7]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[8]),
        .Q(\output_register_reg[30]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \output_register_reg[9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(sum4[9]),
        .Q(\output_register_reg[30]_0 [9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product
       (.A({\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 [15],\delay_pipeline_reg[11]_19 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,B,1'b0,B,add_temp_3_i_1__0_n_0,1'b1,add_temp_3_i_1__0_n_0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_OVERFLOW_UNCONNECTED),
        .P({NLW_product_P_UNCONNECTED[47:25],product_n_81,product_n_82,product_n_83,product_n_84,product_n_85,product_n_86,product_n_87,product_n_88,product_n_89,product_n_90,product_n_91,product_n_92,product_n_93,product_n_94,product_n_95,product_n_96,product_n_97,product_n_98,product_n_99,product_n_100,product_n_101,product_n_102,product_n_103,product_n_104,product_n_105}),
        .PATTERNBDETECT(NLW_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_n_106,product_n_107,product_n_108,product_n_109,product_n_110,product_n_111,product_n_112,product_n_113,product_n_114,product_n_115,product_n_116,product_n_117,product_n_118,product_n_119,product_n_120,product_n_121,product_n_122,product_n_123,product_n_124,product_n_125,product_n_126,product_n_127,product_n_128,product_n_129,product_n_130,product_n_131,product_n_132,product_n_133,product_n_134,product_n_135,product_n_136,product_n_137,product_n_138,product_n_139,product_n_140,product_n_141,product_n_142,product_n_143,product_n_144,product_n_145,product_n_146,product_n_147,product_n_148,product_n_149,product_n_150,product_n_151,product_n_152,product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_10
       (.A({\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 [15],\delay_pipeline_reg[1]_4 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({product_10_i_1__0_n_0,product_10_i_1__0_n_0,product_10_i_1__0_n_0,product_10_i_1__0_n_0,product_10_i_1__0_n_0,product_10_i_2__0_n_0,product_10_i_2__0_n_0,product_10_i_2__0_n_0,product_10_i_2__0_n_0,1'b1,B,1'b1,1'b1,1'b1,product_10_i_1__0_n_0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_10_OVERFLOW_UNCONNECTED),
        .P({NLW_product_10_P_UNCONNECTED[47:26],product_10_n_80,product_10_n_81,product_10_n_82,product_10_n_83,product_10_n_84,product_10_n_85,product_10_n_86,product_10_n_87,product_10_n_88,product_10_n_89,product_10_n_90,product_10_n_91,product_10_n_92,product_10_n_93,product_10_n_94,product_10_n_95,product_10_n_96,product_10_n_97,product_10_n_98,product_10_n_99,product_10_n_100,product_10_n_101,product_10_n_102,product_10_n_103,product_10_n_104,product_10_n_105}),
        .PATTERNBDETECT(NLW_product_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_10_n_106,product_10_n_107,product_10_n_108,product_10_n_109,product_10_n_110,product_10_n_111,product_10_n_112,product_10_n_113,product_10_n_114,product_10_n_115,product_10_n_116,product_10_n_117,product_10_n_118,product_10_n_119,product_10_n_120,product_10_n_121,product_10_n_122,product_10_n_123,product_10_n_124,product_10_n_125,product_10_n_126,product_10_n_127,product_10_n_128,product_10_n_129,product_10_n_130,product_10_n_131,product_10_n_132,product_10_n_133,product_10_n_134,product_10_n_135,product_10_n_136,product_10_n_137,product_10_n_138,product_10_n_139,product_10_n_140,product_10_n_141,product_10_n_142,product_10_n_143,product_10_n_144,product_10_n_145,product_10_n_146,product_10_n_147,product_10_n_148,product_10_n_149,product_10_n_150,product_10_n_151,product_10_n_152,product_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_10_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    product_10_i_1__0
       (.I0(B),
        .O(product_10_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    product_10_i_2__0
       (.I0(B),
        .O(product_10_i_2__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_2
       (.A({\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 [15],\delay_pipeline_reg[9]_17 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,product_6_i_1__0_n_0,product_6_i_1__0_n_0,1'b1,B,1'b1,B,1'b1,B,B,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_2_OVERFLOW_UNCONNECTED),
        .P({NLW_product_2_P_UNCONNECTED[47:28],product_2_n_78,product_2_n_79,product_2_n_80,product_2_n_81,product_2_n_82,product_2_n_83,product_2_n_84,product_2_n_85,product_2_n_86,product_2_n_87,product_2_n_88,product_2_n_89,product_2_n_90,product_2_n_91,product_2_n_92,product_2_n_93,product_2_n_94,product_2_n_95,product_2_n_96,product_2_n_97,product_2_n_98,product_2_n_99,product_2_n_100,product_2_n_101,product_2_n_102,product_2_n_103,product_2_n_104,product_2_n_105}),
        .PATTERNBDETECT(NLW_product_2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_2_n_106,product_2_n_107,product_2_n_108,product_2_n_109,product_2_n_110,product_2_n_111,product_2_n_112,product_2_n_113,product_2_n_114,product_2_n_115,product_2_n_116,product_2_n_117,product_2_n_118,product_2_n_119,product_2_n_120,product_2_n_121,product_2_n_122,product_2_n_123,product_2_n_124,product_2_n_125,product_2_n_126,product_2_n_127,product_2_n_128,product_2_n_129,product_2_n_130,product_2_n_131,product_2_n_132,product_2_n_133,product_2_n_134,product_2_n_135,product_2_n_136,product_2_n_137,product_2_n_138,product_2_n_139,product_2_n_140,product_2_n_141,product_2_n_142,product_2_n_143,product_2_n_144,product_2_n_145,product_2_n_146,product_2_n_147,product_2_n_148,product_2_n_149,product_2_n_150,product_2_n_151,product_2_n_152,product_2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_4
       (.A({\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 [15],\delay_pipeline_reg[7]_13 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,product_6_i_1__0_n_0,product_6_i_1__0_n_0,B,1'b0,product_6_i_1__0_n_0,B,B,product_6_i_1__0_n_0,1'b1,1'b0,product_6_i_1__0_n_0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_4_OVERFLOW_UNCONNECTED),
        .P({NLW_product_4_P_UNCONNECTED[47:29],product_4_n_77,product_4_n_78,product_4_n_79,product_4_n_80,product_4_n_81,product_4_n_82,product_4_n_83,product_4_n_84,product_4_n_85,product_4_n_86,product_4_n_87,product_4_n_88,product_4_n_89,product_4_n_90,product_4_n_91,product_4_n_92,product_4_n_93,product_4_n_94,product_4_n_95,product_4_n_96,product_4_n_97,product_4_n_98,product_4_n_99,product_4_n_100,product_4_n_101,product_4_n_102,product_4_n_103,product_4_n_104,product_4_n_105}),
        .PATTERNBDETECT(NLW_product_4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_4_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_4_n_106,product_4_n_107,product_4_n_108,product_4_n_109,product_4_n_110,product_4_n_111,product_4_n_112,product_4_n_113,product_4_n_114,product_4_n_115,product_4_n_116,product_4_n_117,product_4_n_118,product_4_n_119,product_4_n_120,product_4_n_121,product_4_n_122,product_4_n_123,product_4_n_124,product_4_n_125,product_4_n_126,product_4_n_127,product_4_n_128,product_4_n_129,product_4_n_130,product_4_n_131,product_4_n_132,product_4_n_133,product_4_n_134,product_4_n_135,product_4_n_136,product_4_n_137,product_4_n_138,product_4_n_139,product_4_n_140,product_4_n_141,product_4_n_142,product_4_n_143,product_4_n_144,product_4_n_145,product_4_n_146,product_4_n_147,product_4_n_148,product_4_n_149,product_4_n_150,product_4_n_151,product_4_n_152,product_4_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_4_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_6
       (.A({\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 [15],\delay_pipeline_reg[5]_11 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_6_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,B,product_6_i_1__0_n_0,1'b1,1'b0,1'b1,1'b1,B,product_6_i_1__0_n_0,1'b0,1'b1,1'b1,B,B,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_6_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_6_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_6_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_6_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_6_OVERFLOW_UNCONNECTED),
        .P({NLW_product_6_P_UNCONNECTED[47:32],product_6_n_74,product_6_n_75,product_6_n_76,product_6_n_77,product_6_n_78,product_6_n_79,product_6_n_80,product_6_n_81,product_6_n_82,product_6_n_83,product_6_n_84,product_6_n_85,product_6_n_86,product_6_n_87,product_6_n_88,product_6_n_89,product_6_n_90,product_6_n_91,product_6_n_92,product_6_n_93,product_6_n_94,product_6_n_95,product_6_n_96,product_6_n_97,product_6_n_98,product_6_n_99,product_6_n_100,product_6_n_101,product_6_n_102,product_6_n_103,product_6_n_104,product_6_n_105}),
        .PATTERNBDETECT(NLW_product_6_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_6_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_6_n_106,product_6_n_107,product_6_n_108,product_6_n_109,product_6_n_110,product_6_n_111,product_6_n_112,product_6_n_113,product_6_n_114,product_6_n_115,product_6_n_116,product_6_n_117,product_6_n_118,product_6_n_119,product_6_n_120,product_6_n_121,product_6_n_122,product_6_n_123,product_6_n_124,product_6_n_125,product_6_n_126,product_6_n_127,product_6_n_128,product_6_n_129,product_6_n_130,product_6_n_131,product_6_n_132,product_6_n_133,product_6_n_134,product_6_n_135,product_6_n_136,product_6_n_137,product_6_n_138,product_6_n_139,product_6_n_140,product_6_n_141,product_6_n_142,product_6_n_143,product_6_n_144,product_6_n_145,product_6_n_146,product_6_n_147,product_6_n_148,product_6_n_149,product_6_n_150,product_6_n_151,product_6_n_152,product_6_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_6_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    product_6_i_1__0
       (.I0(B),
        .O(product_6_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    product_8
       (.A({\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 [15],\delay_pipeline_reg[3]_6 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_product_8_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,product_10_i_2__0_n_0,1'b0,product_10_i_2__0_n_0,1'b0,product_10_i_2__0_n_0,1'b0,product_10_i_2__0_n_0,1'b0,product_10_i_2__0_n_0,product_10_i_2__0_n_0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_product_8_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_product_8_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_product_8_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_product_8_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_product_8_OVERFLOW_UNCONNECTED),
        .P({NLW_product_8_P_UNCONNECTED[47:29],product_8_n_77,product_8_n_78,product_8_n_79,product_8_n_80,product_8_n_81,product_8_n_82,product_8_n_83,product_8_n_84,product_8_n_85,product_8_n_86,product_8_n_87,product_8_n_88,product_8_n_89,product_8_n_90,product_8_n_91,product_8_n_92,product_8_n_93,product_8_n_94,product_8_n_95,product_8_n_96,product_8_n_97,product_8_n_98,product_8_n_99,product_8_n_100,product_8_n_101,product_8_n_102,product_8_n_103,product_8_n_104,product_8_n_105}),
        .PATTERNBDETECT(NLW_product_8_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_product_8_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({product_8_n_106,product_8_n_107,product_8_n_108,product_8_n_109,product_8_n_110,product_8_n_111,product_8_n_112,product_8_n_113,product_8_n_114,product_8_n_115,product_8_n_116,product_8_n_117,product_8_n_118,product_8_n_119,product_8_n_120,product_8_n_121,product_8_n_122,product_8_n_123,product_8_n_124,product_8_n_125,product_8_n_126,product_8_n_127,product_8_n_128,product_8_n_129,product_8_n_130,product_8_n_131,product_8_n_132,product_8_n_133,product_8_n_134,product_8_n_135,product_8_n_136,product_8_n_137,product_8_n_138,product_8_n_139,product_8_n_140,product_8_n_141,product_8_n_142,product_8_n_143,product_8_n_144,product_8_n_145,product_8_n_146,product_8_n_147,product_8_n_148,product_8_n_149,product_8_n_150,product_8_n_151,product_8_n_152,product_8_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_product_8_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][11]_i_2 
       (.I0(add_temp_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][11]_i_3 
       (.I0(add_temp_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][11]_i_4 
       (.I0(add_temp_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][11]_i_5 
       (.I0(add_temp_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [8]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][11]_i_6 
       (.I0(add_temp_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_94),
        .O(\sumdelay_pipeline2[0][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][11]_i_7 
       (.I0(add_temp_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_95),
        .O(\sumdelay_pipeline2[0][11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][11]_i_8 
       (.I0(add_temp_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_96),
        .O(\sumdelay_pipeline2[0][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][11]_i_9 
       (.I0(add_temp_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_97),
        .O(\sumdelay_pipeline2[0][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][15]_i_2 
       (.I0(add_temp_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][15]_i_3 
       (.I0(add_temp_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][15]_i_4 
       (.I0(add_temp_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][15]_i_5 
       (.I0(add_temp_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [12]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][15]_i_6 
       (.I0(add_temp_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_90),
        .O(\sumdelay_pipeline2[0][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][15]_i_7 
       (.I0(add_temp_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_91),
        .O(\sumdelay_pipeline2[0][15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][15]_i_8 
       (.I0(add_temp_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_92),
        .O(\sumdelay_pipeline2[0][15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][15]_i_9 
       (.I0(add_temp_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_93),
        .O(\sumdelay_pipeline2[0][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][19]_i_2 
       (.I0(add_temp_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][19]_i_3 
       (.I0(add_temp_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][19]_i_4 
       (.I0(add_temp_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [17]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][19]_i_5 
       (.I0(add_temp_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [16]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][19]_i_6 
       (.I0(add_temp_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_86),
        .O(\sumdelay_pipeline2[0][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][19]_i_7 
       (.I0(add_temp_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_87),
        .O(\sumdelay_pipeline2[0][19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][19]_i_8 
       (.I0(add_temp_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_88),
        .O(\sumdelay_pipeline2[0][19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][19]_i_9 
       (.I0(add_temp_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_89),
        .O(\sumdelay_pipeline2[0][19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][23]_i_2 
       (.I0(add_temp_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][23]_i_3 
       (.I0(add_temp_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][23]_i_4 
       (.I0(add_temp_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][23]_i_5 
       (.I0(add_temp_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [20]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][23]_i_6 
       (.I0(add_temp_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_82),
        .O(\sumdelay_pipeline2[0][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][23]_i_7 
       (.I0(add_temp_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_83),
        .O(\sumdelay_pipeline2[0][23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][23]_i_8 
       (.I0(add_temp_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_84),
        .O(\sumdelay_pipeline2[0][23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][23]_i_9 
       (.I0(add_temp_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_85),
        .O(\sumdelay_pipeline2[0][23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][27]_i_2 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline2[0][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][27]_i_3 
       (.I0(add_temp_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [26]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][27]_i_4 
       (.I0(add_temp_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [25]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][27]_i_5 
       (.I0(add_temp_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [24]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][27]_i_6 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_78),
        .O(\sumdelay_pipeline2[0][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][27]_i_7 
       (.I0(add_temp_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_79),
        .O(\sumdelay_pipeline2[0][27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][27]_i_8 
       (.I0(add_temp_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_80),
        .O(\sumdelay_pipeline2[0][27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][27]_i_9 
       (.I0(add_temp_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_81),
        .O(\sumdelay_pipeline2[0][27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][30]_i_2 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [27]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][30]_i_3 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline2[0][30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][30]_i_4 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_75),
        .O(\sumdelay_pipeline2[0][30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][30]_i_5 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_76),
        .O(\sumdelay_pipeline2[0][30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][30]_i_6 
       (.I0(add_temp_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_77),
        .O(\sumdelay_pipeline2[0][30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][3]_i_2 
       (.I0(add_temp_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][3]_i_3 
       (.I0(add_temp_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][3]_i_4 
       (.I0(add_temp_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][3]_i_5 
       (.I0(add_temp_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [0]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][3]_i_6 
       (.I0(add_temp_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_102),
        .O(\sumdelay_pipeline2[0][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][3]_i_7 
       (.I0(add_temp_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_103),
        .O(\sumdelay_pipeline2[0][3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][3]_i_8 
       (.I0(add_temp_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_104),
        .O(\sumdelay_pipeline2[0][3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][3]_i_9 
       (.I0(add_temp_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_105),
        .O(\sumdelay_pipeline2[0][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][7]_i_2 
       (.I0(add_temp_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][7]_i_3 
       (.I0(add_temp_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][7]_i_4 
       (.I0(add_temp_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[0][7]_i_5 
       (.I0(add_temp_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[0]_2 [4]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][7]_i_6 
       (.I0(add_temp_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_98),
        .O(\sumdelay_pipeline2[0][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][7]_i_7 
       (.I0(add_temp_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_99),
        .O(\sumdelay_pipeline2[0][7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][7]_i_8 
       (.I0(add_temp_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_100),
        .O(\sumdelay_pipeline2[0][7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[0][7]_i_9 
       (.I0(add_temp_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_1_n_101),
        .O(\sumdelay_pipeline2[0][7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][11]_i_2 
       (.I0(add_temp_2_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][11]_i_3 
       (.I0(add_temp_2_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][11]_i_4 
       (.I0(add_temp_2_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][11]_i_5 
       (.I0(add_temp_2_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [8]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][11]_i_6 
       (.I0(add_temp_2_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_94),
        .O(\sumdelay_pipeline2[1][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][11]_i_7 
       (.I0(add_temp_2_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_95),
        .O(\sumdelay_pipeline2[1][11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][11]_i_8 
       (.I0(add_temp_2_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_96),
        .O(\sumdelay_pipeline2[1][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][11]_i_9 
       (.I0(add_temp_2_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_97),
        .O(\sumdelay_pipeline2[1][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][15]_i_2 
       (.I0(add_temp_2_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][15]_i_3 
       (.I0(add_temp_2_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][15]_i_4 
       (.I0(add_temp_2_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][15]_i_5 
       (.I0(add_temp_2_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [12]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][15]_i_6 
       (.I0(add_temp_2_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_90),
        .O(\sumdelay_pipeline2[1][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][15]_i_7 
       (.I0(add_temp_2_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_91),
        .O(\sumdelay_pipeline2[1][15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][15]_i_8 
       (.I0(add_temp_2_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_92),
        .O(\sumdelay_pipeline2[1][15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][15]_i_9 
       (.I0(add_temp_2_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_93),
        .O(\sumdelay_pipeline2[1][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][19]_i_2 
       (.I0(add_temp_2_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][19]_i_3 
       (.I0(add_temp_2_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][19]_i_4 
       (.I0(add_temp_2_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [17]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][19]_i_5 
       (.I0(add_temp_2_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [16]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][19]_i_6 
       (.I0(add_temp_2_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_86),
        .O(\sumdelay_pipeline2[1][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][19]_i_7 
       (.I0(add_temp_2_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_87),
        .O(\sumdelay_pipeline2[1][19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][19]_i_8 
       (.I0(add_temp_2_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_88),
        .O(\sumdelay_pipeline2[1][19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][19]_i_9 
       (.I0(add_temp_2_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_89),
        .O(\sumdelay_pipeline2[1][19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][23]_i_2 
       (.I0(add_temp_2_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][23]_i_3 
       (.I0(add_temp_2_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][23]_i_4 
       (.I0(add_temp_2_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][23]_i_5 
       (.I0(add_temp_2_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [20]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][23]_i_6 
       (.I0(add_temp_2_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_82),
        .O(\sumdelay_pipeline2[1][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][23]_i_7 
       (.I0(add_temp_2_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_83),
        .O(\sumdelay_pipeline2[1][23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][23]_i_8 
       (.I0(add_temp_2_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_84),
        .O(\sumdelay_pipeline2[1][23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][23]_i_9 
       (.I0(add_temp_2_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_85),
        .O(\sumdelay_pipeline2[1][23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][27]_i_2 
       (.I0(add_temp_2_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [27]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][27]_i_3 
       (.I0(add_temp_2_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [26]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][27]_i_4 
       (.I0(add_temp_2_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [25]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][27]_i_5 
       (.I0(add_temp_2_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [24]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][27]_i_6 
       (.I0(add_temp_2_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_78),
        .O(\sumdelay_pipeline2[1][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][27]_i_7 
       (.I0(add_temp_2_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_79),
        .O(\sumdelay_pipeline2[1][27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][27]_i_8 
       (.I0(add_temp_2_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_80),
        .O(\sumdelay_pipeline2[1][27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][27]_i_9 
       (.I0(add_temp_2_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_81),
        .O(\sumdelay_pipeline2[1][27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][30]_i_2 
       (.I0(add_temp_2_n_76),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][30]_i_3 
       (.I0(add_temp_2_n_77),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [28]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][30]_i_4 
       (.I0(add_temp_2_n_75),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_75),
        .O(\sumdelay_pipeline2[1][30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][30]_i_5 
       (.I0(add_temp_2_n_76),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_76),
        .O(\sumdelay_pipeline2[1][30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][30]_i_6 
       (.I0(add_temp_2_n_77),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_77),
        .O(\sumdelay_pipeline2[1][30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][3]_i_2 
       (.I0(add_temp_2_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][3]_i_3 
       (.I0(add_temp_2_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][3]_i_4 
       (.I0(add_temp_2_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][3]_i_5 
       (.I0(add_temp_2_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [0]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][3]_i_6 
       (.I0(add_temp_2_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_102),
        .O(\sumdelay_pipeline2[1][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][3]_i_7 
       (.I0(add_temp_2_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_103),
        .O(\sumdelay_pipeline2[1][3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][3]_i_8 
       (.I0(add_temp_2_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_104),
        .O(\sumdelay_pipeline2[1][3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][3]_i_9 
       (.I0(add_temp_2_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_105),
        .O(\sumdelay_pipeline2[1][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][7]_i_2 
       (.I0(add_temp_2_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][7]_i_3 
       (.I0(add_temp_2_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][7]_i_4 
       (.I0(add_temp_2_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[1][7]_i_5 
       (.I0(add_temp_2_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[2]_1 [4]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][7]_i_6 
       (.I0(add_temp_2_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_98),
        .O(\sumdelay_pipeline2[1][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][7]_i_7 
       (.I0(add_temp_2_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_99),
        .O(\sumdelay_pipeline2[1][7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][7]_i_8 
       (.I0(add_temp_2_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_100),
        .O(\sumdelay_pipeline2[1][7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[1][7]_i_9 
       (.I0(add_temp_2_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_3_n_101),
        .O(\sumdelay_pipeline2[1][7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][11]_i_2 
       (.I0(add_temp_4_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][11]_i_3 
       (.I0(add_temp_4_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][11]_i_4 
       (.I0(add_temp_4_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][11]_i_5 
       (.I0(add_temp_4_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [8]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][11]_i_6 
       (.I0(add_temp_4_n_94),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_94),
        .O(\sumdelay_pipeline2[2][11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][11]_i_7 
       (.I0(add_temp_4_n_95),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_95),
        .O(\sumdelay_pipeline2[2][11]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][11]_i_8 
       (.I0(add_temp_4_n_96),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_96),
        .O(\sumdelay_pipeline2[2][11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][11]_i_9 
       (.I0(add_temp_4_n_97),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_97),
        .O(\sumdelay_pipeline2[2][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][15]_i_2 
       (.I0(add_temp_4_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [15]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][15]_i_3 
       (.I0(add_temp_4_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][15]_i_4 
       (.I0(add_temp_4_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][15]_i_5 
       (.I0(add_temp_4_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [12]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][15]_i_6 
       (.I0(add_temp_4_n_90),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_90),
        .O(\sumdelay_pipeline2[2][15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][15]_i_7 
       (.I0(add_temp_4_n_91),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_91),
        .O(\sumdelay_pipeline2[2][15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][15]_i_8 
       (.I0(add_temp_4_n_92),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_92),
        .O(\sumdelay_pipeline2[2][15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][15]_i_9 
       (.I0(add_temp_4_n_93),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_93),
        .O(\sumdelay_pipeline2[2][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][19]_i_2 
       (.I0(add_temp_4_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [19]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][19]_i_3 
       (.I0(add_temp_4_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [18]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][19]_i_4 
       (.I0(add_temp_4_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [17]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][19]_i_5 
       (.I0(add_temp_4_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [16]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][19]_i_6 
       (.I0(add_temp_4_n_86),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_86),
        .O(\sumdelay_pipeline2[2][19]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][19]_i_7 
       (.I0(add_temp_4_n_87),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_87),
        .O(\sumdelay_pipeline2[2][19]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][19]_i_8 
       (.I0(add_temp_4_n_88),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_88),
        .O(\sumdelay_pipeline2[2][19]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][19]_i_9 
       (.I0(add_temp_4_n_89),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_89),
        .O(\sumdelay_pipeline2[2][19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][23]_i_2 
       (.I0(add_temp_4_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [23]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][23]_i_3 
       (.I0(add_temp_4_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][23]_i_4 
       (.I0(add_temp_4_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [21]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][23]_i_5 
       (.I0(add_temp_4_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [20]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][23]_i_6 
       (.I0(add_temp_4_n_82),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_82),
        .O(\sumdelay_pipeline2[2][23]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][23]_i_7 
       (.I0(add_temp_4_n_83),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_83),
        .O(\sumdelay_pipeline2[2][23]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][23]_i_8 
       (.I0(add_temp_4_n_84),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_84),
        .O(\sumdelay_pipeline2[2][23]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][23]_i_9 
       (.I0(add_temp_4_n_85),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_85),
        .O(\sumdelay_pipeline2[2][23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][27]_i_2 
       (.I0(add_temp_4_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [27]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][27]_i_3 
       (.I0(add_temp_4_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [26]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][27]_i_4 
       (.I0(add_temp_4_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [25]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][27]_i_5 
       (.I0(add_temp_4_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [24]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][27]_i_6 
       (.I0(add_temp_4_n_78),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_78),
        .O(\sumdelay_pipeline2[2][27]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][27]_i_7 
       (.I0(add_temp_4_n_79),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_79),
        .O(\sumdelay_pipeline2[2][27]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][27]_i_8 
       (.I0(add_temp_4_n_80),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_80),
        .O(\sumdelay_pipeline2[2][27]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][27]_i_9 
       (.I0(add_temp_4_n_81),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_81),
        .O(\sumdelay_pipeline2[2][27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][30]_i_2 
       (.I0(add_temp_4_n_76),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [29]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][30]_i_3 
       (.I0(add_temp_4_n_77),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [28]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][30]_i_4 
       (.I0(add_temp_4_n_75),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_78),
        .O(\sumdelay_pipeline2[2][30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][30]_i_5 
       (.I0(add_temp_4_n_76),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_78),
        .O(\sumdelay_pipeline2[2][30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][30]_i_6 
       (.I0(add_temp_4_n_77),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_78),
        .O(\sumdelay_pipeline2[2][30]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][3]_i_2 
       (.I0(add_temp_4_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][3]_i_3 
       (.I0(add_temp_4_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [2]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][3]_i_4 
       (.I0(add_temp_4_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][3]_i_5 
       (.I0(add_temp_4_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][3]_i_6 
       (.I0(add_temp_4_n_102),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_102),
        .O(\sumdelay_pipeline2[2][3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][3]_i_7 
       (.I0(add_temp_4_n_103),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_103),
        .O(\sumdelay_pipeline2[2][3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][3]_i_8 
       (.I0(add_temp_4_n_104),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_104),
        .O(\sumdelay_pipeline2[2][3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][3]_i_9 
       (.I0(add_temp_4_n_105),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_105),
        .O(\sumdelay_pipeline2[2][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][7]_i_2 
       (.I0(add_temp_4_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][7]_i_3 
       (.I0(add_temp_4_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][7]_i_4 
       (.I0(add_temp_4_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    \sumdelay_pipeline2[2][7]_i_5 
       (.I0(add_temp_4_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .O(\sumdelay_pipeline1_reg[4]_0 [4]));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][7]_i_6 
       (.I0(add_temp_4_n_98),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_98),
        .O(\sumdelay_pipeline2[2][7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][7]_i_7 
       (.I0(add_temp_4_n_99),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_99),
        .O(\sumdelay_pipeline2[2][7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][7]_i_8 
       (.I0(add_temp_4_n_100),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_100),
        .O(\sumdelay_pipeline2[2][7]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \sumdelay_pipeline2[2][7]_i_9 
       (.I0(add_temp_4_n_101),
        .I1(\sumdelay_pipeline2_reg[0][30]_0 ),
        .I2(add_temp_5_n_101),
        .O(\sumdelay_pipeline2[2][7]_i_9_n_0 ));
  FDCE \sumdelay_pipeline2_reg[0][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [0]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [0]));
  FDCE \sumdelay_pipeline2_reg[0][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [10]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [10]));
  FDCE \sumdelay_pipeline2_reg[0][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [11]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [11]));
  CARRY4 \sumdelay_pipeline2_reg[0][11]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][7]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][11]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][11]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][11]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [11:8]),
        .O(\sumvector2[0]_20 [11:8]),
        .S({\sumdelay_pipeline2[0][11]_i_6_n_0 ,\sumdelay_pipeline2[0][11]_i_7_n_0 ,\sumdelay_pipeline2[0][11]_i_8_n_0 ,\sumdelay_pipeline2[0][11]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [12]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [12]));
  FDCE \sumdelay_pipeline2_reg[0][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [13]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [13]));
  FDCE \sumdelay_pipeline2_reg[0][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [14]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [14]));
  FDCE \sumdelay_pipeline2_reg[0][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [15]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [15]));
  CARRY4 \sumdelay_pipeline2_reg[0][15]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][11]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][15]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][15]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][15]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [15:12]),
        .O(\sumvector2[0]_20 [15:12]),
        .S({\sumdelay_pipeline2[0][15]_i_6_n_0 ,\sumdelay_pipeline2[0][15]_i_7_n_0 ,\sumdelay_pipeline2[0][15]_i_8_n_0 ,\sumdelay_pipeline2[0][15]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [16]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [16]));
  FDCE \sumdelay_pipeline2_reg[0][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [17]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [17]));
  FDCE \sumdelay_pipeline2_reg[0][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [18]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [18]));
  FDCE \sumdelay_pipeline2_reg[0][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [19]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [19]));
  CARRY4 \sumdelay_pipeline2_reg[0][19]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][15]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][19]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][19]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][19]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [19:16]),
        .O(\sumvector2[0]_20 [19:16]),
        .S({\sumdelay_pipeline2[0][19]_i_6_n_0 ,\sumdelay_pipeline2[0][19]_i_7_n_0 ,\sumdelay_pipeline2[0][19]_i_8_n_0 ,\sumdelay_pipeline2[0][19]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [1]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [1]));
  FDCE \sumdelay_pipeline2_reg[0][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [20]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [20]));
  FDCE \sumdelay_pipeline2_reg[0][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [21]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [21]));
  FDCE \sumdelay_pipeline2_reg[0][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [22]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [22]));
  FDCE \sumdelay_pipeline2_reg[0][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [23]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [23]));
  CARRY4 \sumdelay_pipeline2_reg[0][23]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][19]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][23]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][23]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][23]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [23:20]),
        .O(\sumvector2[0]_20 [23:20]),
        .S({\sumdelay_pipeline2[0][23]_i_6_n_0 ,\sumdelay_pipeline2[0][23]_i_7_n_0 ,\sumdelay_pipeline2[0][23]_i_8_n_0 ,\sumdelay_pipeline2[0][23]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [24]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [24]));
  FDCE \sumdelay_pipeline2_reg[0][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [25]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [25]));
  FDCE \sumdelay_pipeline2_reg[0][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [26]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [26]));
  FDCE \sumdelay_pipeline2_reg[0][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [27]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [27]));
  CARRY4 \sumdelay_pipeline2_reg[0][27]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][23]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][27]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][27]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][27]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sumdelay_pipeline2[0][27]_i_2_n_0 ,\sumdelay_pipeline1_reg[0]_2 [26:24]}),
        .O(\sumvector2[0]_20 [27:24]),
        .S({\sumdelay_pipeline2[0][27]_i_6_n_0 ,\sumdelay_pipeline2[0][27]_i_7_n_0 ,\sumdelay_pipeline2[0][27]_i_8_n_0 ,\sumdelay_pipeline2[0][27]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [28]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [28]));
  FDCE \sumdelay_pipeline2_reg[0][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [29]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [29]));
  FDCE \sumdelay_pipeline2_reg[0][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [2]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [2]));
  FDCE \sumdelay_pipeline2_reg[0][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [30]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [30]));
  CARRY4 \sumdelay_pipeline2_reg[0][30]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][27]_i_1_n_0 ),
        .CO({\NLW_sumdelay_pipeline2_reg[0][30]_i_1_CO_UNCONNECTED [3:2],\sumdelay_pipeline2_reg[0][30]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline1_reg[0]_2 [27],\sumdelay_pipeline2[0][30]_i_3_n_0 }),
        .O({\NLW_sumdelay_pipeline2_reg[0][30]_i_1_O_UNCONNECTED [3],\sumvector2[0]_20 [30:28]}),
        .S({1'b0,\sumdelay_pipeline2[0][30]_i_4_n_0 ,\sumdelay_pipeline2[0][30]_i_5_n_0 ,\sumdelay_pipeline2[0][30]_i_6_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [3]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [3]));
  CARRY4 \sumdelay_pipeline2_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\sumdelay_pipeline2_reg[0][3]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][3]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][3]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [3:0]),
        .O(\sumvector2[0]_20 [3:0]),
        .S({\sumdelay_pipeline2[0][3]_i_6_n_0 ,\sumdelay_pipeline2[0][3]_i_7_n_0 ,\sumdelay_pipeline2[0][3]_i_8_n_0 ,\sumdelay_pipeline2[0][3]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [4]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [4]));
  FDCE \sumdelay_pipeline2_reg[0][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [5]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [5]));
  FDCE \sumdelay_pipeline2_reg[0][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [6]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [6]));
  FDCE \sumdelay_pipeline2_reg[0][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [7]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [7]));
  CARRY4 \sumdelay_pipeline2_reg[0][7]_i_1 
       (.CI(\sumdelay_pipeline2_reg[0][3]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[0][7]_i_1_n_0 ,\sumdelay_pipeline2_reg[0][7]_i_1_n_1 ,\sumdelay_pipeline2_reg[0][7]_i_1_n_2 ,\sumdelay_pipeline2_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[0]_2 [7:4]),
        .O(\sumvector2[0]_20 [7:4]),
        .S({\sumdelay_pipeline2[0][7]_i_6_n_0 ,\sumdelay_pipeline2[0][7]_i_7_n_0 ,\sumdelay_pipeline2[0][7]_i_8_n_0 ,\sumdelay_pipeline2[0][7]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[0][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [8]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [8]));
  FDCE \sumdelay_pipeline2_reg[0][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[0]_20 [9]),
        .Q(\sumdelay_pipeline2_reg[0]_21 [9]));
  FDCE \sumdelay_pipeline2_reg[1][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [0]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [0]));
  FDCE \sumdelay_pipeline2_reg[1][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [10]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [10]));
  FDCE \sumdelay_pipeline2_reg[1][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [11]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [11]));
  CARRY4 \sumdelay_pipeline2_reg[1][11]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][7]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][11]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][11]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][11]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [11:8]),
        .O(\sumvector2[1]_14 [11:8]),
        .S({\sumdelay_pipeline2[1][11]_i_6_n_0 ,\sumdelay_pipeline2[1][11]_i_7_n_0 ,\sumdelay_pipeline2[1][11]_i_8_n_0 ,\sumdelay_pipeline2[1][11]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [12]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [12]));
  FDCE \sumdelay_pipeline2_reg[1][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [13]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [13]));
  FDCE \sumdelay_pipeline2_reg[1][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [14]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [14]));
  FDCE \sumdelay_pipeline2_reg[1][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [15]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [15]));
  CARRY4 \sumdelay_pipeline2_reg[1][15]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][11]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][15]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][15]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][15]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [15:12]),
        .O(\sumvector2[1]_14 [15:12]),
        .S({\sumdelay_pipeline2[1][15]_i_6_n_0 ,\sumdelay_pipeline2[1][15]_i_7_n_0 ,\sumdelay_pipeline2[1][15]_i_8_n_0 ,\sumdelay_pipeline2[1][15]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [16]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [16]));
  FDCE \sumdelay_pipeline2_reg[1][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [17]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [17]));
  FDCE \sumdelay_pipeline2_reg[1][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [18]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [18]));
  FDCE \sumdelay_pipeline2_reg[1][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [19]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [19]));
  CARRY4 \sumdelay_pipeline2_reg[1][19]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][15]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][19]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][19]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][19]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [19:16]),
        .O(\sumvector2[1]_14 [19:16]),
        .S({\sumdelay_pipeline2[1][19]_i_6_n_0 ,\sumdelay_pipeline2[1][19]_i_7_n_0 ,\sumdelay_pipeline2[1][19]_i_8_n_0 ,\sumdelay_pipeline2[1][19]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [1]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [1]));
  FDCE \sumdelay_pipeline2_reg[1][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [20]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [20]));
  FDCE \sumdelay_pipeline2_reg[1][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [21]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [21]));
  FDCE \sumdelay_pipeline2_reg[1][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [22]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [22]));
  FDCE \sumdelay_pipeline2_reg[1][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [23]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [23]));
  CARRY4 \sumdelay_pipeline2_reg[1][23]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][19]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][23]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][23]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][23]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [23:20]),
        .O(\sumvector2[1]_14 [23:20]),
        .S({\sumdelay_pipeline2[1][23]_i_6_n_0 ,\sumdelay_pipeline2[1][23]_i_7_n_0 ,\sumdelay_pipeline2[1][23]_i_8_n_0 ,\sumdelay_pipeline2[1][23]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [24]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [24]));
  FDCE \sumdelay_pipeline2_reg[1][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [25]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [25]));
  FDCE \sumdelay_pipeline2_reg[1][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [26]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [26]));
  FDCE \sumdelay_pipeline2_reg[1][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [27]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [27]));
  CARRY4 \sumdelay_pipeline2_reg[1][27]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][23]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][27]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][27]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][27]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [27:24]),
        .O(\sumvector2[1]_14 [27:24]),
        .S({\sumdelay_pipeline2[1][27]_i_6_n_0 ,\sumdelay_pipeline2[1][27]_i_7_n_0 ,\sumdelay_pipeline2[1][27]_i_8_n_0 ,\sumdelay_pipeline2[1][27]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [28]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [28]));
  FDCE \sumdelay_pipeline2_reg[1][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [29]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [29]));
  FDCE \sumdelay_pipeline2_reg[1][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [2]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [2]));
  FDCE \sumdelay_pipeline2_reg[1][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [30]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [30]));
  CARRY4 \sumdelay_pipeline2_reg[1][30]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][27]_i_1_n_0 ),
        .CO({\NLW_sumdelay_pipeline2_reg[1][30]_i_1_CO_UNCONNECTED [3:2],\sumdelay_pipeline2_reg[1][30]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline1_reg[2]_1 [29:28]}),
        .O({\NLW_sumdelay_pipeline2_reg[1][30]_i_1_O_UNCONNECTED [3],\sumvector2[1]_14 [30:28]}),
        .S({1'b0,\sumdelay_pipeline2[1][30]_i_4_n_0 ,\sumdelay_pipeline2[1][30]_i_5_n_0 ,\sumdelay_pipeline2[1][30]_i_6_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [3]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [3]));
  CARRY4 \sumdelay_pipeline2_reg[1][3]_i_1 
       (.CI(1'b0),
        .CO({\sumdelay_pipeline2_reg[1][3]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][3]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][3]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [3:0]),
        .O(\sumvector2[1]_14 [3:0]),
        .S({\sumdelay_pipeline2[1][3]_i_6_n_0 ,\sumdelay_pipeline2[1][3]_i_7_n_0 ,\sumdelay_pipeline2[1][3]_i_8_n_0 ,\sumdelay_pipeline2[1][3]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [4]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [4]));
  FDCE \sumdelay_pipeline2_reg[1][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [5]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [5]));
  FDCE \sumdelay_pipeline2_reg[1][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [6]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [6]));
  FDCE \sumdelay_pipeline2_reg[1][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [7]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [7]));
  CARRY4 \sumdelay_pipeline2_reg[1][7]_i_1 
       (.CI(\sumdelay_pipeline2_reg[1][3]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[1][7]_i_1_n_0 ,\sumdelay_pipeline2_reg[1][7]_i_1_n_1 ,\sumdelay_pipeline2_reg[1][7]_i_1_n_2 ,\sumdelay_pipeline2_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[2]_1 [7:4]),
        .O(\sumvector2[1]_14 [7:4]),
        .S({\sumdelay_pipeline2[1][7]_i_6_n_0 ,\sumdelay_pipeline2[1][7]_i_7_n_0 ,\sumdelay_pipeline2[1][7]_i_8_n_0 ,\sumdelay_pipeline2[1][7]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[1][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [8]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [8]));
  FDCE \sumdelay_pipeline2_reg[1][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[1]_14 [9]),
        .Q(\sumdelay_pipeline2_reg[1]_15 [9]));
  FDCE \sumdelay_pipeline2_reg[2][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [0]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [0]));
  FDCE \sumdelay_pipeline2_reg[2][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [10]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [10]));
  FDCE \sumdelay_pipeline2_reg[2][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [11]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [11]));
  CARRY4 \sumdelay_pipeline2_reg[2][11]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][7]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][11]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][11]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][11]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [11:8]),
        .O(\sumvector2[2]_7 [11:8]),
        .S({\sumdelay_pipeline2[2][11]_i_6_n_0 ,\sumdelay_pipeline2[2][11]_i_7_n_0 ,\sumdelay_pipeline2[2][11]_i_8_n_0 ,\sumdelay_pipeline2[2][11]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [12]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [12]));
  FDCE \sumdelay_pipeline2_reg[2][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [13]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [13]));
  FDCE \sumdelay_pipeline2_reg[2][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [14]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [14]));
  FDCE \sumdelay_pipeline2_reg[2][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [15]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [15]));
  CARRY4 \sumdelay_pipeline2_reg[2][15]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][11]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][15]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][15]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][15]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [15:12]),
        .O(\sumvector2[2]_7 [15:12]),
        .S({\sumdelay_pipeline2[2][15]_i_6_n_0 ,\sumdelay_pipeline2[2][15]_i_7_n_0 ,\sumdelay_pipeline2[2][15]_i_8_n_0 ,\sumdelay_pipeline2[2][15]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [16]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [16]));
  FDCE \sumdelay_pipeline2_reg[2][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [17]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [17]));
  FDCE \sumdelay_pipeline2_reg[2][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [18]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [18]));
  FDCE \sumdelay_pipeline2_reg[2][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [19]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [19]));
  CARRY4 \sumdelay_pipeline2_reg[2][19]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][15]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][19]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][19]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][19]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [19:16]),
        .O(\sumvector2[2]_7 [19:16]),
        .S({\sumdelay_pipeline2[2][19]_i_6_n_0 ,\sumdelay_pipeline2[2][19]_i_7_n_0 ,\sumdelay_pipeline2[2][19]_i_8_n_0 ,\sumdelay_pipeline2[2][19]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [1]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [1]));
  FDCE \sumdelay_pipeline2_reg[2][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [20]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [20]));
  FDCE \sumdelay_pipeline2_reg[2][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [21]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [21]));
  FDCE \sumdelay_pipeline2_reg[2][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [22]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [22]));
  FDCE \sumdelay_pipeline2_reg[2][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [23]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [23]));
  CARRY4 \sumdelay_pipeline2_reg[2][23]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][19]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][23]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][23]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][23]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [23:20]),
        .O(\sumvector2[2]_7 [23:20]),
        .S({\sumdelay_pipeline2[2][23]_i_6_n_0 ,\sumdelay_pipeline2[2][23]_i_7_n_0 ,\sumdelay_pipeline2[2][23]_i_8_n_0 ,\sumdelay_pipeline2[2][23]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [24]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [24]));
  FDCE \sumdelay_pipeline2_reg[2][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [25]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [25]));
  FDCE \sumdelay_pipeline2_reg[2][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [26]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [26]));
  FDCE \sumdelay_pipeline2_reg[2][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [27]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [27]));
  CARRY4 \sumdelay_pipeline2_reg[2][27]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][23]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][27]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][27]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][27]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [27:24]),
        .O(\sumvector2[2]_7 [27:24]),
        .S({\sumdelay_pipeline2[2][27]_i_6_n_0 ,\sumdelay_pipeline2[2][27]_i_7_n_0 ,\sumdelay_pipeline2[2][27]_i_8_n_0 ,\sumdelay_pipeline2[2][27]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [28]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [28]));
  FDCE \sumdelay_pipeline2_reg[2][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [29]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [29]));
  FDCE \sumdelay_pipeline2_reg[2][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [2]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [2]));
  FDCE \sumdelay_pipeline2_reg[2][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [30]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [30]));
  CARRY4 \sumdelay_pipeline2_reg[2][30]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][27]_i_1_n_0 ),
        .CO({\NLW_sumdelay_pipeline2_reg[2][30]_i_1_CO_UNCONNECTED [3:2],\sumdelay_pipeline2_reg[2][30]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline1_reg[4]_0 [29:28]}),
        .O({\NLW_sumdelay_pipeline2_reg[2][30]_i_1_O_UNCONNECTED [3],\sumvector2[2]_7 [30:28]}),
        .S({1'b0,\sumdelay_pipeline2[2][30]_i_4_n_0 ,\sumdelay_pipeline2[2][30]_i_5_n_0 ,\sumdelay_pipeline2[2][30]_i_6_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [3]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [3]));
  CARRY4 \sumdelay_pipeline2_reg[2][3]_i_1 
       (.CI(1'b0),
        .CO({\sumdelay_pipeline2_reg[2][3]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][3]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][3]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [3:0]),
        .O(\sumvector2[2]_7 [3:0]),
        .S({\sumdelay_pipeline2[2][3]_i_6_n_0 ,\sumdelay_pipeline2[2][3]_i_7_n_0 ,\sumdelay_pipeline2[2][3]_i_8_n_0 ,\sumdelay_pipeline2[2][3]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [4]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [4]));
  FDCE \sumdelay_pipeline2_reg[2][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [5]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [5]));
  FDCE \sumdelay_pipeline2_reg[2][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [6]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [6]));
  FDCE \sumdelay_pipeline2_reg[2][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [7]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [7]));
  CARRY4 \sumdelay_pipeline2_reg[2][7]_i_1 
       (.CI(\sumdelay_pipeline2_reg[2][3]_i_1_n_0 ),
        .CO({\sumdelay_pipeline2_reg[2][7]_i_1_n_0 ,\sumdelay_pipeline2_reg[2][7]_i_1_n_1 ,\sumdelay_pipeline2_reg[2][7]_i_1_n_2 ,\sumdelay_pipeline2_reg[2][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline1_reg[4]_0 [7:4]),
        .O(\sumvector2[2]_7 [7:4]),
        .S({\sumdelay_pipeline2[2][7]_i_6_n_0 ,\sumdelay_pipeline2[2][7]_i_7_n_0 ,\sumdelay_pipeline2[2][7]_i_8_n_0 ,\sumdelay_pipeline2[2][7]_i_9_n_0 }));
  FDCE \sumdelay_pipeline2_reg[2][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [8]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [8]));
  FDCE \sumdelay_pipeline2_reg[2][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector2[2]_7 [9]),
        .Q(\sumdelay_pipeline2_reg[2]_8 [9]));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][11]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [11]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [11]),
        .O(\sumdelay_pipeline3[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][11]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [10]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [10]),
        .O(\sumdelay_pipeline3[0][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][11]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [9]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [9]),
        .O(\sumdelay_pipeline3[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][11]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [8]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [8]),
        .O(\sumdelay_pipeline3[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][15]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [15]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [15]),
        .O(\sumdelay_pipeline3[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][15]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [14]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [14]),
        .O(\sumdelay_pipeline3[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][15]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [13]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [13]),
        .O(\sumdelay_pipeline3[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][15]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [12]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [12]),
        .O(\sumdelay_pipeline3[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][19]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [19]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [19]),
        .O(\sumdelay_pipeline3[0][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][19]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [18]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [18]),
        .O(\sumdelay_pipeline3[0][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][19]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [17]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [17]),
        .O(\sumdelay_pipeline3[0][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][19]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [16]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [16]),
        .O(\sumdelay_pipeline3[0][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][23]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [23]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [23]),
        .O(\sumdelay_pipeline3[0][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][23]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [22]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [22]),
        .O(\sumdelay_pipeline3[0][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][23]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [21]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [21]),
        .O(\sumdelay_pipeline3[0][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][23]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [20]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [20]),
        .O(\sumdelay_pipeline3[0][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][27]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [27]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [27]),
        .O(\sumdelay_pipeline3[0][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][27]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [26]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [26]),
        .O(\sumdelay_pipeline3[0][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][27]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [25]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [25]),
        .O(\sumdelay_pipeline3[0][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][27]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [24]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [24]),
        .O(\sumdelay_pipeline3[0][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][30]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [30]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [30]),
        .O(\sumdelay_pipeline3[0][30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][30]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [29]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [29]),
        .O(\sumdelay_pipeline3[0][30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][30]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [28]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [28]),
        .O(\sumdelay_pipeline3[0][30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][3]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [3]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [3]),
        .O(\sumdelay_pipeline3[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][3]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [2]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [2]),
        .O(\sumdelay_pipeline3[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][3]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [1]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [1]),
        .O(\sumdelay_pipeline3[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][3]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [0]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [0]),
        .O(\sumdelay_pipeline3[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][7]_i_2 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [7]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [7]),
        .O(\sumdelay_pipeline3[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][7]_i_3 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [6]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [6]),
        .O(\sumdelay_pipeline3[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][7]_i_4 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [5]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [5]),
        .O(\sumdelay_pipeline3[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sumdelay_pipeline3[0][7]_i_5 
       (.I0(\sumdelay_pipeline2_reg[0]_21 [4]),
        .I1(\sumdelay_pipeline2_reg[1]_15 [4]),
        .O(\sumdelay_pipeline3[0][7]_i_5_n_0 ));
  FDCE \sumdelay_pipeline3_reg[0][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [0]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [0]));
  FDCE \sumdelay_pipeline3_reg[0][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [10]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [10]));
  FDCE \sumdelay_pipeline3_reg[0][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [11]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [11]));
  CARRY4 \sumdelay_pipeline3_reg[0][11]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][7]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][11]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][11]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][11]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [11:8]),
        .O(\sumvector3[0]_22 [11:8]),
        .S({\sumdelay_pipeline3[0][11]_i_2_n_0 ,\sumdelay_pipeline3[0][11]_i_3_n_0 ,\sumdelay_pipeline3[0][11]_i_4_n_0 ,\sumdelay_pipeline3[0][11]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [12]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [12]));
  FDCE \sumdelay_pipeline3_reg[0][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [13]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [13]));
  FDCE \sumdelay_pipeline3_reg[0][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [14]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [14]));
  FDCE \sumdelay_pipeline3_reg[0][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [15]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [15]));
  CARRY4 \sumdelay_pipeline3_reg[0][15]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][11]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][15]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][15]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][15]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [15:12]),
        .O(\sumvector3[0]_22 [15:12]),
        .S({\sumdelay_pipeline3[0][15]_i_2_n_0 ,\sumdelay_pipeline3[0][15]_i_3_n_0 ,\sumdelay_pipeline3[0][15]_i_4_n_0 ,\sumdelay_pipeline3[0][15]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [16]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [16]));
  FDCE \sumdelay_pipeline3_reg[0][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [17]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [17]));
  FDCE \sumdelay_pipeline3_reg[0][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [18]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [18]));
  FDCE \sumdelay_pipeline3_reg[0][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [19]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [19]));
  CARRY4 \sumdelay_pipeline3_reg[0][19]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][15]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][19]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][19]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][19]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [19:16]),
        .O(\sumvector3[0]_22 [19:16]),
        .S({\sumdelay_pipeline3[0][19]_i_2_n_0 ,\sumdelay_pipeline3[0][19]_i_3_n_0 ,\sumdelay_pipeline3[0][19]_i_4_n_0 ,\sumdelay_pipeline3[0][19]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [1]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [1]));
  FDCE \sumdelay_pipeline3_reg[0][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [20]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [20]));
  FDCE \sumdelay_pipeline3_reg[0][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [21]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [21]));
  FDCE \sumdelay_pipeline3_reg[0][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [22]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [22]));
  FDCE \sumdelay_pipeline3_reg[0][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [23]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [23]));
  CARRY4 \sumdelay_pipeline3_reg[0][23]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][19]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][23]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][23]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][23]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [23:20]),
        .O(\sumvector3[0]_22 [23:20]),
        .S({\sumdelay_pipeline3[0][23]_i_2_n_0 ,\sumdelay_pipeline3[0][23]_i_3_n_0 ,\sumdelay_pipeline3[0][23]_i_4_n_0 ,\sumdelay_pipeline3[0][23]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [24]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [24]));
  FDCE \sumdelay_pipeline3_reg[0][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [25]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [25]));
  FDCE \sumdelay_pipeline3_reg[0][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [26]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [26]));
  FDCE \sumdelay_pipeline3_reg[0][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [27]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [27]));
  CARRY4 \sumdelay_pipeline3_reg[0][27]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][23]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][27]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][27]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][27]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [27:24]),
        .O(\sumvector3[0]_22 [27:24]),
        .S({\sumdelay_pipeline3[0][27]_i_2_n_0 ,\sumdelay_pipeline3[0][27]_i_3_n_0 ,\sumdelay_pipeline3[0][27]_i_4_n_0 ,\sumdelay_pipeline3[0][27]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [28]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [28]));
  FDCE \sumdelay_pipeline3_reg[0][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [29]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [29]));
  FDCE \sumdelay_pipeline3_reg[0][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [2]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [2]));
  FDCE \sumdelay_pipeline3_reg[0][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [30]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [30]));
  CARRY4 \sumdelay_pipeline3_reg[0][30]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][27]_i_1_n_0 ),
        .CO({\NLW_sumdelay_pipeline3_reg[0][30]_i_1_CO_UNCONNECTED [3:2],\sumdelay_pipeline3_reg[0][30]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sumdelay_pipeline2_reg[0]_21 [29:28]}),
        .O({\NLW_sumdelay_pipeline3_reg[0][30]_i_1_O_UNCONNECTED [3],\sumvector3[0]_22 [30:28]}),
        .S({1'b0,\sumdelay_pipeline3[0][30]_i_2_n_0 ,\sumdelay_pipeline3[0][30]_i_3_n_0 ,\sumdelay_pipeline3[0][30]_i_4_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [3]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [3]));
  CARRY4 \sumdelay_pipeline3_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\sumdelay_pipeline3_reg[0][3]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][3]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][3]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [3:0]),
        .O(\sumvector3[0]_22 [3:0]),
        .S({\sumdelay_pipeline3[0][3]_i_2_n_0 ,\sumdelay_pipeline3[0][3]_i_3_n_0 ,\sumdelay_pipeline3[0][3]_i_4_n_0 ,\sumdelay_pipeline3[0][3]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [4]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [4]));
  FDCE \sumdelay_pipeline3_reg[0][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [5]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [5]));
  FDCE \sumdelay_pipeline3_reg[0][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [6]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [6]));
  FDCE \sumdelay_pipeline3_reg[0][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [7]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [7]));
  CARRY4 \sumdelay_pipeline3_reg[0][7]_i_1 
       (.CI(\sumdelay_pipeline3_reg[0][3]_i_1_n_0 ),
        .CO({\sumdelay_pipeline3_reg[0][7]_i_1_n_0 ,\sumdelay_pipeline3_reg[0][7]_i_1_n_1 ,\sumdelay_pipeline3_reg[0][7]_i_1_n_2 ,\sumdelay_pipeline3_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\sumdelay_pipeline2_reg[0]_21 [7:4]),
        .O(\sumvector3[0]_22 [7:4]),
        .S({\sumdelay_pipeline3[0][7]_i_2_n_0 ,\sumdelay_pipeline3[0][7]_i_3_n_0 ,\sumdelay_pipeline3[0][7]_i_4_n_0 ,\sumdelay_pipeline3[0][7]_i_5_n_0 }));
  FDCE \sumdelay_pipeline3_reg[0][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [8]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [8]));
  FDCE \sumdelay_pipeline3_reg[0][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumvector3[0]_22 [9]),
        .Q(\sumdelay_pipeline3_reg[0]_23 [9]));
  FDCE \sumdelay_pipeline3_reg[1][0] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [0]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [0]));
  FDCE \sumdelay_pipeline3_reg[1][10] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [10]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [10]));
  FDCE \sumdelay_pipeline3_reg[1][11] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [11]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [11]));
  FDCE \sumdelay_pipeline3_reg[1][12] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [12]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [12]));
  FDCE \sumdelay_pipeline3_reg[1][13] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [13]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [13]));
  FDCE \sumdelay_pipeline3_reg[1][14] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [14]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [14]));
  FDCE \sumdelay_pipeline3_reg[1][15] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [15]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [15]));
  FDCE \sumdelay_pipeline3_reg[1][16] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [16]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [16]));
  FDCE \sumdelay_pipeline3_reg[1][17] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [17]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [17]));
  FDCE \sumdelay_pipeline3_reg[1][18] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [18]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [18]));
  FDCE \sumdelay_pipeline3_reg[1][19] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [19]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [19]));
  FDCE \sumdelay_pipeline3_reg[1][1] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [1]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [1]));
  FDCE \sumdelay_pipeline3_reg[1][20] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [20]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [20]));
  FDCE \sumdelay_pipeline3_reg[1][21] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [21]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [21]));
  FDCE \sumdelay_pipeline3_reg[1][22] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [22]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [22]));
  FDCE \sumdelay_pipeline3_reg[1][23] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [23]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [23]));
  FDCE \sumdelay_pipeline3_reg[1][24] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [24]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [24]));
  FDCE \sumdelay_pipeline3_reg[1][25] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [25]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [25]));
  FDCE \sumdelay_pipeline3_reg[1][26] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [26]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [26]));
  FDCE \sumdelay_pipeline3_reg[1][27] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [27]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [27]));
  FDCE \sumdelay_pipeline3_reg[1][28] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [28]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [28]));
  FDCE \sumdelay_pipeline3_reg[1][29] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [29]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [29]));
  FDCE \sumdelay_pipeline3_reg[1][2] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [2]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [2]));
  FDCE \sumdelay_pipeline3_reg[1][30] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [30]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [30]));
  FDCE \sumdelay_pipeline3_reg[1][3] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [3]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [3]));
  FDCE \sumdelay_pipeline3_reg[1][4] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [4]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [4]));
  FDCE \sumdelay_pipeline3_reg[1][5] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [5]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [5]));
  FDCE \sumdelay_pipeline3_reg[1][6] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [6]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [6]));
  FDCE \sumdelay_pipeline3_reg[1][7] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [7]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [7]));
  FDCE \sumdelay_pipeline3_reg[1][8] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [8]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [8]));
  FDCE \sumdelay_pipeline3_reg[1][9] 
       (.C(dac_clk),
        .CE(E),
        .CLR(reset0),
        .D(\sumdelay_pipeline2_reg[2]_8 [9]),
        .Q(\sumdelay_pipeline3_reg[1]_9 [9]));
endmodule

(* ORIG_REF_NAME = "up_axi" *) 
module system_axi_dac_interpolate_0_up_axi
   (up_wreq,
    s_axi_bvalid,
    s_axi_awready,
    s_axi_wready,
    up_rreq,
    up_axi_rvalid_int_reg_0,
    s_axi_arready,
    \up_wdata_int_reg[2]_0 ,
    Q,
    \up_wdata_int_reg[1]_0 ,
    \up_wdata_int_reg[0]_0 ,
    \up_wdata_int_reg[2]_1 ,
    \up_wdata_int_reg[1]_1 ,
    \up_wdata_int_reg[0]_1 ,
    \up_wdata_int_reg[1]_2 ,
    \up_wdata_int_reg[0]_2 ,
    \up_wdata_int_reg[1]_3 ,
    \up_wdata_int_reg[0]_3 ,
    \up_wdata_int_reg[1]_4 ,
    \up_wdata_int_reg[0]_4 ,
    \up_interpolation_ratio_a_reg[31] ,
    \up_raddr_int_reg[4]_0 ,
    s_axi_rdata,
    \up_waddr_int_reg[0]_0 ,
    \up_waddr_int_reg[0]_1 ,
    E,
    \up_waddr_int_reg[0]_2 ,
    \up_waddr_int_reg[0]_3 ,
    \up_waddr_int_reg[0]_4 ,
    SR,
    s_axi_aclk,
    \up_config_reg[1] ,
    up_rack,
    s_axi_aresetn,
    s_axi_bready,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_arvalid,
    \up_rdata_reg[0] ,
    \up_rdata_reg[1] ,
    \up_rdata_reg[31] ,
    \up_rdata_reg[8] ,
    \up_rdata_reg[16] ,
    \up_rdata_reg[18] ,
    \up_rdata_reg[19] ,
    \up_rdata_reg[0]_0 ,
    \up_rdata_reg[1]_0 ,
    \up_rdata_reg[17] ,
    \up_rdata_d_reg[29]_0 ,
    \up_rdata_d_reg[31]_0 ,
    \up_rdata_d_reg[30]_0 ,
    \up_rdata_d_reg[28]_0 ,
    \up_rdata_d_reg[27]_0 ,
    \up_rdata_d_reg[26]_0 ,
    \up_rdata_d_reg[25]_0 ,
    \up_rdata_d_reg[23]_0 ,
    \up_rdata_d_reg[21]_0 ,
    \up_rdata_d_reg[19]_0 ,
    \up_rdata_d_reg[18]_0 ,
    \up_rdata_d_reg[16]_0 ,
    \up_rdata_d_reg[15]_0 ,
    \up_rdata_d_reg[14]_0 ,
    \up_rdata_d_reg[12]_0 ,
    \up_rdata_d_reg[11]_0 ,
    \up_rdata_d_reg[10]_0 ,
    \up_rdata_d_reg[9]_0 ,
    \up_rdata_d_reg[7]_0 ,
    \up_rdata_d_reg[5]_0 ,
    \up_rdata_d_reg[3]_0 ,
    \up_rdata_d_reg[2]_0 ,
    \up_rdata_d_reg[0]_0 ,
    s_axi_awaddr,
    s_axi_wdata,
    s_axi_araddr,
    up_wack);
  output up_wreq;
  output s_axi_bvalid;
  output s_axi_awready;
  output s_axi_wready;
  output up_rreq;
  output up_axi_rvalid_int_reg_0;
  output s_axi_arready;
  output \up_wdata_int_reg[2]_0 ;
  output [31:0]Q;
  output \up_wdata_int_reg[1]_0 ;
  output \up_wdata_int_reg[0]_0 ;
  output \up_wdata_int_reg[2]_1 ;
  output \up_wdata_int_reg[1]_1 ;
  output \up_wdata_int_reg[0]_1 ;
  output \up_wdata_int_reg[1]_2 ;
  output \up_wdata_int_reg[0]_2 ;
  output \up_wdata_int_reg[1]_3 ;
  output \up_wdata_int_reg[0]_3 ;
  output \up_wdata_int_reg[1]_4 ;
  output \up_wdata_int_reg[0]_4 ;
  output [31:0]\up_interpolation_ratio_a_reg[31] ;
  output [4:0]\up_raddr_int_reg[4]_0 ;
  output [31:0]s_axi_rdata;
  output [0:0]\up_waddr_int_reg[0]_0 ;
  output [0:0]\up_waddr_int_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\up_waddr_int_reg[0]_2 ;
  output [0:0]\up_waddr_int_reg[0]_3 ;
  output [0:0]\up_waddr_int_reg[0]_4 ;
  input [0:0]SR;
  input s_axi_aclk;
  input [109:0]\up_config_reg[1] ;
  input up_rack;
  input s_axi_aresetn;
  input s_axi_bready;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input \up_rdata_reg[0] ;
  input \up_rdata_reg[1] ;
  input [28:0]\up_rdata_reg[31] ;
  input \up_rdata_reg[8] ;
  input \up_rdata_reg[16] ;
  input \up_rdata_reg[18] ;
  input \up_rdata_reg[19] ;
  input \up_rdata_reg[0]_0 ;
  input \up_rdata_reg[1]_0 ;
  input \up_rdata_reg[17] ;
  input [9:0]\up_rdata_d_reg[29]_0 ;
  input \up_rdata_d_reg[31]_0 ;
  input \up_rdata_d_reg[30]_0 ;
  input \up_rdata_d_reg[28]_0 ;
  input \up_rdata_d_reg[27]_0 ;
  input \up_rdata_d_reg[26]_0 ;
  input \up_rdata_d_reg[25]_0 ;
  input \up_rdata_d_reg[23]_0 ;
  input \up_rdata_d_reg[21]_0 ;
  input \up_rdata_d_reg[19]_0 ;
  input \up_rdata_d_reg[18]_0 ;
  input \up_rdata_d_reg[16]_0 ;
  input \up_rdata_d_reg[15]_0 ;
  input \up_rdata_d_reg[14]_0 ;
  input \up_rdata_d_reg[12]_0 ;
  input \up_rdata_d_reg[11]_0 ;
  input \up_rdata_d_reg[10]_0 ;
  input \up_rdata_d_reg[9]_0 ;
  input \up_rdata_d_reg[7]_0 ;
  input \up_rdata_d_reg[5]_0 ;
  input \up_rdata_d_reg[3]_0 ;
  input \up_rdata_d_reg[2]_0 ;
  input \up_rdata_d_reg[0]_0 ;
  input [4:0]s_axi_awaddr;
  input [31:0]s_axi_wdata;
  input [4:0]s_axi_araddr;
  input up_wack;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire \axi_dac_interpolate_reg_inst/up_config0 ;
  wire \axi_dac_interpolate_reg_inst/up_filter_mask_a0 ;
  wire \axi_dac_interpolate_reg_inst/up_filter_mask_b0 ;
  wire \axi_dac_interpolate_reg_inst/up_flags0 ;
  wire \axi_dac_interpolate_reg_inst/up_lsample_hold_config0 ;
  wire p_0_in6_in;
  wire p_0_in7_in;
  wire p_1_in;
  wire [4:0]p_2_in;
  wire p_5_in;
  wire s_axi_aclk;
  wire [4:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [4:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire up_axi_arready_int_i_1_n_0;
  wire up_axi_arready_int_i_2_n_0;
  wire up_axi_awready_int_i_2_n_0;
  wire up_axi_bvalid_int_i_1_n_0;
  wire \up_axi_rdata_int[31]_i_1_n_0 ;
  wire up_axi_rvalid_int_i_1_n_0;
  wire up_axi_rvalid_int_reg_0;
  wire up_axi_wready_int_i_1_n_0;
  wire [109:0]\up_config_reg[1] ;
  wire [31:0]\up_interpolation_ratio_a_reg[31] ;
  wire up_rack;
  wire up_rack_d;
  wire up_rack_s;
  wire up_rack_s_0;
  wire [4:0]\up_raddr_int_reg[4]_0 ;
  wire \up_rcount[0]_i_1_n_0 ;
  wire \up_rcount[1]_i_1_n_0 ;
  wire \up_rcount[2]_i_1_n_0 ;
  wire \up_rcount[3]_i_1_n_0 ;
  wire \up_rcount[4]_i_1_n_0 ;
  wire \up_rcount[4]_i_2_n_0 ;
  wire \up_rcount_reg_n_0_[0] ;
  wire \up_rcount_reg_n_0_[1] ;
  wire \up_rcount_reg_n_0_[2] ;
  wire \up_rcount_reg_n_0_[3] ;
  wire \up_rdata[0]_i_2_n_0 ;
  wire \up_rdata[0]_i_3_n_0 ;
  wire \up_rdata[0]_i_4_n_0 ;
  wire \up_rdata[10]_i_2_n_0 ;
  wire \up_rdata[10]_i_3_n_0 ;
  wire \up_rdata[11]_i_2_n_0 ;
  wire \up_rdata[11]_i_3_n_0 ;
  wire \up_rdata[12]_i_2_n_0 ;
  wire \up_rdata[12]_i_3_n_0 ;
  wire \up_rdata[13]_i_2_n_0 ;
  wire \up_rdata[13]_i_3_n_0 ;
  wire \up_rdata[14]_i_2_n_0 ;
  wire \up_rdata[14]_i_3_n_0 ;
  wire \up_rdata[15]_i_2_n_0 ;
  wire \up_rdata[15]_i_3_n_0 ;
  wire \up_rdata[15]_i_4_n_0 ;
  wire \up_rdata[15]_i_5_n_0 ;
  wire \up_rdata[15]_i_6_n_0 ;
  wire \up_rdata[15]_i_7_n_0 ;
  wire \up_rdata[15]_i_8_n_0 ;
  wire \up_rdata[17]_i_3_n_0 ;
  wire \up_rdata[19]_i_3_n_0 ;
  wire \up_rdata[1]_i_2_n_0 ;
  wire \up_rdata[1]_i_3_n_0 ;
  wire \up_rdata[1]_i_4_n_0 ;
  wire \up_rdata[1]_i_5_n_0 ;
  wire \up_rdata[1]_i_7_n_0 ;
  wire \up_rdata[2]_i_2_n_0 ;
  wire \up_rdata[2]_i_3_n_0 ;
  wire \up_rdata[2]_i_4_n_0 ;
  wire \up_rdata[2]_i_5_n_0 ;
  wire \up_rdata[2]_i_6_n_0 ;
  wire \up_rdata[31]_i_2_n_0 ;
  wire \up_rdata[31]_i_3_n_0 ;
  wire \up_rdata[31]_i_4_n_0 ;
  wire \up_rdata[3]_i_2_n_0 ;
  wire \up_rdata[3]_i_3_n_0 ;
  wire \up_rdata[4]_i_2_n_0 ;
  wire \up_rdata[4]_i_3_n_0 ;
  wire \up_rdata[5]_i_2_n_0 ;
  wire \up_rdata[5]_i_3_n_0 ;
  wire \up_rdata[6]_i_2_n_0 ;
  wire \up_rdata[6]_i_3_n_0 ;
  wire \up_rdata[7]_i_2_n_0 ;
  wire \up_rdata[7]_i_3_n_0 ;
  wire \up_rdata[8]_i_3_n_0 ;
  wire \up_rdata[8]_i_4_n_0 ;
  wire \up_rdata[9]_i_2_n_0 ;
  wire \up_rdata[9]_i_3_n_0 ;
  wire [31:0]up_rdata_d;
  wire \up_rdata_d[29]_i_1_n_0 ;
  wire \up_rdata_d[31]_i_1_n_0 ;
  wire \up_rdata_d_reg[0]_0 ;
  wire \up_rdata_d_reg[10]_0 ;
  wire \up_rdata_d_reg[11]_0 ;
  wire \up_rdata_d_reg[12]_0 ;
  wire \up_rdata_d_reg[14]_0 ;
  wire \up_rdata_d_reg[15]_0 ;
  wire \up_rdata_d_reg[16]_0 ;
  wire \up_rdata_d_reg[18]_0 ;
  wire \up_rdata_d_reg[19]_0 ;
  wire \up_rdata_d_reg[21]_0 ;
  wire \up_rdata_d_reg[23]_0 ;
  wire \up_rdata_d_reg[25]_0 ;
  wire \up_rdata_d_reg[26]_0 ;
  wire \up_rdata_d_reg[27]_0 ;
  wire \up_rdata_d_reg[28]_0 ;
  wire [9:0]\up_rdata_d_reg[29]_0 ;
  wire \up_rdata_d_reg[2]_0 ;
  wire \up_rdata_d_reg[30]_0 ;
  wire \up_rdata_d_reg[31]_0 ;
  wire \up_rdata_d_reg[3]_0 ;
  wire \up_rdata_d_reg[5]_0 ;
  wire \up_rdata_d_reg[7]_0 ;
  wire \up_rdata_d_reg[9]_0 ;
  wire \up_rdata_reg[0] ;
  wire \up_rdata_reg[0]_0 ;
  wire \up_rdata_reg[16] ;
  wire \up_rdata_reg[17] ;
  wire \up_rdata_reg[18] ;
  wire \up_rdata_reg[19] ;
  wire \up_rdata_reg[1] ;
  wire \up_rdata_reg[1]_0 ;
  wire [28:0]\up_rdata_reg[31] ;
  wire \up_rdata_reg[8] ;
  wire up_rreq;
  wire up_rreq_int_i_1_n_0;
  wire up_rsel_inv_i_1_n_0;
  wire up_wack;
  wire up_wack_d;
  wire up_wack_s;
  wire [4:0]up_waddr;
  wire [0:0]\up_waddr_int_reg[0]_0 ;
  wire [0:0]\up_waddr_int_reg[0]_1 ;
  wire [0:0]\up_waddr_int_reg[0]_2 ;
  wire [0:0]\up_waddr_int_reg[0]_3 ;
  wire [0:0]\up_waddr_int_reg[0]_4 ;
  wire \up_wcount[4]_i_1_n_0 ;
  wire \up_wcount_reg_n_0_[0] ;
  wire \up_wcount_reg_n_0_[1] ;
  wire \up_wcount_reg_n_0_[2] ;
  wire \up_wcount_reg_n_0_[3] ;
  wire \up_wdata_int_reg[0]_0 ;
  wire \up_wdata_int_reg[0]_1 ;
  wire \up_wdata_int_reg[0]_2 ;
  wire \up_wdata_int_reg[0]_3 ;
  wire \up_wdata_int_reg[0]_4 ;
  wire \up_wdata_int_reg[1]_0 ;
  wire \up_wdata_int_reg[1]_1 ;
  wire \up_wdata_int_reg[1]_2 ;
  wire \up_wdata_int_reg[1]_3 ;
  wire \up_wdata_int_reg[1]_4 ;
  wire \up_wdata_int_reg[2]_0 ;
  wire \up_wdata_int_reg[2]_1 ;
  wire up_wreq;
  wire up_wreq_int_i_1_n_0;
  wire up_wsel_inv_i_1_n_0;

  LUT4 #(
    .INIT(16'h5540)) 
    up_axi_arready_int_i_1
       (.I0(s_axi_arready),
        .I1(p_0_in6_in),
        .I2(up_rack),
        .I3(up_axi_arready_int_i_2_n_0),
        .O(up_axi_arready_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    up_axi_arready_int_i_2
       (.I0(\up_rcount_reg_n_0_[0] ),
        .I1(\up_rcount_reg_n_0_[1] ),
        .I2(\up_rcount_reg_n_0_[2] ),
        .I3(p_0_in6_in),
        .I4(\up_rcount_reg_n_0_[3] ),
        .O(up_axi_arready_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_arready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_arready_int_i_1_n_0),
        .Q(s_axi_arready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    up_axi_awready_int_i_2
       (.I0(up_wack_s),
        .I1(s_axi_awready),
        .O(up_axi_awready_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_awready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_awready_int_i_2_n_0),
        .Q(s_axi_awready),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    up_axi_bvalid_int_i_1
       (.I0(up_wack_d),
        .I1(s_axi_aresetn),
        .I2(s_axi_bready),
        .I3(s_axi_bvalid),
        .O(up_axi_bvalid_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_bvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_bvalid_int_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8F)) 
    \up_axi_rdata_int[31]_i_1 
       (.I0(up_axi_rvalid_int_reg_0),
        .I1(s_axi_rready),
        .I2(s_axi_aresetn),
        .O(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[0]),
        .Q(s_axi_rdata[0]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[10]),
        .Q(s_axi_rdata[10]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[11]),
        .Q(s_axi_rdata[11]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[12]),
        .Q(s_axi_rdata[12]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[13]),
        .Q(s_axi_rdata[13]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[14]),
        .Q(s_axi_rdata[14]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[15]),
        .Q(s_axi_rdata[15]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[16]),
        .Q(s_axi_rdata[16]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[17]),
        .Q(s_axi_rdata[17]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[18]),
        .Q(s_axi_rdata[18]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[19]),
        .Q(s_axi_rdata[19]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[1]),
        .Q(s_axi_rdata[1]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[20]),
        .Q(s_axi_rdata[20]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[21]),
        .Q(s_axi_rdata[21]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[22]),
        .Q(s_axi_rdata[22]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[23]),
        .Q(s_axi_rdata[23]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[24]),
        .Q(s_axi_rdata[24]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[25]),
        .Q(s_axi_rdata[25]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[26]),
        .Q(s_axi_rdata[26]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[27]),
        .Q(s_axi_rdata[27]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[28]),
        .Q(s_axi_rdata[28]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[29]),
        .Q(s_axi_rdata[29]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[2]),
        .Q(s_axi_rdata[2]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[30]),
        .Q(s_axi_rdata[30]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[31]),
        .Q(s_axi_rdata[31]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[3]),
        .Q(s_axi_rdata[3]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[4]),
        .Q(s_axi_rdata[4]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[5]),
        .Q(s_axi_rdata[5]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[6]),
        .Q(s_axi_rdata[6]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[7]),
        .Q(s_axi_rdata[7]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[8]),
        .Q(s_axi_rdata[8]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_axi_rdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_rack_d),
        .D(up_rdata_d[9]),
        .Q(s_axi_rdata[9]),
        .R(\up_axi_rdata_int[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0C88)) 
    up_axi_rvalid_int_i_1
       (.I0(up_rack_d),
        .I1(s_axi_aresetn),
        .I2(s_axi_rready),
        .I3(up_axi_rvalid_int_reg_0),
        .O(up_axi_rvalid_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_rvalid_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_rvalid_int_i_1_n_0),
        .Q(up_axi_rvalid_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    up_axi_wready_int_i_1
       (.I0(up_wack_s),
        .I1(s_axi_wready),
        .O(up_axi_wready_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_axi_wready_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_axi_wready_int_i_1_n_0),
        .Q(s_axi_wready),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_config[0]_i_1 
       (.I0(Q[0]),
        .I1(\axi_dac_interpolate_reg_inst/up_config0 ),
        .I2(\up_config_reg[1] [108]),
        .O(\up_wdata_int_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_config[1]_i_1 
       (.I0(Q[1]),
        .I1(\axi_dac_interpolate_reg_inst/up_config0 ),
        .I2(\up_config_reg[1] [109]),
        .O(\up_wdata_int_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \up_config[1]_i_2 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\axi_dac_interpolate_reg_inst/up_config0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \up_correction_coefficient_a[15]_i_1 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\up_waddr_int_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \up_correction_coefficient_b[15]_i_1 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\up_waddr_int_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_filter_mask_a[0]_i_1 
       (.I0(Q[0]),
        .I1(\axi_dac_interpolate_reg_inst/up_filter_mask_a0 ),
        .I2(\up_config_reg[1] [0]),
        .O(\up_wdata_int_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_filter_mask_a[1]_i_1 
       (.I0(Q[1]),
        .I1(\axi_dac_interpolate_reg_inst/up_filter_mask_a0 ),
        .I2(\up_config_reg[1] [1]),
        .O(\up_wdata_int_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_filter_mask_a[2]_i_1 
       (.I0(Q[2]),
        .I1(\axi_dac_interpolate_reg_inst/up_filter_mask_a0 ),
        .I2(\up_config_reg[1] [2]),
        .O(\up_wdata_int_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \up_filter_mask_a[2]_i_2 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\axi_dac_interpolate_reg_inst/up_filter_mask_a0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_filter_mask_b[0]_i_1 
       (.I0(Q[0]),
        .I1(\axi_dac_interpolate_reg_inst/up_filter_mask_b0 ),
        .I2(\up_config_reg[1] [3]),
        .O(\up_wdata_int_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_filter_mask_b[1]_i_1 
       (.I0(Q[1]),
        .I1(\axi_dac_interpolate_reg_inst/up_filter_mask_b0 ),
        .I2(\up_config_reg[1] [4]),
        .O(\up_wdata_int_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_filter_mask_b[2]_i_1 
       (.I0(Q[2]),
        .I1(\axi_dac_interpolate_reg_inst/up_filter_mask_b0 ),
        .I2(\up_config_reg[1] [5]),
        .O(\up_wdata_int_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \up_filter_mask_b[2]_i_2 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\axi_dac_interpolate_reg_inst/up_filter_mask_b0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_flags[0]_i_1 
       (.I0(Q[0]),
        .I1(\axi_dac_interpolate_reg_inst/up_flags0 ),
        .I2(\up_config_reg[1] [60]),
        .O(\up_wdata_int_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_flags[1]_i_1 
       (.I0(Q[1]),
        .I1(\axi_dac_interpolate_reg_inst/up_flags0 ),
        .I2(\up_config_reg[1] [61]),
        .O(\up_wdata_int_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \up_flags[1]_i_2 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\axi_dac_interpolate_reg_inst/up_flags0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \up_interpolation_ratio_a[31]_i_1 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(E));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \up_interpolation_ratio_b[31]_i_1 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\up_waddr_int_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_lsample_hold_config[0]_i_1 
       (.I0(Q[0]),
        .I1(\axi_dac_interpolate_reg_inst/up_lsample_hold_config0 ),
        .I2(\up_config_reg[1] [62]),
        .O(\up_wdata_int_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \up_lsample_hold_config[1]_i_1 
       (.I0(Q[1]),
        .I1(\axi_dac_interpolate_reg_inst/up_lsample_hold_config0 ),
        .I2(\up_config_reg[1] [63]),
        .O(\up_wdata_int_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \up_lsample_hold_config[1]_i_2 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\axi_dac_interpolate_reg_inst/up_lsample_hold_config0 ));
  LUT6 #(
    .INIT(64'hFFFF800000000000)) 
    up_rack_d_i_1
       (.I0(\up_rcount_reg_n_0_[3] ),
        .I1(\up_rcount_reg_n_0_[2] ),
        .I2(\up_rcount_reg_n_0_[1] ),
        .I3(\up_rcount_reg_n_0_[0] ),
        .I4(up_rack),
        .I5(p_0_in6_in),
        .O(up_rack_s_0));
  FDRE #(
    .INIT(1'b0)) 
    up_rack_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rack_s_0),
        .Q(up_rack_d),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[0]),
        .Q(\up_raddr_int_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[1]),
        .Q(\up_raddr_int_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[2]),
        .Q(\up_raddr_int_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[3]),
        .Q(\up_raddr_int_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_raddr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_1_in),
        .D(s_axi_araddr[4]),
        .Q(\up_raddr_int_reg[4]_0 [4]),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \up_rcount[0]_i_1 
       (.I0(up_rack),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[0] ),
        .O(\up_rcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \up_rcount[1]_i_1 
       (.I0(\up_rcount_reg_n_0_[0] ),
        .I1(\up_rcount_reg_n_0_[1] ),
        .I2(p_0_in6_in),
        .I3(up_rack),
        .O(\up_rcount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00007800)) 
    \up_rcount[2]_i_1 
       (.I0(\up_rcount_reg_n_0_[0] ),
        .I1(\up_rcount_reg_n_0_[1] ),
        .I2(\up_rcount_reg_n_0_[2] ),
        .I3(p_0_in6_in),
        .I4(up_rack),
        .O(\up_rcount[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007F008000)) 
    \up_rcount[3]_i_1 
       (.I0(\up_rcount_reg_n_0_[0] ),
        .I1(\up_rcount_reg_n_0_[1] ),
        .I2(\up_rcount_reg_n_0_[2] ),
        .I3(p_0_in6_in),
        .I4(\up_rcount_reg_n_0_[3] ),
        .I5(up_rack),
        .O(\up_rcount[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \up_rcount[4]_i_1 
       (.I0(up_rreq),
        .I1(p_0_in6_in),
        .I2(up_rack_s),
        .O(\up_rcount[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1F5F5F5F5F5F5F5F)) 
    \up_rcount[4]_i_2 
       (.I0(up_rack),
        .I1(\up_rcount_reg_n_0_[3] ),
        .I2(p_0_in6_in),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(\up_rcount[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE0A0A0A0A0A0A0A0)) 
    \up_rcount[4]_i_3 
       (.I0(up_rack),
        .I1(\up_rcount_reg_n_0_[3] ),
        .I2(p_0_in6_in),
        .I3(\up_rcount_reg_n_0_[2] ),
        .I4(\up_rcount_reg_n_0_[1] ),
        .I5(\up_rcount_reg_n_0_[0] ),
        .O(up_rack_s));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[0]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[1]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[2]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[3]_i_1_n_0 ),
        .Q(\up_rcount_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_rcount_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_rcount[4]_i_1_n_0 ),
        .D(\up_rcount[4]_i_2_n_0 ),
        .Q(p_0_in6_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAA0000FCCC0000)) 
    \up_rdata[0]_i_1 
       (.I0(\up_rdata[0]_i_2_n_0 ),
        .I1(\up_rdata[0]_i_3_n_0 ),
        .I2(\up_config_reg[1] [78]),
        .I3(\up_rdata[1]_i_4_n_0 ),
        .I4(up_rreq),
        .I5(\up_raddr_int_reg[4]_0 [0]),
        .O(\up_interpolation_ratio_a_reg[31] [0]));
  LUT6 #(
    .INIT(64'hABAAAFAEABAAABAA)) 
    \up_rdata[0]_i_2 
       (.I0(\up_rdata[0]_i_4_n_0 ),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(\up_rdata_reg[0] ),
        .I4(\up_rdata[1]_i_7_n_0 ),
        .I5(\up_config_reg[1] [3]),
        .O(\up_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02020000FF000000)) 
    \up_rdata[0]_i_3 
       (.I0(\up_config_reg[1] [32]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(\up_rdata_reg[0]_0 ),
        .I4(\up_raddr_int_reg[4]_0 [4]),
        .I5(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2030000020000000)) 
    \up_rdata[0]_i_4 
       (.I0(\up_config_reg[1] [93]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [4]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .I5(\up_config_reg[1] [108]),
        .O(\up_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[10]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [8]),
        .I2(\up_config_reg[1] [102]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[10]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [10]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[10]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [72]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [14]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[10]_i_3_n_0 ),
        .O(\up_rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[10]_i_3 
       (.I0(\up_config_reg[1] [87]),
        .I1(\up_config_reg[1] [41]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[11]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [9]),
        .I2(\up_config_reg[1] [103]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[11]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[11]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [73]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [15]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[11]_i_3_n_0 ),
        .O(\up_rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[11]_i_3 
       (.I0(\up_config_reg[1] [88]),
        .I1(\up_config_reg[1] [42]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[12]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [10]),
        .I2(\up_config_reg[1] [104]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[12]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [12]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[12]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [74]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [16]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[12]_i_3_n_0 ),
        .O(\up_rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[12]_i_3 
       (.I0(\up_config_reg[1] [89]),
        .I1(\up_config_reg[1] [43]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[13]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [11]),
        .I2(\up_config_reg[1] [105]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[13]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [13]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[13]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [75]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [17]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[13]_i_3_n_0 ),
        .O(\up_rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[13]_i_3 
       (.I0(\up_config_reg[1] [90]),
        .I1(\up_config_reg[1] [44]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[14]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [12]),
        .I2(\up_config_reg[1] [106]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[14]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [14]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[14]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [76]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [18]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[14]_i_3_n_0 ),
        .O(\up_rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[14]_i_3 
       (.I0(\up_config_reg[1] [91]),
        .I1(\up_config_reg[1] [45]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[15]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [13]),
        .I2(\up_config_reg[1] [107]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[15]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \up_rdata[15]_i_2 
       (.I0(\up_raddr_int_reg[4]_0 [4]),
        .I1(\up_raddr_int_reg[4]_0 [2]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_rdata[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \up_rdata[15]_i_3 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(up_rreq),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[15]_i_4 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [77]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [19]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[15]_i_8_n_0 ),
        .O(\up_rdata[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \up_rdata[15]_i_5 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(up_rreq),
        .I2(\up_raddr_int_reg[4]_0 [4]),
        .O(\up_rdata[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \up_rdata[15]_i_6 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [2]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \up_rdata[15]_i_7 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_raddr_int_reg[4]_0 [2]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[15]_i_8 
       (.I0(\up_config_reg[1] [92]),
        .I1(\up_config_reg[1] [46]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \up_rdata[16]_i_1 
       (.I0(\up_rdata_reg[31] [14]),
        .I1(\up_rdata[31]_i_4_n_0 ),
        .I2(\up_rdata_reg[16] ),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .I4(\up_raddr_int_reg[4]_0 [4]),
        .I5(\up_rdata[19]_i_3_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \up_rdata[17]_i_1 
       (.I0(up_rreq),
        .I1(\up_rdata_reg[17] ),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(\up_rdata[17]_i_3_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAA2AA)) 
    \up_rdata[17]_i_3 
       (.I0(\up_raddr_int_reg[4]_0 [1]),
        .I1(\up_config_reg[1] [47]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_raddr_int_reg[4]_0 [3]),
        .I5(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \up_rdata[18]_i_1 
       (.I0(\up_rdata_reg[31] [15]),
        .I1(\up_rdata[31]_i_4_n_0 ),
        .I2(\up_rdata_reg[18] ),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .I4(\up_raddr_int_reg[4]_0 [4]),
        .I5(\up_rdata[19]_i_3_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [18]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \up_rdata[19]_i_1 
       (.I0(\up_rdata_reg[31] [16]),
        .I1(\up_rdata[31]_i_4_n_0 ),
        .I2(\up_rdata_reg[19] ),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .I4(\up_raddr_int_reg[4]_0 [4]),
        .I5(\up_rdata[19]_i_3_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [19]));
  LUT2 #(
    .INIT(4'h2)) 
    \up_rdata[19]_i_3 
       (.I0(up_rreq),
        .I1(\up_raddr_int_reg[4]_0 [0]),
        .O(\up_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0000FCCC0000)) 
    \up_rdata[1]_i_1 
       (.I0(\up_rdata[1]_i_2_n_0 ),
        .I1(\up_rdata[1]_i_3_n_0 ),
        .I2(\up_config_reg[1] [79]),
        .I3(\up_rdata[1]_i_4_n_0 ),
        .I4(up_rreq),
        .I5(\up_raddr_int_reg[4]_0 [0]),
        .O(\up_interpolation_ratio_a_reg[31] [1]));
  LUT6 #(
    .INIT(64'hABAAAFAEABAAABAA)) 
    \up_rdata[1]_i_2 
       (.I0(\up_rdata[1]_i_5_n_0 ),
        .I1(\up_raddr_int_reg[4]_0 [1]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(\up_rdata_reg[1] ),
        .I4(\up_rdata[1]_i_7_n_0 ),
        .I5(\up_config_reg[1] [4]),
        .O(\up_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h02020000FF000000)) 
    \up_rdata[1]_i_3 
       (.I0(\up_config_reg[1] [33]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(\up_rdata_reg[1]_0 ),
        .I4(\up_raddr_int_reg[4]_0 [4]),
        .I5(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \up_rdata[1]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [3]),
        .I1(\up_raddr_int_reg[4]_0 [4]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2030000020000000)) 
    \up_rdata[1]_i_5 
       (.I0(\up_config_reg[1] [94]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [4]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .I5(\up_config_reg[1] [109]),
        .O(\up_rdata[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \up_rdata[1]_i_7 
       (.I0(\up_raddr_int_reg[4]_0 [3]),
        .I1(\up_raddr_int_reg[4]_0 [4]),
        .O(\up_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[20]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [20]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [48]),
        .I4(\up_rdata_reg[31] [17]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[21]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [21]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [49]),
        .I4(\up_rdata_reg[31] [18]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[22]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [22]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [50]),
        .I4(\up_rdata_reg[31] [19]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[23]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [23]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [51]),
        .I4(\up_rdata_reg[31] [20]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[24]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [24]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [52]),
        .I4(\up_rdata_reg[31] [21]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[25]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [25]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [53]),
        .I4(\up_rdata_reg[31] [22]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[26]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [26]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [54]),
        .I4(\up_rdata_reg[31] [23]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[27]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [27]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [55]),
        .I4(\up_rdata_reg[31] [24]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[28]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [28]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [56]),
        .I4(\up_rdata_reg[31] [25]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[29]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [29]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [57]),
        .I4(\up_rdata_reg[31] [26]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [29]));
  LUT6 #(
    .INIT(64'hAAAFAABBAAAAAAAA)) 
    \up_rdata[2]_i_1 
       (.I0(\up_rdata[2]_i_2_n_0 ),
        .I1(\up_rdata[2]_i_3_n_0 ),
        .I2(\up_rdata[2]_i_4_n_0 ),
        .I3(\up_raddr_int_reg[4]_0 [3]),
        .I4(\up_raddr_int_reg[4]_0 [1]),
        .I5(\up_rdata[2]_i_5_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[2]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [64]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [6]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[2]_i_6_n_0 ),
        .O(\up_rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAFBB)) 
    \up_rdata[2]_i_3 
       (.I0(\up_raddr_int_reg[4]_0 [2]),
        .I1(\up_rdata_reg[31] [0]),
        .I2(\up_config_reg[1] [2]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .O(\up_rdata[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h5F77)) 
    \up_rdata[2]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [4]),
        .I1(\up_config_reg[1] [5]),
        .I2(\up_config_reg[1] [95]),
        .I3(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \up_rdata[2]_i_5 
       (.I0(up_rreq),
        .I1(\up_raddr_int_reg[4]_0 [0]),
        .O(\up_rdata[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[2]_i_6 
       (.I0(\up_config_reg[1] [80]),
        .I1(\up_config_reg[1] [34]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[30]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [30]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [58]),
        .I4(\up_rdata_reg[31] [27]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \up_rdata[31]_i_1 
       (.I0(\up_rdata[31]_i_2_n_0 ),
        .I1(\up_config_reg[1] [31]),
        .I2(\up_rdata[31]_i_3_n_0 ),
        .I3(\up_config_reg[1] [59]),
        .I4(\up_rdata_reg[31] [28]),
        .I5(\up_rdata[31]_i_4_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [31]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \up_rdata[31]_i_2 
       (.I0(\up_raddr_int_reg[4]_0 [4]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(up_rreq),
        .I4(\up_raddr_int_reg[4]_0 [0]),
        .I5(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \up_rdata[31]_i_3 
       (.I0(\up_raddr_int_reg[4]_0 [4]),
        .I1(\up_raddr_int_reg[4]_0 [3]),
        .I2(\up_raddr_int_reg[4]_0 [2]),
        .I3(up_rreq),
        .I4(\up_raddr_int_reg[4]_0 [0]),
        .I5(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \up_rdata[31]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [0]),
        .I1(up_rreq),
        .I2(\up_raddr_int_reg[4]_0 [4]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .I5(\up_raddr_int_reg[4]_0 [3]),
        .O(\up_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[3]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [1]),
        .I2(\up_config_reg[1] [96]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[3]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[3]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [65]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [7]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[3]_i_3_n_0 ),
        .O(\up_rdata[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[3]_i_3 
       (.I0(\up_config_reg[1] [81]),
        .I1(\up_config_reg[1] [35]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[4]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [2]),
        .I2(\up_config_reg[1] [97]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[4]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[4]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [66]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [8]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[4]_i_3_n_0 ),
        .O(\up_rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[4]_i_3 
       (.I0(\up_config_reg[1] [82]),
        .I1(\up_config_reg[1] [36]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[5]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [3]),
        .I2(\up_config_reg[1] [98]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[5]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[5]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [67]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [9]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[5]_i_3_n_0 ),
        .O(\up_rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[5]_i_3 
       (.I0(\up_config_reg[1] [83]),
        .I1(\up_config_reg[1] [37]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[6]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [4]),
        .I2(\up_config_reg[1] [99]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[6]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [6]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[6]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [68]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [10]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[6]_i_3_n_0 ),
        .O(\up_rdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[6]_i_3 
       (.I0(\up_config_reg[1] [84]),
        .I1(\up_config_reg[1] [38]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[7]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [5]),
        .I2(\up_config_reg[1] [100]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[7]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[7]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [69]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [11]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[7]_i_3_n_0 ),
        .O(\up_rdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[7]_i_3 
       (.I0(\up_config_reg[1] [85]),
        .I1(\up_config_reg[1] [39]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA00800000)) 
    \up_rdata[8]_i_1 
       (.I0(up_rreq),
        .I1(\up_raddr_int_reg[4]_0 [4]),
        .I2(\up_raddr_int_reg[4]_0 [1]),
        .I3(\up_raddr_int_reg[4]_0 [3]),
        .I4(\up_rdata_reg[8] ),
        .I5(\up_rdata[8]_i_3_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [8]));
  LUT6 #(
    .INIT(64'hAAFAEEFFAAAAAAAA)) 
    \up_rdata[8]_i_3 
       (.I0(\up_rdata[8]_i_4_n_0 ),
        .I1(\up_config_reg[1] [12]),
        .I2(\up_rdata_reg[31] [6]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_raddr_int_reg[4]_0 [0]),
        .I5(\up_rdata[15]_i_7_n_0 ),
        .O(\up_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \up_rdata[8]_i_4 
       (.I0(\up_raddr_int_reg[4]_0 [4]),
        .I1(\up_config_reg[1] [70]),
        .I2(\up_raddr_int_reg[4]_0 [0]),
        .I3(\up_raddr_int_reg[4]_0 [3]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .I5(\up_raddr_int_reg[4]_0 [1]),
        .O(\up_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA0880000)) 
    \up_rdata[9]_i_1 
       (.I0(\up_rdata[15]_i_2_n_0 ),
        .I1(\up_rdata_reg[31] [7]),
        .I2(\up_config_reg[1] [101]),
        .I3(\up_raddr_int_reg[4]_0 [4]),
        .I4(\up_rdata[15]_i_3_n_0 ),
        .I5(\up_rdata[9]_i_2_n_0 ),
        .O(\up_interpolation_ratio_a_reg[31] [9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA808080)) 
    \up_rdata[9]_i_2 
       (.I0(\up_rdata[15]_i_5_n_0 ),
        .I1(\up_config_reg[1] [71]),
        .I2(\up_rdata[15]_i_6_n_0 ),
        .I3(\up_config_reg[1] [13]),
        .I4(\up_rdata[15]_i_7_n_0 ),
        .I5(\up_rdata[9]_i_3_n_0 ),
        .O(\up_rdata[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0A000C00)) 
    \up_rdata[9]_i_3 
       (.I0(\up_config_reg[1] [86]),
        .I1(\up_config_reg[1] [40]),
        .I2(\up_raddr_int_reg[4]_0 [3]),
        .I3(\up_raddr_int_reg[4]_0 [1]),
        .I4(\up_raddr_int_reg[4]_0 [2]),
        .O(\up_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80000000FFFFFFFF)) 
    \up_rdata_d[29]_i_1 
       (.I0(\up_rcount_reg_n_0_[3] ),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[2] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[0] ),
        .I5(s_axi_aresetn),
        .O(\up_rdata_d[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \up_rdata_d[31]_i_1 
       (.I0(\up_rcount_reg_n_0_[3] ),
        .I1(p_0_in6_in),
        .I2(\up_rcount_reg_n_0_[2] ),
        .I3(\up_rcount_reg_n_0_[1] ),
        .I4(\up_rcount_reg_n_0_[0] ),
        .I5(s_axi_aresetn),
        .O(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[0]_0 ),
        .Q(up_rdata_d[0]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[10]_0 ),
        .Q(up_rdata_d[10]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[11]_0 ),
        .Q(up_rdata_d[11]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[12]_0 ),
        .Q(up_rdata_d[12]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [4]),
        .Q(up_rdata_d[13]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[14]_0 ),
        .Q(up_rdata_d[14]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[15]_0 ),
        .Q(up_rdata_d[15]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[16]_0 ),
        .Q(up_rdata_d[16]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [5]),
        .Q(up_rdata_d[17]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[18]_0 ),
        .Q(up_rdata_d[18]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[19]_0 ),
        .Q(up_rdata_d[19]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [0]),
        .Q(up_rdata_d[1]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [6]),
        .Q(up_rdata_d[20]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[21]_0 ),
        .Q(up_rdata_d[21]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [7]),
        .Q(up_rdata_d[22]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[23]_0 ),
        .Q(up_rdata_d[23]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [8]),
        .Q(up_rdata_d[24]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[25]_0 ),
        .Q(up_rdata_d[25]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[26]_0 ),
        .Q(up_rdata_d[26]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[27]_0 ),
        .Q(up_rdata_d[27]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[28]_0 ),
        .Q(up_rdata_d[28]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [9]),
        .Q(up_rdata_d[29]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[2]_0 ),
        .Q(up_rdata_d[2]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[30]_0 ),
        .Q(up_rdata_d[30]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[31]_0 ),
        .Q(up_rdata_d[31]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[3]_0 ),
        .Q(up_rdata_d[3]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [1]),
        .Q(up_rdata_d[4]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[5]_0 ),
        .Q(up_rdata_d[5]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [2]),
        .Q(up_rdata_d[6]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[7]_0 ),
        .Q(up_rdata_d[7]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[29]_0 [3]),
        .Q(up_rdata_d[8]),
        .R(\up_rdata_d[29]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \up_rdata_d_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\up_rdata_d_reg[9]_0 ),
        .Q(up_rdata_d[9]),
        .S(\up_rdata_d[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    up_rreq_int_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_aresetn),
        .I2(p_1_in),
        .O(up_rreq_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_rreq_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rreq_int_i_1_n_0),
        .Q(up_rreq),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h55C0)) 
    up_rsel_inv_i_1
       (.I0(s_axi_arvalid),
        .I1(up_axi_rvalid_int_reg_0),
        .I2(s_axi_rready),
        .I3(p_1_in),
        .O(up_rsel_inv_i_1_n_0));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    up_rsel_reg_inv
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_rsel_inv_i_1_n_0),
        .Q(p_1_in),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \up_scratch[31]_i_1 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\up_waddr_int_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \up_trigger_config[19]_i_1 
       (.I0(up_waddr[0]),
        .I1(up_waddr[3]),
        .I2(up_waddr[4]),
        .I3(up_waddr[1]),
        .I4(up_waddr[2]),
        .I5(up_wreq),
        .O(\up_waddr_int_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    up_wack_d_i_1
       (.I0(up_wack),
        .I1(\up_wcount_reg_n_0_[3] ),
        .I2(\up_wcount_reg_n_0_[1] ),
        .I3(\up_wcount_reg_n_0_[0] ),
        .I4(\up_wcount_reg_n_0_[2] ),
        .I5(p_0_in7_in),
        .O(up_wack_s));
  FDRE #(
    .INIT(1'b0)) 
    up_wack_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wack_s),
        .Q(up_wack_d),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[0]),
        .Q(up_waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[1]),
        .Q(up_waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[2]),
        .Q(up_waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[3]),
        .Q(up_waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_waddr_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_awaddr[4]),
        .Q(up_waddr[4]),
        .R(SR));
  LUT3 #(
    .INIT(8'h04)) 
    \up_wcount[0]_i_1 
       (.I0(\up_wcount_reg_n_0_[0] ),
        .I1(p_0_in7_in),
        .I2(up_wack),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \up_wcount[1]_i_1 
       (.I0(p_0_in7_in),
        .I1(\up_wcount_reg_n_0_[1] ),
        .I2(\up_wcount_reg_n_0_[0] ),
        .I3(up_wack),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00002888)) 
    \up_wcount[2]_i_1 
       (.I0(p_0_in7_in),
        .I1(\up_wcount_reg_n_0_[2] ),
        .I2(\up_wcount_reg_n_0_[1] ),
        .I3(\up_wcount_reg_n_0_[0] ),
        .I4(up_wack),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \up_wcount[3]_i_1 
       (.I0(p_0_in7_in),
        .I1(\up_wcount_reg_n_0_[3] ),
        .I2(\up_wcount_reg_n_0_[1] ),
        .I3(\up_wcount_reg_n_0_[0] ),
        .I4(\up_wcount_reg_n_0_[2] ),
        .I5(up_wack),
        .O(p_2_in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \up_wcount[4]_i_1 
       (.I0(p_0_in7_in),
        .I1(up_wreq),
        .O(\up_wcount[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \up_wcount[4]_i_2 
       (.I0(up_wack),
        .I1(\up_wcount_reg_n_0_[3] ),
        .I2(\up_wcount_reg_n_0_[0] ),
        .I3(\up_wcount_reg_n_0_[1] ),
        .I4(\up_wcount_reg_n_0_[2] ),
        .I5(p_0_in7_in),
        .O(p_2_in[4]));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[0] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(\up_wcount_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[1] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(\up_wcount_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[2] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(\up_wcount_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[3] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(\up_wcount_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wcount_reg[4] 
       (.C(s_axi_aclk),
        .CE(\up_wcount[4]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(p_0_in7_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[10] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[11] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[14] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[15] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[16] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[17] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[18] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[19] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[20] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[21] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[22] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[23] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[24] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[25] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[26] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[27] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[28] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[29] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[30] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[31] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[8] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_wdata_int_reg[9] 
       (.C(s_axi_aclk),
        .CE(p_5_in),
        .D(s_axi_wdata[9]),
        .Q(Q[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    up_wreq_int_i_1
       (.I0(p_5_in),
        .I1(s_axi_aresetn),
        .I2(s_axi_wvalid),
        .I3(s_axi_awvalid),
        .O(up_wreq_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_wreq_int_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wreq_int_i_1_n_0),
        .Q(up_wreq),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7777F000)) 
    up_wsel_inv_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_bvalid),
        .I3(s_axi_bready),
        .I4(p_5_in),
        .O(up_wsel_inv_i_1_n_0));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    up_wsel_reg_inv
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_wsel_inv_i_1_n_0),
        .Q(p_5_in),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "up_xfer_cntrl" *) 
module system_axi_dac_interpolate_0_up_xfer_cntrl
   (SR,
    \cur_count_reg[0] ,
    \g_loop[0].valid_int_reg ,
    \d_data_cntrl_int_reg[71]_0 ,
    \d_data_cntrl_int_reg[2]_0 ,
    Q,
    p_1_out,
    reset0,
    S,
    \d_data_cntrl_int_reg[1]_0 ,
    \d_data_cntrl_int_reg[1]_1 ,
    DI,
    \d_data_cntrl_int_reg[2]_1 ,
    \d_data_cntrl_int_reg[2]_2 ,
    transfer_reg,
    transfer_reg_0,
    \d_data_cntrl_int_reg[70]_0 ,
    \d_data_cntrl_int_reg[70]_1 ,
    \cur_count_reg[0]_0 ,
    \g_loop[0].valid_int_reg_0 ,
    \d_data_cntrl_int_reg[71]_1 ,
    \d_data_cntrl_int_reg[5]_0 ,
    p_1_out_0,
    \d_data_cntrl_int_reg[5]_1 ,
    \d_data_cntrl_int_reg[4]_0 ,
    \d_data_cntrl_int_reg[4]_1 ,
    \d_data_cntrl_int_reg[4]_2 ,
    \d_data_cntrl_int_reg[5]_2 ,
    \d_data_cntrl_int_reg[5]_3 ,
    \d_data_cntrl_int_reg[0]_0 ,
    \d_data_cntrl_int_reg[3]_0 ,
    \d_data_cntrl_int_reg[2]_3 ,
    \d_data_cntrl_int_reg[5]_4 ,
    \d_data_cntrl_int_reg[2]_4 ,
    \d_data_cntrl_int_reg[2]_5 ,
    \d_data_cntrl_int_reg[5]_5 ,
    \d_data_cntrl_int_reg[5]_6 ,
    D,
    \d_data_cntrl_int_reg[75]_0 ,
    reset02_out,
    reset02_out_1,
    \trigger_i_m3_reg[1] ,
    \trigger_i_m3_reg[1]_0 ,
    \trigger_i_m3_reg[1]_1 ,
    s_axi_aclk,
    dac_clk,
    dac_cic_valid,
    cur_count,
    CO,
    dma_valid_b,
    dma_valid_a,
    stop_transfer,
    dac_rst,
    dac_valid_corrected,
    cur_count_2,
    transfer_reg_1,
    stop_transfer_3,
    transfer_reg_2,
    transfer_reg_3,
    transfer_reg_4,
    trigger_adc_m2,
    trigger_la_m2,
    transfer_i_2_0,
    transfer_i_2_1,
    transfer_i_2_2,
    dac_cic_valid_4,
    cur_count_5,
    \interpolation_counter_reg[31] ,
    dac_valid_corrected_6,
    cur_count_7,
    cic_change_rate_reg,
    cic_change_rate_reg_0,
    cur_count1_carry__0_i_3,
    cur_count1_carry__0_i_3__0,
    s_axi_aresetn,
    \any_edge_trigger_reg[1] ,
    \low_level_trigger_reg[1] ,
    cic_change_rate,
    cic_change_rate_8,
    \up_xfer_data_reg[127]_0 );
  output [0:0]SR;
  output \cur_count_reg[0] ;
  output \g_loop[0].valid_int_reg ;
  output \d_data_cntrl_int_reg[71]_0 ;
  output \d_data_cntrl_int_reg[2]_0 ;
  output [105:0]Q;
  output [0:0]p_1_out;
  output reset0;
  output [3:0]S;
  output [7:0]\d_data_cntrl_int_reg[1]_0 ;
  output [3:0]\d_data_cntrl_int_reg[1]_1 ;
  output [0:0]DI;
  output [0:0]\d_data_cntrl_int_reg[2]_1 ;
  output [1:0]\d_data_cntrl_int_reg[2]_2 ;
  output transfer_reg;
  output transfer_reg_0;
  output \d_data_cntrl_int_reg[70]_0 ;
  output \d_data_cntrl_int_reg[70]_1 ;
  output \cur_count_reg[0]_0 ;
  output \g_loop[0].valid_int_reg_0 ;
  output \d_data_cntrl_int_reg[71]_1 ;
  output \d_data_cntrl_int_reg[5]_0 ;
  output [0:0]p_1_out_0;
  output [3:0]\d_data_cntrl_int_reg[5]_1 ;
  output [7:0]\d_data_cntrl_int_reg[4]_0 ;
  output [3:0]\d_data_cntrl_int_reg[4]_1 ;
  output [0:0]\d_data_cntrl_int_reg[4]_2 ;
  output [0:0]\d_data_cntrl_int_reg[5]_2 ;
  output [1:0]\d_data_cntrl_int_reg[5]_3 ;
  output \d_data_cntrl_int_reg[0]_0 ;
  output \d_data_cntrl_int_reg[3]_0 ;
  output [0:0]\d_data_cntrl_int_reg[2]_3 ;
  output [0:0]\d_data_cntrl_int_reg[5]_4 ;
  output [0:0]\d_data_cntrl_int_reg[2]_4 ;
  output [1:0]\d_data_cntrl_int_reg[2]_5 ;
  output [0:0]\d_data_cntrl_int_reg[5]_5 ;
  output [1:0]\d_data_cntrl_int_reg[5]_6 ;
  output [1:0]D;
  output [1:0]\d_data_cntrl_int_reg[75]_0 ;
  output reset02_out;
  output reset02_out_1;
  output [1:0]\trigger_i_m3_reg[1] ;
  output [1:0]\trigger_i_m3_reg[1]_0 ;
  output [1:0]\trigger_i_m3_reg[1]_1 ;
  input s_axi_aclk;
  input dac_clk;
  input dac_cic_valid;
  input [0:0]cur_count;
  input [0:0]CO;
  input dma_valid_b;
  input dma_valid_a;
  input stop_transfer;
  input dac_rst;
  input dac_valid_corrected;
  input [0:0]cur_count_2;
  input transfer_reg_1;
  input stop_transfer_3;
  input transfer_reg_2;
  input [1:0]transfer_reg_3;
  input [1:0]transfer_reg_4;
  input trigger_adc_m2;
  input trigger_la_m2;
  input [1:0]transfer_i_2_0;
  input [1:0]transfer_i_2_1;
  input [1:0]transfer_i_2_2;
  input dac_cic_valid_4;
  input [0:0]cur_count_5;
  input [0:0]\interpolation_counter_reg[31] ;
  input dac_valid_corrected_6;
  input [0:0]cur_count_7;
  input [2:0]cic_change_rate_reg;
  input [2:0]cic_change_rate_reg_0;
  input [0:0]cur_count1_carry__0_i_3;
  input [0:0]cur_count1_carry__0_i_3__0;
  input s_axi_aresetn;
  input [1:0]\any_edge_trigger_reg[1] ;
  input [1:0]\low_level_trigger_reg[1] ;
  input cic_change_rate;
  input cic_change_rate_8;
  input [123:0]\up_xfer_data_reg[127]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]DI;
  wire [105:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [1:0]any_edge;
  wire [1:0]\any_edge_trigger_reg[1] ;
  wire cic_change_rate;
  wire cic_change_rate_8;
  wire [2:0]cic_change_rate_reg;
  wire [2:0]cic_change_rate_reg_0;
  wire [0:0]cur_count;
  wire cur_count1_carry__0_i_10__0_n_0;
  wire cur_count1_carry__0_i_10_n_0;
  wire cur_count1_carry__0_i_1__0_n_2;
  wire cur_count1_carry__0_i_1__0_n_3;
  wire cur_count1_carry__0_i_1_n_2;
  wire cur_count1_carry__0_i_1_n_3;
  wire [0:0]cur_count1_carry__0_i_3;
  wire [0:0]cur_count1_carry__0_i_3__0;
  wire cur_count1_carry__0_i_4__0_n_3;
  wire cur_count1_carry__0_i_4_n_3;
  wire cur_count1_carry__0_i_6__0_n_0;
  wire cur_count1_carry__0_i_6_n_0;
  wire cur_count1_carry__0_i_7__0_n_0;
  wire cur_count1_carry__0_i_7_n_0;
  wire cur_count1_carry__0_i_8__0_n_0;
  wire cur_count1_carry__0_i_8_n_0;
  wire [0:0]cur_count_2;
  wire [0:0]cur_count_5;
  wire [0:0]cur_count_7;
  wire \cur_count_reg[0] ;
  wire \cur_count_reg[0]_0 ;
  wire \d_data_cntrl_int_reg[0]_0 ;
  wire [7:0]\d_data_cntrl_int_reg[1]_0 ;
  wire [3:0]\d_data_cntrl_int_reg[1]_1 ;
  wire \d_data_cntrl_int_reg[2]_0 ;
  wire [0:0]\d_data_cntrl_int_reg[2]_1 ;
  wire [1:0]\d_data_cntrl_int_reg[2]_2 ;
  wire [0:0]\d_data_cntrl_int_reg[2]_3 ;
  wire [0:0]\d_data_cntrl_int_reg[2]_4 ;
  wire [1:0]\d_data_cntrl_int_reg[2]_5 ;
  wire \d_data_cntrl_int_reg[3]_0 ;
  wire [7:0]\d_data_cntrl_int_reg[4]_0 ;
  wire [3:0]\d_data_cntrl_int_reg[4]_1 ;
  wire [0:0]\d_data_cntrl_int_reg[4]_2 ;
  wire \d_data_cntrl_int_reg[5]_0 ;
  wire [3:0]\d_data_cntrl_int_reg[5]_1 ;
  wire [0:0]\d_data_cntrl_int_reg[5]_2 ;
  wire [1:0]\d_data_cntrl_int_reg[5]_3 ;
  wire [0:0]\d_data_cntrl_int_reg[5]_4 ;
  wire [0:0]\d_data_cntrl_int_reg[5]_5 ;
  wire [1:0]\d_data_cntrl_int_reg[5]_6 ;
  wire \d_data_cntrl_int_reg[70]_0 ;
  wire \d_data_cntrl_int_reg[70]_1 ;
  wire \d_data_cntrl_int_reg[71]_0 ;
  wire \d_data_cntrl_int_reg[71]_1 ;
  wire [1:0]\d_data_cntrl_int_reg[75]_0 ;
  wire \d_data_cntrl_int_reg_n_0_[90] ;
  wire \d_data_cntrl_int_reg_n_0_[91] ;
  wire d_xfer_toggle;
  wire d_xfer_toggle_m1;
  wire d_xfer_toggle_m2;
  wire d_xfer_toggle_m3;
  wire d_xfer_toggle_s;
  wire dac_cic_valid;
  wire dac_cic_valid_4;
  wire dac_clk;
  wire dac_rst;
  wire dac_valid_corrected;
  wire dac_valid_corrected_6;
  wire dma_transfer_suspend;
  wire dma_valid_a;
  wire dma_valid_b;
  wire en_start_trigger;
  wire en_stop_trigger;
  wire en_trigger_adc;
  wire en_trigger_la;
  wire [1:0]fall_edge;
  wire \g_loop[0].valid_int_reg ;
  wire \g_loop[0].valid_int_reg_0 ;
  wire [1:0]high_level;
  wire [15:15]\i_filter_a/cur_count2 ;
  wire [15:3]\i_filter_a/sel0 ;
  wire [15:15]\i_filter_b/cur_count2 ;
  wire [15:3]\i_filter_b/sel0 ;
  wire [0:0]\interpolation_counter_reg[31] ;
  wire [1:0]low_level;
  wire [1:0]\low_level_trigger_reg[1] ;
  wire [5:0]p_0_in;
  wire [0:0]p_1_out;
  wire [0:0]p_1_out_0;
  wire p_2_in;
  wire reset0;
  wire reset02_out;
  wire reset02_out_1;
  wire [1:0]rise_edge;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire stop_transfer;
  wire stop_transfer_3;
  wire sync_stop_channels;
  wire [1:0]transfer_i_2_0;
  wire [1:0]transfer_i_2_1;
  wire [1:0]transfer_i_2_2;
  wire transfer_i_4_n_0;
  wire transfer_i_5_n_0;
  wire transfer_i_6_n_0;
  wire transfer_reg;
  wire transfer_reg_0;
  wire transfer_reg_1;
  wire transfer_reg_2;
  wire [1:0]transfer_reg_3;
  wire [1:0]transfer_reg_4;
  wire trigger;
  wire trigger_active;
  wire trigger_adc_m2;
  wire [1:0]\trigger_i_m3_reg[1] ;
  wire [1:0]\trigger_i_m3_reg[1]_0 ;
  wire [1:0]\trigger_i_m3_reg[1]_1 ;
  wire trigger_la_m2;
  wire [5:0]up_xfer_count_reg;
  wire [127:0]up_xfer_data;
  wire [123:0]\up_xfer_data_reg[127]_0 ;
  wire up_xfer_state;
  wire up_xfer_state_m1;
  wire up_xfer_state_m2;
  wire up_xfer_toggle;
  wire up_xfer_toggle_i_1_n_0;
  wire up_xfer_toggle_i_3_n_0;
  wire [2:2]NLW_cur_count1_carry__0_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_cur_count1_carry__0_i_1_O_UNCONNECTED;
  wire [2:2]NLW_cur_count1_carry__0_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_cur_count1_carry__0_i_1__0_O_UNCONNECTED;
  wire [3:1]NLW_cur_count1_carry__0_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_cur_count1_carry__0_i_4_O_UNCONNECTED;
  wire [3:1]NLW_cur_count1_carry__0_i_4__0_CO_UNCONNECTED;
  wire [3:0]NLW_cur_count1_carry__0_i_4__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \any_edge_trigger[0]_i_1 
       (.I0(\low_level_trigger_reg[1] [0]),
        .I1(\any_edge_trigger_reg[1] [0]),
        .I2(any_edge[0]),
        .O(\trigger_i_m3_reg[1]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \any_edge_trigger[1]_i_1 
       (.I0(\low_level_trigger_reg[1] [1]),
        .I1(\any_edge_trigger_reg[1] [1]),
        .I2(any_edge[1]),
        .O(\trigger_i_m3_reg[1]_1 [1]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    cic_change_rate_i_1
       (.I0(Q[0]),
        .I1(cic_change_rate_reg[0]),
        .I2(Q[1]),
        .I3(cic_change_rate_reg[1]),
        .I4(cic_change_rate_reg[2]),
        .I5(Q[2]),
        .O(\d_data_cntrl_int_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    cic_change_rate_i_1__0
       (.I0(Q[3]),
        .I1(cic_change_rate_reg_0[0]),
        .I2(Q[4]),
        .I3(cic_change_rate_reg_0[1]),
        .I4(cic_change_rate_reg_0[2]),
        .I5(Q[5]),
        .O(\d_data_cntrl_int_reg[3]_0 ));
  CARRY4 cur_count1_carry__0_i_1
       (.CI(1'b0),
        .CO({\d_data_cntrl_int_reg[2]_2 [1],NLW_cur_count1_carry__0_i_1_CO_UNCONNECTED[2],cur_count1_carry__0_i_1_n_2,cur_count1_carry__0_i_1_n_3}),
        .CYINIT(\d_data_cntrl_int_reg[2]_4 ),
        .DI({1'b0,\i_filter_a/sel0 [15],cur_count1_carry__0_i_6_n_0,1'b0}),
        .O({NLW_cur_count1_carry__0_i_1_O_UNCONNECTED[3],\i_filter_a/cur_count2 ,\d_data_cntrl_int_reg[2]_5 [1],NLW_cur_count1_carry__0_i_1_O_UNCONNECTED[0]}),
        .S({1'b1,cur_count1_carry__0_i_7_n_0,cur_count1_carry__0_i_8_n_0,1'b1}));
  LUT3 #(
    .INIT(8'hBF)) 
    cur_count1_carry__0_i_10
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(cur_count1_carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    cur_count1_carry__0_i_10__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(cur_count1_carry__0_i_10__0_n_0));
  CARRY4 cur_count1_carry__0_i_1__0
       (.CI(1'b0),
        .CO({\d_data_cntrl_int_reg[5]_3 [1],NLW_cur_count1_carry__0_i_1__0_CO_UNCONNECTED[2],cur_count1_carry__0_i_1__0_n_2,cur_count1_carry__0_i_1__0_n_3}),
        .CYINIT(\d_data_cntrl_int_reg[5]_5 ),
        .DI({1'b0,\i_filter_b/sel0 [15],cur_count1_carry__0_i_6__0_n_0,1'b0}),
        .O({NLW_cur_count1_carry__0_i_1__0_O_UNCONNECTED[3],\i_filter_b/cur_count2 ,\d_data_cntrl_int_reg[5]_6 [1],NLW_cur_count1_carry__0_i_1__0_O_UNCONNECTED[0]}),
        .S({1'b1,cur_count1_carry__0_i_7__0_n_0,cur_count1_carry__0_i_8__0_n_0,1'b1}));
  LUT3 #(
    .INIT(8'h82)) 
    cur_count1_carry__0_i_2
       (.I0(\d_data_cntrl_int_reg[2]_2 [1]),
        .I1(\i_filter_a/cur_count2 ),
        .I2(cur_count_2),
        .O(\d_data_cntrl_int_reg[2]_2 [0]));
  LUT3 #(
    .INIT(8'h82)) 
    cur_count1_carry__0_i_2__0
       (.I0(\d_data_cntrl_int_reg[5]_3 [1]),
        .I1(\i_filter_b/cur_count2 ),
        .I2(cur_count_7),
        .O(\d_data_cntrl_int_reg[5]_3 [0]));
  CARRY4 cur_count1_carry__0_i_4
       (.CI(1'b0),
        .CO({NLW_cur_count1_carry__0_i_4_CO_UNCONNECTED[3],\d_data_cntrl_int_reg[2]_4 ,NLW_cur_count1_carry__0_i_4_CO_UNCONNECTED[1],cur_count1_carry__0_i_4_n_3}),
        .CYINIT(cur_count1_carry__0_i_3),
        .DI({1'b0,1'b0,\i_filter_a/sel0 [3],1'b0}),
        .O({NLW_cur_count1_carry__0_i_4_O_UNCONNECTED[3:2],\d_data_cntrl_int_reg[2]_5 [0],NLW_cur_count1_carry__0_i_4_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,cur_count1_carry__0_i_10_n_0,1'b1}));
  CARRY4 cur_count1_carry__0_i_4__0
       (.CI(1'b0),
        .CO({NLW_cur_count1_carry__0_i_4__0_CO_UNCONNECTED[3],\d_data_cntrl_int_reg[5]_5 ,NLW_cur_count1_carry__0_i_4__0_CO_UNCONNECTED[1],cur_count1_carry__0_i_4__0_n_3}),
        .CYINIT(cur_count1_carry__0_i_3__0),
        .DI({1'b0,1'b0,\i_filter_b/sel0 [3],1'b0}),
        .O({NLW_cur_count1_carry__0_i_4__0_O_UNCONNECTED[3:2],\d_data_cntrl_int_reg[5]_6 [0],NLW_cur_count1_carry__0_i_4__0_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,cur_count1_carry__0_i_10__0_n_0,1'b1}));
  LUT3 #(
    .INIT(8'h80)) 
    cur_count1_carry__0_i_5
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\i_filter_a/sel0 [15]));
  LUT3 #(
    .INIT(8'h80)) 
    cur_count1_carry__0_i_5__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\i_filter_b/sel0 [15]));
  LUT3 #(
    .INIT(8'h80)) 
    cur_count1_carry__0_i_6
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(cur_count1_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    cur_count1_carry__0_i_6__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(cur_count1_carry__0_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    cur_count1_carry__0_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(cur_count1_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    cur_count1_carry__0_i_7__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(cur_count1_carry__0_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    cur_count1_carry__0_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(cur_count1_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    cur_count1_carry__0_i_8__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(cur_count1_carry__0_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    cur_count1_carry__0_i_9
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\i_filter_a/sel0 [3]));
  LUT3 #(
    .INIT(8'h08)) 
    cur_count1_carry__0_i_9__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\i_filter_b/sel0 [3]));
  LUT3 #(
    .INIT(8'hE0)) 
    cur_count2_carry__0_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\d_data_cntrl_int_reg[1]_0 [6]));
  LUT3 #(
    .INIT(8'hE0)) 
    cur_count2_carry__0_i_1__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\d_data_cntrl_int_reg[4]_0 [6]));
  LUT3 #(
    .INIT(8'h48)) 
    cur_count2_carry__0_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\d_data_cntrl_int_reg[1]_0 [5]));
  LUT3 #(
    .INIT(8'h48)) 
    cur_count2_carry__0_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\d_data_cntrl_int_reg[4]_0 [5]));
  LUT2 #(
    .INIT(4'h8)) 
    cur_count2_carry__0_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\d_data_cntrl_int_reg[1]_0 [4]));
  LUT2 #(
    .INIT(4'h8)) 
    cur_count2_carry__0_i_3__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\d_data_cntrl_int_reg[4]_0 [4]));
  LUT2 #(
    .INIT(4'h2)) 
    cur_count2_carry__0_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(DI));
  LUT2 #(
    .INIT(4'h2)) 
    cur_count2_carry__0_i_4__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\d_data_cntrl_int_reg[4]_2 ));
  LUT3 #(
    .INIT(8'h57)) 
    cur_count2_carry__0_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\d_data_cntrl_int_reg[1]_1 [3]));
  LUT3 #(
    .INIT(8'h57)) 
    cur_count2_carry__0_i_5__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\d_data_cntrl_int_reg[4]_1 [3]));
  LUT3 #(
    .INIT(8'hB7)) 
    cur_count2_carry__0_i_6
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\d_data_cntrl_int_reg[1]_1 [2]));
  LUT3 #(
    .INIT(8'hB7)) 
    cur_count2_carry__0_i_6__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\d_data_cntrl_int_reg[4]_1 [2]));
  LUT2 #(
    .INIT(4'h7)) 
    cur_count2_carry__0_i_7
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\d_data_cntrl_int_reg[1]_1 [1]));
  LUT2 #(
    .INIT(4'h7)) 
    cur_count2_carry__0_i_7__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(\d_data_cntrl_int_reg[4]_1 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    cur_count2_carry__0_i_8
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\d_data_cntrl_int_reg[1]_1 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    cur_count2_carry__0_i_8__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\d_data_cntrl_int_reg[4]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    cur_count2_carry__1_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\d_data_cntrl_int_reg[1]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    cur_count2_carry__1_i_1__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\d_data_cntrl_int_reg[4]_0 [7]));
  LUT2 #(
    .INIT(4'h7)) 
    cur_count2_carry__1_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\d_data_cntrl_int_reg[2]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    cur_count2_carry__1_i_2__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\d_data_cntrl_int_reg[5]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    cur_count2_carry_i_1
       (.I0(Q[1]),
        .O(\d_data_cntrl_int_reg[1]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    cur_count2_carry_i_1__0
       (.I0(Q[4]),
        .O(\d_data_cntrl_int_reg[4]_0 [0]));
  LUT3 #(
    .INIT(8'h8C)) 
    cur_count2_carry_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\d_data_cntrl_int_reg[1]_0 [3]));
  LUT3 #(
    .INIT(8'h8C)) 
    cur_count2_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\d_data_cntrl_int_reg[4]_0 [3]));
  LUT3 #(
    .INIT(8'h08)) 
    cur_count2_carry_i_3
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\d_data_cntrl_int_reg[2]_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    cur_count2_carry_i_3__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\d_data_cntrl_int_reg[5]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    cur_count2_carry_i_4
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\d_data_cntrl_int_reg[1]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    cur_count2_carry_i_4__0
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\d_data_cntrl_int_reg[4]_0 [2]));
  LUT3 #(
    .INIT(8'h02)) 
    cur_count2_carry_i_5
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\d_data_cntrl_int_reg[1]_0 [1]));
  LUT3 #(
    .INIT(8'h02)) 
    cur_count2_carry_i_5__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .O(\d_data_cntrl_int_reg[4]_0 [1]));
  LUT3 #(
    .INIT(8'h3B)) 
    cur_count2_carry_i_6
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(S[3]));
  LUT3 #(
    .INIT(8'h3B)) 
    cur_count2_carry_i_6__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .O(\d_data_cntrl_int_reg[5]_1 [3]));
  LUT3 #(
    .INIT(8'hBF)) 
    cur_count2_carry_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(S[2]));
  LUT3 #(
    .INIT(8'hBF)) 
    cur_count2_carry_i_7__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\d_data_cntrl_int_reg[5]_1 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    cur_count2_carry_i_8
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'hB)) 
    cur_count2_carry_i_8__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .O(\d_data_cntrl_int_reg[5]_1 [1]));
  LUT3 #(
    .INIT(8'hEF)) 
    cur_count2_carry_i_9
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'hEF)) 
    cur_count2_carry_i_9__0
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[4]),
        .O(\d_data_cntrl_int_reg[5]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cur_count[0]_i_3 
       (.I0(dac_rst),
        .I1(dma_transfer_suspend),
        .O(reset0));
  LUT2 #(
    .INIT(4'h6)) 
    \d_data_cntrl_int[72]_i_1 
       (.I0(d_xfer_toggle_m2),
        .I1(d_xfer_toggle_m3),
        .O(d_xfer_toggle_s));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[0] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[100] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[100]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[101] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[101]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[102] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[102]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[103] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[103]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[104] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[104]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[105] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[105]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[106] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[106]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[107] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[107]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[108] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[108]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[109] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[109]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[10] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[110] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[110]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[111] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[111]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[112] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[112]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[113] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[113]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[114] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[114]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[115] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[115]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[116] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[116]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[117] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[117]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[118] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[118]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[119] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[119]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[11] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[120] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[120]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[121] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[121]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[122] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[122]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[123] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[123]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[124] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[124]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[125] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[125]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[126] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[126]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[127] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[127]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[12] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[13] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[14] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[15] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[16] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[17] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[18] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[19] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[1] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[20] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[21] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[22] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[23] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[24] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[25] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[26] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[27] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[28] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[29] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[2] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[30] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[31] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[32] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[33] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[34] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[35] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[36] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[37] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[38] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[39] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[3] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[40] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[41] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[42] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[43] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[44] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[45] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[46] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[47] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[48] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[49] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[4] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[50] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[51] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[52] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[53] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[54] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[55] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[56] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[57] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[58] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[59] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[5] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[60] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[61] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[62] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[63] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[64] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[64]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[65] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[65]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[66] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[66]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[67] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[67]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[68] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[68]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[69] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[69]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[6] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[70] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[70]),
        .Q(dma_transfer_suspend),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[71] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[71]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[72] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[72]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[73] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[73]),
        .Q(sync_stop_channels),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[74] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[74]),
        .Q(low_level[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[75] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[75]),
        .Q(low_level[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[76] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[76]),
        .Q(high_level[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[77] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[77]),
        .Q(high_level[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[78] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[78]),
        .Q(any_edge[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[79] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[79]),
        .Q(any_edge[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[7] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[80] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[80]),
        .Q(rise_edge[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[81] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[81]),
        .Q(rise_edge[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[82] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[82]),
        .Q(fall_edge[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[83] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[83]),
        .Q(fall_edge[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[88] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[88]),
        .Q(en_start_trigger),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[89] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[89]),
        .Q(en_stop_trigger),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[8] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[90] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[90]),
        .Q(\d_data_cntrl_int_reg_n_0_[90] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[91] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[91]),
        .Q(\d_data_cntrl_int_reg_n_0_[91] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[92] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[92]),
        .Q(en_trigger_adc),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[93] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[93]),
        .Q(en_trigger_la),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[94] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[94]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[95] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[95]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[96] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[96]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[97] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[97]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[98] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[98]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[99] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[99]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \d_data_cntrl_int_reg[9] 
       (.C(dac_clk),
        .CE(d_xfer_toggle_s),
        .D(up_xfer_data[9]),
        .Q(Q[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m1_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(up_xfer_toggle),
        .Q(d_xfer_toggle_m1),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m2_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(d_xfer_toggle_m1),
        .Q(d_xfer_toggle_m2),
        .R(1'b0));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    d_xfer_toggle_m3_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(d_xfer_toggle_m2),
        .Q(d_xfer_toggle_m3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    d_xfer_toggle_reg
       (.C(dac_clk),
        .CE(1'b1),
        .D(d_xfer_toggle_m3),
        .Q(d_xfer_toggle),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04040004)) 
    \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_i_1 
       (.I0(stop_transfer),
        .I1(dma_valid_a),
        .I2(dma_transfer_suspend),
        .I3(sync_stop_channels),
        .I4(dma_valid_b),
        .O(p_1_out));
  LUT5 #(
    .INIT(32'h04040004)) 
    \dma_valid_m_reg[3]_srl4___i_filter_a_dma_valid_m_reg_r_2_i_1__0 
       (.I0(stop_transfer_3),
        .I1(dma_valid_b),
        .I2(dma_transfer_suspend),
        .I3(sync_stop_channels),
        .I4(dma_valid_a),
        .O(p_1_out_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \fall_edge_trigger[0]_i_1 
       (.I0(\low_level_trigger_reg[1] [0]),
        .I1(\any_edge_trigger_reg[1] [0]),
        .I2(fall_edge[0]),
        .O(\trigger_i_m3_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \fall_edge_trigger[1]_i_1 
       (.I0(\low_level_trigger_reg[1] [1]),
        .I1(\any_edge_trigger_reg[1] [1]),
        .I2(fall_edge[1]),
        .O(\trigger_i_m3_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    filter_enable_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\d_data_cntrl_int_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    filter_enable_i_1__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\d_data_cntrl_int_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \high_level_trigger[0]_i_1 
       (.I0(\low_level_trigger_reg[1] [0]),
        .I1(high_level[0]),
        .O(\trigger_i_m3_reg[1]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \high_level_trigger[1]_i_1 
       (.I0(\low_level_trigger_reg[1] [1]),
        .I1(high_level[1]),
        .O(\trigger_i_m3_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \input_register[30]_i_1 
       (.I0(dac_rst),
        .I1(dma_transfer_suspend),
        .I2(cic_change_rate),
        .O(reset02_out));
  LUT3 #(
    .INIT(8'hFE)) 
    \input_register[30]_i_1__0 
       (.I0(dac_rst),
        .I1(dma_transfer_suspend),
        .I2(cic_change_rate_8),
        .O(reset02_out_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEFEFE)) 
    \interpolation_counter[0]_i_1 
       (.I0(\g_loop[0].valid_int_reg ),
        .I1(\d_data_cntrl_int_reg[71]_0 ),
        .I2(\d_data_cntrl_int_reg[2]_0 ),
        .I3(dac_cic_valid),
        .I4(cur_count),
        .I5(CO),
        .O(\cur_count_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEFEFE)) 
    \interpolation_counter[0]_i_1__0 
       (.I0(\g_loop[0].valid_int_reg_0 ),
        .I1(\d_data_cntrl_int_reg[71]_1 ),
        .I2(\d_data_cntrl_int_reg[5]_0 ),
        .I3(dac_cic_valid_4),
        .I4(cur_count_5),
        .I5(\interpolation_counter_reg[31] ),
        .O(\cur_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00030001)) 
    \interpolation_counter[0]_i_3 
       (.I0(dac_valid_corrected),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(dma_transfer_suspend),
        .O(\g_loop[0].valid_int_reg ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00030001)) 
    \interpolation_counter[0]_i_3__0 
       (.I0(dac_valid_corrected_6),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(dma_transfer_suspend),
        .O(\g_loop[0].valid_int_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \interpolation_counter[0]_i_4 
       (.I0(Q[70]),
        .I1(dma_valid_b),
        .I2(dma_valid_a),
        .O(\d_data_cntrl_int_reg[71]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \interpolation_counter[0]_i_4__0 
       (.I0(Q[70]),
        .I1(dma_valid_a),
        .I2(dma_valid_b),
        .O(\d_data_cntrl_int_reg[71]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \low_level_trigger[0]_i_1 
       (.I0(low_level[0]),
        .I1(\low_level_trigger_reg[1] [0]),
        .O(\d_data_cntrl_int_reg[75]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \low_level_trigger[1]_i_1 
       (.I0(low_level[1]),
        .I1(\low_level_trigger_reg[1] [1]),
        .O(\d_data_cntrl_int_reg[75]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rise_edge_trigger[0]_i_1 
       (.I0(\any_edge_trigger_reg[1] [0]),
        .I1(rise_edge[0]),
        .I2(\low_level_trigger_reg[1] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rise_edge_trigger[1]_i_1 
       (.I0(\any_edge_trigger_reg[1] [1]),
        .I1(rise_edge[1]),
        .I2(\low_level_trigger_reg[1] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    stop_transfer_i_1
       (.I0(trigger),
        .I1(transfer_reg_1),
        .I2(trigger_active),
        .I3(stop_transfer_3),
        .I4(en_stop_trigger),
        .I5(dma_transfer_suspend),
        .O(transfer_reg));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    stop_transfer_i_1__0
       (.I0(trigger),
        .I1(transfer_reg_2),
        .I2(trigger_active),
        .I3(stop_transfer),
        .I4(en_stop_trigger),
        .I5(dma_transfer_suspend),
        .O(transfer_reg_0));
  LUT5 #(
    .INIT(32'h33233333)) 
    transfer_i_1
       (.I0(trigger),
        .I1(dma_transfer_suspend),
        .I2(en_start_trigger),
        .I3(transfer_reg_1),
        .I4(trigger_active),
        .O(\d_data_cntrl_int_reg[70]_0 ));
  LUT5 #(
    .INIT(32'h33233333)) 
    transfer_i_1__0
       (.I0(trigger),
        .I1(dma_transfer_suspend),
        .I2(en_start_trigger),
        .I3(transfer_reg_2),
        .I4(trigger_active),
        .O(\d_data_cntrl_int_reg[70]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEE)) 
    transfer_i_2
       (.I0(transfer_i_4_n_0),
        .I1(transfer_i_5_n_0),
        .I2(transfer_reg_3[1]),
        .I3(transfer_reg_4[1]),
        .I4(\d_data_cntrl_int_reg_n_0_[90] ),
        .I5(transfer_i_6_n_0),
        .O(trigger));
  LUT4 #(
    .INIT(16'hFFFE)) 
    transfer_i_3
       (.I0(en_trigger_la),
        .I1(en_trigger_adc),
        .I2(\d_data_cntrl_int_reg_n_0_[91] ),
        .I3(\d_data_cntrl_int_reg_n_0_[90] ),
        .O(trigger_active));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    transfer_i_4
       (.I0(transfer_i_2_0[0]),
        .I1(transfer_reg_4[0]),
        .I2(\d_data_cntrl_int_reg_n_0_[90] ),
        .I3(transfer_i_2_1[0]),
        .I4(transfer_i_2_2[0]),
        .O(transfer_i_4_n_0));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    transfer_i_5
       (.I0(transfer_i_2_2[1]),
        .I1(transfer_i_2_0[1]),
        .I2(\d_data_cntrl_int_reg_n_0_[90] ),
        .I3(transfer_reg_3[0]),
        .I4(transfer_i_2_1[1]),
        .O(transfer_i_5_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    transfer_i_6
       (.I0(en_trigger_adc),
        .I1(trigger_adc_m2),
        .I2(en_trigger_la),
        .I3(trigger_la_m2),
        .O(transfer_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    up_axi_awready_int_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \up_xfer_count[0]_i_1 
       (.I0(up_xfer_count_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \up_xfer_count[1]_i_1 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \up_xfer_count[2]_i_1 
       (.I0(up_xfer_count_reg[0]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \up_xfer_count[3]_i_1 
       (.I0(up_xfer_count_reg[1]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[2]),
        .I3(up_xfer_count_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \up_xfer_count[4]_i_1 
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[0]),
        .I2(up_xfer_count_reg[1]),
        .I3(up_xfer_count_reg[3]),
        .I4(up_xfer_count_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \up_xfer_count[5]_i_1 
       (.I0(up_xfer_count_reg[3]),
        .I1(up_xfer_count_reg[1]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[2]),
        .I4(up_xfer_count_reg[4]),
        .I5(up_xfer_count_reg[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(up_xfer_count_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(up_xfer_count_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(up_xfer_count_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(up_xfer_count_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(up_xfer_count_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(up_xfer_count_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[0] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [0]),
        .Q(up_xfer_data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[100] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [96]),
        .Q(up_xfer_data[100]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[101] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [97]),
        .Q(up_xfer_data[101]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[102] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [98]),
        .Q(up_xfer_data[102]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[103] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [99]),
        .Q(up_xfer_data[103]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[104] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [100]),
        .Q(up_xfer_data[104]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[105] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [101]),
        .Q(up_xfer_data[105]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[106] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [102]),
        .Q(up_xfer_data[106]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[107] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [103]),
        .Q(up_xfer_data[107]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[108] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [104]),
        .Q(up_xfer_data[108]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[109] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [105]),
        .Q(up_xfer_data[109]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[10] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [10]),
        .Q(up_xfer_data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[110] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [106]),
        .Q(up_xfer_data[110]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[111] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [107]),
        .Q(up_xfer_data[111]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[112] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [108]),
        .Q(up_xfer_data[112]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[113] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [109]),
        .Q(up_xfer_data[113]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[114] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [110]),
        .Q(up_xfer_data[114]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[115] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [111]),
        .Q(up_xfer_data[115]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[116] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [112]),
        .Q(up_xfer_data[116]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[117] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [113]),
        .Q(up_xfer_data[117]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[118] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [114]),
        .Q(up_xfer_data[118]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[119] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [115]),
        .Q(up_xfer_data[119]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[11] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [11]),
        .Q(up_xfer_data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[120] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [116]),
        .Q(up_xfer_data[120]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[121] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [117]),
        .Q(up_xfer_data[121]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[122] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [118]),
        .Q(up_xfer_data[122]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[123] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [119]),
        .Q(up_xfer_data[123]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[124] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [120]),
        .Q(up_xfer_data[124]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[125] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [121]),
        .Q(up_xfer_data[125]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[126] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [122]),
        .Q(up_xfer_data[126]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[127] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [123]),
        .Q(up_xfer_data[127]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[12] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [12]),
        .Q(up_xfer_data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[13] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [13]),
        .Q(up_xfer_data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[14] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [14]),
        .Q(up_xfer_data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[15] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [15]),
        .Q(up_xfer_data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[16] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [16]),
        .Q(up_xfer_data[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[17] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [17]),
        .Q(up_xfer_data[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[18] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [18]),
        .Q(up_xfer_data[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[19] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [19]),
        .Q(up_xfer_data[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[1] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [1]),
        .Q(up_xfer_data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[20] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [20]),
        .Q(up_xfer_data[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[21] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [21]),
        .Q(up_xfer_data[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[22] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [22]),
        .Q(up_xfer_data[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[23] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [23]),
        .Q(up_xfer_data[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[24] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [24]),
        .Q(up_xfer_data[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[25] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [25]),
        .Q(up_xfer_data[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[26] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [26]),
        .Q(up_xfer_data[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[27] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [27]),
        .Q(up_xfer_data[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[28] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [28]),
        .Q(up_xfer_data[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[29] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [29]),
        .Q(up_xfer_data[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[2] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [2]),
        .Q(up_xfer_data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[30] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [30]),
        .Q(up_xfer_data[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[31] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [31]),
        .Q(up_xfer_data[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[32] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [32]),
        .Q(up_xfer_data[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[33] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [33]),
        .Q(up_xfer_data[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[34] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [34]),
        .Q(up_xfer_data[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[35] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [35]),
        .Q(up_xfer_data[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[36] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [36]),
        .Q(up_xfer_data[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[37] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [37]),
        .Q(up_xfer_data[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[38] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [38]),
        .Q(up_xfer_data[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[39] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [39]),
        .Q(up_xfer_data[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[3] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [3]),
        .Q(up_xfer_data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[40] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [40]),
        .Q(up_xfer_data[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[41] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [41]),
        .Q(up_xfer_data[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[42] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [42]),
        .Q(up_xfer_data[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[43] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [43]),
        .Q(up_xfer_data[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[44] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [44]),
        .Q(up_xfer_data[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[45] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [45]),
        .Q(up_xfer_data[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[46] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [46]),
        .Q(up_xfer_data[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[47] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [47]),
        .Q(up_xfer_data[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[48] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [48]),
        .Q(up_xfer_data[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[49] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [49]),
        .Q(up_xfer_data[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[4] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [4]),
        .Q(up_xfer_data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[50] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [50]),
        .Q(up_xfer_data[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[51] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [51]),
        .Q(up_xfer_data[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[52] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [52]),
        .Q(up_xfer_data[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[53] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [53]),
        .Q(up_xfer_data[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[54] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [54]),
        .Q(up_xfer_data[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[55] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [55]),
        .Q(up_xfer_data[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[56] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [56]),
        .Q(up_xfer_data[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[57] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [57]),
        .Q(up_xfer_data[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[58] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [58]),
        .Q(up_xfer_data[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[59] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [59]),
        .Q(up_xfer_data[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[5] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [5]),
        .Q(up_xfer_data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[60] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [60]),
        .Q(up_xfer_data[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[61] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [61]),
        .Q(up_xfer_data[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[62] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [62]),
        .Q(up_xfer_data[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[63] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [63]),
        .Q(up_xfer_data[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[64] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [64]),
        .Q(up_xfer_data[64]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[65] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [65]),
        .Q(up_xfer_data[65]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[66] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [66]),
        .Q(up_xfer_data[66]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[67] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [67]),
        .Q(up_xfer_data[67]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[68] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [68]),
        .Q(up_xfer_data[68]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[69] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [69]),
        .Q(up_xfer_data[69]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[6] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [6]),
        .Q(up_xfer_data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[70] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [70]),
        .Q(up_xfer_data[70]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[71] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [71]),
        .Q(up_xfer_data[71]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[72] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [72]),
        .Q(up_xfer_data[72]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[73] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [73]),
        .Q(up_xfer_data[73]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[74] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [74]),
        .Q(up_xfer_data[74]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[75] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [75]),
        .Q(up_xfer_data[75]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[76] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [76]),
        .Q(up_xfer_data[76]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[77] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [77]),
        .Q(up_xfer_data[77]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[78] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [78]),
        .Q(up_xfer_data[78]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[79] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [79]),
        .Q(up_xfer_data[79]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[7] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [7]),
        .Q(up_xfer_data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[80] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [80]),
        .Q(up_xfer_data[80]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[81] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [81]),
        .Q(up_xfer_data[81]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[82] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [82]),
        .Q(up_xfer_data[82]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[83] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [83]),
        .Q(up_xfer_data[83]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[88] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [84]),
        .Q(up_xfer_data[88]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[89] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [85]),
        .Q(up_xfer_data[89]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[8] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [8]),
        .Q(up_xfer_data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[90] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [86]),
        .Q(up_xfer_data[90]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[91] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [87]),
        .Q(up_xfer_data[91]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[92] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [88]),
        .Q(up_xfer_data[92]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[93] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [89]),
        .Q(up_xfer_data[93]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[94] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [90]),
        .Q(up_xfer_data[94]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[95] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [91]),
        .Q(up_xfer_data[95]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[96] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [92]),
        .Q(up_xfer_data[96]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[97] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [93]),
        .Q(up_xfer_data[97]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[98] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [94]),
        .Q(up_xfer_data[98]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[99] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [95]),
        .Q(up_xfer_data[99]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \up_xfer_data_reg[9] 
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(\up_xfer_data_reg[127]_0 [9]),
        .Q(up_xfer_data[9]),
        .R(SR));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(d_xfer_toggle),
        .Q(up_xfer_state_m1),
        .R(SR));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_m2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m1),
        .Q(up_xfer_state_m2),
        .R(SR));
  (* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_state_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(up_xfer_state_m2),
        .Q(up_xfer_state),
        .R(SR));
  LUT3 #(
    .INIT(8'h82)) 
    up_xfer_toggle_i_1
       (.I0(up_xfer_toggle_i_3_n_0),
        .I1(up_xfer_toggle),
        .I2(up_xfer_state),
        .O(up_xfer_toggle_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    up_xfer_toggle_i_2
       (.I0(up_xfer_toggle),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    up_xfer_toggle_i_3
       (.I0(up_xfer_count_reg[2]),
        .I1(up_xfer_count_reg[3]),
        .I2(up_xfer_count_reg[0]),
        .I3(up_xfer_count_reg[1]),
        .I4(up_xfer_count_reg[5]),
        .I5(up_xfer_count_reg[4]),
        .O(up_xfer_toggle_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    up_xfer_toggle_reg
       (.C(s_axi_aclk),
        .CE(up_xfer_toggle_i_1_n_0),
        .D(p_2_in),
        .Q(up_xfer_toggle),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_MULT_MACRO" *) 
module system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO
   (D,
    dac_data_b,
    Q,
    dac_clk);
  output [15:0]D;
  input [15:0]dac_data_b;
  input [15:0]Q;
  input dac_clk;

  wire [15:0]D;
  wire [15:0]Q;
  wire dac_clk;
  wire [15:0]dac_data_b;
  wire \dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \dsp_v5_1.DSP48_V5_1_n_63 ;
  wire [13:0]\g_loop[0].p1_data_p_i_s ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,dac_data_b[15],dac_data_b,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\dsp_v5_1.DSP48_V5_1_n_60 ,\dsp_v5_1.DSP48_V5_1_n_61 ,\dsp_v5_1.DSP48_V5_1_n_62 ,\dsp_v5_1.DSP48_V5_1_n_63 ,D,\g_loop[0].p1_data_p_i_s ,\NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_MULT_MACRO" *) 
module system_axi_dac_interpolate_0_xil_internal_svlib_MULT_MACRO_5
   (D,
    dac_data_a,
    Q,
    dac_clk);
  output [15:0]D;
  input [15:0]dac_data_a;
  input [15:0]Q;
  input dac_clk;

  wire [15:0]D;
  wire [15:0]Q;
  wire dac_clk;
  wire [15:0]dac_data_a;
  wire \dsp_v5_1.DSP48_V5_1_n_60 ;
  wire \dsp_v5_1.DSP48_V5_1_n_61 ;
  wire \dsp_v5_1.DSP48_V5_1_n_62 ;
  wire \dsp_v5_1.DSP48_V5_1_n_63 ;
  wire [13:0]\g_loop[0].p1_data_p_i_s ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "DSP48E" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_v5_1.DSP48_V5_1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,dac_data_a[15],dac_data_a,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(dac_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [47:43],\dsp_v5_1.DSP48_V5_1_n_60 ,\dsp_v5_1.DSP48_V5_1_n_61 ,\dsp_v5_1.DSP48_V5_1_n_62 ,\dsp_v5_1.DSP48_V5_1_n_63 ,D,\g_loop[0].p1_data_p_i_s ,\NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED [8:0]}),
        .PATTERNBDETECT(\NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
