Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/l_tile_xcvr_fpll_prod.ip --block-symbol-file --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/l_tile_xcvr_fpll_prod --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: l_tile_xcvr_fpll_prod.xcvr_fpll_s10_htile_0: For the selected device(1SM21CHU2F53E2VG), PLL speed grade is 2.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/l_tile_xcvr_fpll_prod.ip --synthesis=VERILOG --output-directory=/usr/share/bittware/520nmx/cots/firmware/bist_top_me3_svn2527_basic/ip/l_tile_xcvr_fpll_prod --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: l_tile_xcvr_fpll_prod.xcvr_fpll_s10_htile_0: For the selected device(1SM21CHU2F53E2VG), PLL speed grade is 2.
Info: l_tile_xcvr_fpll_prod: "Transforming system: l_tile_xcvr_fpll_prod"
Info: l_tile_xcvr_fpll_prod: "Naming system components in system: l_tile_xcvr_fpll_prod"
Info: l_tile_xcvr_fpll_prod: "Processing generation queue"
Info: l_tile_xcvr_fpll_prod: "Generating: l_tile_xcvr_fpll_prod"
Info: l_tile_xcvr_fpll_prod: "Generating: l_tile_xcvr_fpll_prod_altera_xcvr_fpll_s10_htile_1911_paq6zea"
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./altera_std_synchronizer_nocut.v VERILOG PATH ../../../../primitives/altera_std_synchronizer/altera_std_synchronizer_nocut.v
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./s10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/s10_avmm_h.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./altera_xcvr_native_s10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/altera_xcvr_native_s10_functions_h.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_native_anlg_reset_seq.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_s10/source/alt_xcvr_native_anlg_reset_seq.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_rcfg_arb.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_embedded_debug.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../common/alt_xcvr_pll_avmm_csr.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_fpll_s10_htile_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: l_tile_xcvr_fpll_prod: Done "l_tile_xcvr_fpll_prod" with 2 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
