# misc-verilog-cores

A library of useful logic cores (Verilog, and optimised for FPGAs)

## USB Core

Tasks to complete:

1. Timers to return FSM's to idle; e.g., when a transaction response does not arrive

2. Status registers for device statistics

3. Support for multiple Bulk- and Control- endpoints

4. PING protocol
