// clang-format off
//REGCOMP GENERATED CODE. DO NOT EDIT!

#ifndef _TORQ_NSS_REGS_STRUCT_
#define _TORQ_NSS_REGS_STRUCT_

#include <stdint.h>

#pragma pack(push,1)

typedef struct torq_nss_regs_t {
  struct {
    struct {
      uint32_t version:32;
    } VERSION;
    struct {
      uint32_t desc:24;
      uint32_t link_en:1;
      uint32_t __pad_00000039:7;
    } CFG;
    struct {
      uint32_t ien_nss:1;
      uint32_t __pad_00000041:1;
      uint32_t ien_xr:1;
      uint32_t ien_xw:1;
      uint32_t ien_slc0:1;
      uint32_t ien_slc1:1;
      uint32_t __pad_00000046:26;
    } CTRL;
    struct {
      uint32_t nss:1;
      uint32_t __pad_00000061:1;
      uint32_t xr:1;
      uint32_t xw:1;
      uint32_t slc0:1;
      uint32_t slc1:1;
      uint32_t __pad_00000066:26;
    } STATUS;
    struct {
      uint32_t nss:1;
      uint32_t __pad_00000081:1;
      uint32_t xr:1;
      uint32_t xw:1;
      uint32_t slc0:1;
      uint32_t slc1:1;
      uint32_t __pad_00000086:26;
    } START;
    struct {
      uint32_t ien_nss:1;
      uint32_t __pad_000000a1:1;
      uint32_t ien_xr:1;
      uint32_t ien_xw:1;
      uint32_t ien_slc0:1;
      uint32_t ien_slc1:1;
      uint32_t __pad_000000a6:26;
    } CLK_CTRL;
    struct {
      uint32_t ien_nss:1;
      uint32_t __pad_000000c1:1;
      uint32_t ien_xr:1;
      uint32_t ien_xw:1;
      uint32_t ien_slc0:1;
      uint32_t ien_slc1:1;
      uint32_t __pad_000000c6:26;
    } DCG_CTRL;
  } NSS;
  uint32_t __pad_000000e0[57];
  struct {
    struct {
      struct {
        uint32_t aruser:4;
        uint32_t arprot:3;
        uint32_t __pad_00000807:1;
        uint32_t arcache:4;
        uint32_t arqos:4;
        uint32_t mtu:4;
        uint32_t __pad_00000814:12;
        uint32_t strd_div8:21;
        uint32_t __pad_00000835:1;
        uint32_t split_en:1;
        uint32_t pix_size:1;
        uint32_t pad_val1:8;
        uint32_t llen:24;
        uint32_t pad_n:6;
        uint32_t pad_ops:2;
        uint32_t laddr:24;
        uint32_t pad_val0:8;
        uint32_t xlen:24;
        uint32_t __pad_00000898:4;
        uint32_t nd:4;
      } CFG;
      struct {
        struct {
          uint32_t a:32;
        } HEAD;
        struct {
          struct {
            uint32_t n:28;
            uint32_t tag:3;
            uint32_t __pad_000008df:1;
          } DIM_SIZE;
          struct {
            uint32_t s:24;
            uint32_t pad_ops:2;
            uint32_t pad_n:6;
          } DIM_STRIDE;
        } DIMS[3];
      } SRC;
    } DMA_XR;
    struct {
      struct {
        uint32_t awuser:4;
        uint32_t awprot:3;
        uint32_t __pad_00000987:1;
        uint32_t awcache:4;
        uint32_t awqos:4;
        uint32_t mtu:4;
        uint32_t __pad_00000994:3;
        uint32_t pix_size:1;
        uint32_t pad_val1:8;
        uint32_t llen:24;
        uint32_t pad_n:6;
        uint32_t pad_ops:2;
        uint32_t laddr:24;
        uint32_t pad_val0:8;
        uint32_t xlen:24;
        uint32_t __pad_000009f8:4;
        uint32_t nd:4;
      } CFG;
      struct {
        struct {
          uint32_t a:32;
        } HEAD;
        struct {
          struct {
            uint32_t n:28;
            uint32_t tag:3;
            uint32_t __pad_00000a3f:1;
          } DIM_SIZE;
          struct {
            uint32_t s:24;
            uint32_t pad_ops:2;
            uint32_t pad_n:6;
          } DIM_STRIDE;
        } DIMS[3];
      } DST;
    } DMA_XW;
  } DMA;
  uint32_t __pad_00000ae0[41];
  struct {
    struct {
      struct {
        uint32_t desc:24;
        uint32_t link_en:1;
        uint32_t __pad_00001019:7;
      } DE_CFG;
      struct {
        uint32_t desc:24;
        uint32_t w_size:7;
        uint32_t xmask_en:1;
        uint32_t mask_lo:32;
        uint32_t mask_hi:4;
        uint32_t x_init:4;
        uint32_t ypad_max:24;
        uint32_t ypad_min:16;
        uint32_t x_size:16;
        uint32_t xy_mode:1;
        uint32_t simd_size:2;
        uint32_t simd_mode:1;
        uint32_t simd_strd:24;
        uint32_t simd_merge:1;
        uint32_t disabled:1;
        uint32_t ymask_en:1;
        uint32_t __pad_000010bf:1;
        uint32_t w_step:6;
        uint32_t stride:1;
        uint32_t xi_dist:2;
        uint32_t yi_dist:2;
        uint32_t ye_dist:3;
        uint32_t ndss_idx:3;
        uint32_t ndss_size:3;
        uint32_t ndss_idx1:3;
        uint32_t ndss_size1:3;
        uint32_t ignt_id:1;
        uint32_t sync_idx:4;
        uint32_t pix_size:1;
        uint32_t pad_value:16;
        uint32_t __pad_000010f0:16;
      } DE_D_R;
      struct {
        uint32_t desc:24;
        uint32_t w_size:7;
        uint32_t enable:1;
        uint32_t sync_idx:4;
        uint32_t __pad_00001124:28;
      } DE_D_RX;
      struct {
        uint32_t desc:24;
        uint32_t w_size:5;
        uint32_t __pad_0000115d:1;
        uint32_t d_type:2;
        uint32_t d_comp:1;
        uint32_t d_cfmt:4;
        uint32_t __pad_00001165:27;
      } DE_W_R;
      struct {
        uint32_t desc:24;
        uint32_t w_size:5;
        uint32_t __pad_0000119d:1;
        uint32_t disabled:1;
        uint32_t ignt_id:1;
        uint32_t sync_idx:4;
        uint32_t __pad_000011a4:28;
      } DE_B_R;
      struct {
        uint32_t desc:24;
        uint32_t w_size:5;
        uint32_t __pad_000011dd:2;
        uint32_t enable:1;
        uint32_t sync_idx:4;
        uint32_t slv_idx:1;
        uint32_t __pad_000011e5:27;
      } DE_B_RX;
      struct {
        uint32_t desc:24;
        uint32_t w_size:6;
        uint32_t pix_size:1;
        uint32_t fill_en:1;
        uint32_t fill_val:32;
        uint32_t x_size:16;
        uint32_t y_size:16;
        uint32_t xpad_ops:2;
        uint32_t xpad_n:6;
        uint32_t ypad_ops:2;
        uint32_t ypad_n:6;
        uint32_t pad_value:16;
        uint32_t yp_step:24;
        uint32_t secv_en:1;
        uint32_t split_en:1;
        uint32_t split_type:1;
        uint32_t sct_mode:1;
        uint32_t __pad_0000129c:4;
        uint32_t yh_step:18;
        uint32_t __pad_000012b2:2;
        uint32_t ndss_sidx:3;
        uint32_t ndss_idx:3;
        uint32_t ndss_size:4;
        uint32_t __pad_000012be:2;
        uint32_t split_strd:24;
        uint32_t __pad_000012d8:8;
      } DE_Q_W;
      struct {
        uint32_t act_mode:4;
        uint32_t sum_psh:2;
        uint32_t sum_pgrp:2;
        uint32_t func_type:1;
        uint32_t func_size:2;
        uint32_t bbus_byp:1;
        uint32_t a_glb:1;
        uint32_t a_size:1;
        uint32_t b_size:1;
        uint32_t act_sh:6;
        uint32_t rnd_type:2;
        uint32_t clip32_dis:1;
        uint32_t tbl_en:1;
        uint32_t q_size:2;
        uint32_t qclp_ops:2;
        uint32_t nan_mode:1;
        uint32_t pfpp_byp:1;
        uint32_t b_ops:1;
        uint32_t fp8_stype:1;
        uint32_t fp8_sat:1;
        uint32_t sh_mode:2;
        uint32_t __pad_00001304:4;
        uint32_t m_size:24;
        uint32_t qzero_pt:16;
        uint32_t __pad_00001330:16;
        uint32_t glb_scl:32;
        uint32_t qclp_min:32;
        uint32_t qclp_max:32;
      } DE_ACT;
      struct {
        uint32_t ien_dr:1;
        uint32_t ien_wr:1;
        uint32_t ien_br:1;
        uint32_t ien_qw:1;
        uint32_t ien_act:1;
        uint32_t __pad_000013a5:3;
        uint32_t ien_ce0:1;
        uint32_t __pad_000013a9:7;
        uint32_t pri_cfg:1;
        uint32_t pri_dr:1;
        uint32_t pri_wr:1;
        uint32_t pri_br:1;
        uint32_t pri_qw:1;
        uint32_t pri_drx:1;
        uint32_t pri_brx:1;
        uint32_t __pad_000013b7:5;
        uint32_t act_dis:4;
      } CTRL;
      struct {
        uint32_t dr:1;
        uint32_t wr:1;
        uint32_t br:1;
        uint32_t qw:1;
        uint32_t act:1;
        uint32_t __pad_000013c5:3;
        uint32_t ce0:1;
        uint32_t __pad_000013c9:23;
      } STATUS;
      struct {
        uint32_t dr:1;
        uint32_t wr:1;
        uint32_t br:1;
        uint32_t qw:1;
        uint32_t act:1;
        uint32_t __pad_000013e5:3;
        uint32_t ce0:1;
        uint32_t __pad_000013e9:23;
      } START;
    } DE_REGS;
    uint32_t __pad_00001400[32];
    struct {
      struct {
        uint32_t cedw_s_size:2;
        uint32_t cedr_d_size:2;
        uint32_t cedr_d_step:2;
        uint32_t cedr_g_size:2;
        uint32_t cedr_n_size:8;
        uint32_t cedr_s_size:2;
        uint32_t cedr_i_size:2;
        uint32_t cedr_b_size:2;
        uint32_t cepr_n_size:8;
        uint32_t aldw_l_size:2;
        uint32_t aldw_s_size:2;
        uint32_t aldw_d_size:1;
        uint32_t cedr_l_size:2;
        uint32_t cedr_zp_en:1;
        uint32_t __pad_00001826:26;
      } CTRL_C1;
      struct {
        uint32_t cepx_out_en:1;
        uint32_t unsigned_w:4;
        uint32_t unsigned_d:4;
        uint32_t cepx_clr_en:1;
        uint32_t data_format:1;
        uint32_t pre_norm_en:1;
        uint32_t nan_mode:2;
        uint32_t invert_comp:1;
        uint32_t output_idx:1;
        uint32_t cast_bool:1;
        uint32_t cast_int:1;
        uint32_t skip_first:1;
        uint32_t op_mode:4;
        uint32_t __pad_00001857:9;
      } AL_MODE_C1;
      struct {
        uint32_t init_val:32;
      } INIT;
      struct {
        uint32_t pad_value:16;
        uint32_t cewr_zp_val:16;
        uint32_t cedr_done_id:1;
        uint32_t cedw_dis:1;
        uint32_t ceww_dis:2;
        uint32_t knl_l:2;
        uint32_t knl_r:2;
        uint32_t lpad_en:1;
        uint32_t rpad_en:1;
        uint32_t stride:1;
        uint32_t stride_offset:1;
        uint32_t cewr_zp_en:1;
        uint32_t cewr_tgl_lsb:1;
        uint32_t cewr_tgl_msb:1;
        uint32_t w_to_bool:1;
        uint32_t cewr_has_w:1;
        uint32_t __pad_000018b1:15;
      } COMM;
      struct {
        uint32_t cedr_n_size:24;
        uint32_t cedr_i1_size:4;
        uint32_t cedr_i2_size:1;
        uint32_t cedr_i1_break:1;
        uint32_t cedr_s_size:2;
        uint32_t cewr_n_size:24;
        uint32_t cewr_l_size:2;
        uint32_t cewr_s_break:6;
        uint32_t cepw_t_size:24;
        uint32_t ceww_s_size:2;
        uint32_t cewr_g_size:2;
        uint32_t cewr_j_size:2;
        uint32_t cewr_b_size:2;
        uint32_t cepw_n_size:16;
        uint32_t cedr_i_size:2;
        uint32_t cedr_b_size:2;
        uint32_t cedr_s_break0:2;
        uint32_t cedr_s_break1:2;
        uint32_t cedr_l_size:2;
        uint32_t cedr_d_size:2;
        uint32_t cedr_d_step:2;
        uint32_t cedr_g_size:2;
        uint32_t cedw_s_size:2;
        uint32_t aldw_l_size:2;
        uint32_t aldw_s_size:2;
        uint32_t aldw_d_size:1;
        uint32_t cewr_s_size:6;
        uint32_t cewr_d_size:1;
        uint32_t cedr_zp_en:1;
        uint32_t __pad_0000194f:17;
      } CTRL;
      struct {
        uint32_t cepx_out_en:1;
        uint32_t unsigned_w:4;
        uint32_t unsigned_d:4;
        uint32_t cepx_clr_en:1;
        uint32_t data_format:1;
        uint32_t pre_norm_en:1;
        uint32_t nan_mode:2;
        uint32_t invert_comp:1;
        uint32_t output_idx:1;
        uint32_t cast_bool:1;
        uint32_t cast_int:1;
        uint32_t skip_first:1;
        uint32_t op_mode:4;
        uint32_t __pad_00001977:9;
      } AL_MODE;
      struct {
        uint32_t rmp_g_size:2;
        uint32_t rmp_w_size:2;
        uint32_t rmp_b_size:2;
        uint32_t rmp_unsigned:1;
        uint32_t cepr_b_size:2;
        uint32_t cepr_d_size:4;
        uint32_t cepr_s0_size:2;
        uint32_t cepr_s1_size:6;
        uint32_t cepr_d_step:4;
        uint32_t cepr_s1_step:3;
        uint32_t __pad_0000199c:4;
      } AC_P;
      struct {
        uint32_t alu_disable:16;
        uint32_t __pad_000019b0:16;
      } CG_CTRL;
    } CE_REGS;
    uint32_t __pad_000019c0[50];
    struct {
      struct {
        uint32_t base:16;
        uint32_t slope:16;
      } tbl[512];
    } TBL_MEM;
  } SLC0;
  struct {
    struct {
      struct {
        uint32_t desc:24;
        uint32_t link_en:1;
        uint32_t __pad_00006019:7;
      } DE_CFG;
      struct {
        uint32_t desc:24;
        uint32_t w_size:7;
        uint32_t xmask_en:1;
        uint32_t mask_lo:32;
        uint32_t mask_hi:4;
        uint32_t x_init:4;
        uint32_t ypad_max:24;
        uint32_t ypad_min:16;
        uint32_t x_size:16;
        uint32_t xy_mode:1;
        uint32_t simd_size:2;
        uint32_t simd_mode:1;
        uint32_t simd_strd:24;
        uint32_t simd_merge:1;
        uint32_t disabled:1;
        uint32_t ymask_en:1;
        uint32_t __pad_000060bf:1;
        uint32_t w_step:6;
        uint32_t stride:1;
        uint32_t xi_dist:2;
        uint32_t yi_dist:2;
        uint32_t ye_dist:3;
        uint32_t ndss_idx:3;
        uint32_t ndss_size:3;
        uint32_t ndss_idx1:3;
        uint32_t ndss_size1:3;
        uint32_t ignt_id:1;
        uint32_t sync_idx:4;
        uint32_t pix_size:1;
        uint32_t pad_value:16;
        uint32_t __pad_000060f0:16;
      } DE_D_R;
      struct {
        uint32_t desc:24;
        uint32_t w_size:7;
        uint32_t enable:1;
        uint32_t sync_idx:4;
        uint32_t __pad_00006124:28;
      } DE_D_RX;
      struct {
        uint32_t desc:24;
        uint32_t w_size:5;
        uint32_t __pad_0000615d:1;
        uint32_t d_type:2;
        uint32_t d_comp:1;
        uint32_t d_cfmt:4;
        uint32_t __pad_00006165:27;
      } DE_W_R;
      struct {
        uint32_t desc:24;
        uint32_t w_size:5;
        uint32_t __pad_0000619d:1;
        uint32_t disabled:1;
        uint32_t ignt_id:1;
        uint32_t sync_idx:4;
        uint32_t __pad_000061a4:28;
      } DE_B_R;
      struct {
        uint32_t desc:24;
        uint32_t w_size:5;
        uint32_t __pad_000061dd:2;
        uint32_t enable:1;
        uint32_t sync_idx:4;
        uint32_t slv_idx:1;
        uint32_t __pad_000061e5:27;
      } DE_B_RX;
      struct {
        uint32_t desc:24;
        uint32_t w_size:6;
        uint32_t pix_size:1;
        uint32_t fill_en:1;
        uint32_t fill_val:32;
        uint32_t x_size:16;
        uint32_t y_size:16;
        uint32_t xpad_ops:2;
        uint32_t xpad_n:6;
        uint32_t ypad_ops:2;
        uint32_t ypad_n:6;
        uint32_t pad_value:16;
        uint32_t yp_step:24;
        uint32_t secv_en:1;
        uint32_t split_en:1;
        uint32_t split_type:1;
        uint32_t sct_mode:1;
        uint32_t __pad_0000629c:4;
        uint32_t yh_step:18;
        uint32_t __pad_000062b2:2;
        uint32_t ndss_sidx:3;
        uint32_t ndss_idx:3;
        uint32_t ndss_size:4;
        uint32_t __pad_000062be:2;
        uint32_t split_strd:24;
        uint32_t __pad_000062d8:8;
      } DE_Q_W;
      struct {
        uint32_t act_mode:4;
        uint32_t sum_psh:2;
        uint32_t sum_pgrp:2;
        uint32_t func_type:1;
        uint32_t func_size:2;
        uint32_t bbus_byp:1;
        uint32_t a_glb:1;
        uint32_t a_size:1;
        uint32_t b_size:1;
        uint32_t act_sh:6;
        uint32_t rnd_type:2;
        uint32_t clip32_dis:1;
        uint32_t tbl_en:1;
        uint32_t q_size:2;
        uint32_t qclp_ops:2;
        uint32_t nan_mode:1;
        uint32_t pfpp_byp:1;
        uint32_t b_ops:1;
        uint32_t fp8_stype:1;
        uint32_t fp8_sat:1;
        uint32_t sh_mode:2;
        uint32_t __pad_00006304:4;
        uint32_t m_size:24;
        uint32_t qzero_pt:16;
        uint32_t __pad_00006330:16;
        uint32_t glb_scl:32;
        uint32_t qclp_min:32;
        uint32_t qclp_max:32;
      } DE_ACT;
      struct {
        uint32_t ien_dr:1;
        uint32_t ien_wr:1;
        uint32_t ien_br:1;
        uint32_t ien_qw:1;
        uint32_t ien_act:1;
        uint32_t __pad_000063a5:3;
        uint32_t ien_ce0:1;
        uint32_t __pad_000063a9:7;
        uint32_t pri_cfg:1;
        uint32_t pri_dr:1;
        uint32_t pri_wr:1;
        uint32_t pri_br:1;
        uint32_t pri_qw:1;
        uint32_t pri_drx:1;
        uint32_t pri_brx:1;
        uint32_t __pad_000063b7:5;
        uint32_t act_dis:4;
      } CTRL;
      struct {
        uint32_t dr:1;
        uint32_t wr:1;
        uint32_t br:1;
        uint32_t qw:1;
        uint32_t act:1;
        uint32_t __pad_000063c5:3;
        uint32_t ce0:1;
        uint32_t __pad_000063c9:23;
      } STATUS;
      struct {
        uint32_t dr:1;
        uint32_t wr:1;
        uint32_t br:1;
        uint32_t qw:1;
        uint32_t act:1;
        uint32_t __pad_000063e5:3;
        uint32_t ce0:1;
        uint32_t __pad_000063e9:23;
      } START;
    } DE_REGS;
    uint32_t __pad_00006400[32];
    struct {
      struct {
        uint32_t cedw_s_size:2;
        uint32_t cedr_d_size:2;
        uint32_t cedr_d_step:2;
        uint32_t cedr_g_size:2;
        uint32_t cedr_n_size:8;
        uint32_t cedr_s_size:2;
        uint32_t cedr_i_size:2;
        uint32_t cedr_b_size:2;
        uint32_t cepr_n_size:8;
        uint32_t aldw_l_size:2;
        uint32_t aldw_s_size:2;
        uint32_t aldw_d_size:1;
        uint32_t cedr_l_size:2;
        uint32_t cedr_zp_en:1;
        uint32_t __pad_00006826:26;
      } CTRL_C1;
      struct {
        uint32_t cepx_out_en:1;
        uint32_t unsigned_w:4;
        uint32_t unsigned_d:4;
        uint32_t cepx_clr_en:1;
        uint32_t data_format:1;
        uint32_t pre_norm_en:1;
        uint32_t nan_mode:2;
        uint32_t invert_comp:1;
        uint32_t output_idx:1;
        uint32_t cast_bool:1;
        uint32_t cast_int:1;
        uint32_t skip_first:1;
        uint32_t op_mode:4;
        uint32_t __pad_00006857:9;
      } AL_MODE_C1;
      struct {
        uint32_t init_val:32;
      } INIT;
      struct {
        uint32_t pad_value:16;
        uint32_t cewr_zp_val:16;
        uint32_t cedr_done_id:1;
        uint32_t cedw_dis:1;
        uint32_t ceww_dis:2;
        uint32_t knl_l:2;
        uint32_t knl_r:2;
        uint32_t lpad_en:1;
        uint32_t rpad_en:1;
        uint32_t stride:1;
        uint32_t stride_offset:1;
        uint32_t cewr_zp_en:1;
        uint32_t cewr_tgl_lsb:1;
        uint32_t cewr_tgl_msb:1;
        uint32_t w_to_bool:1;
        uint32_t cewr_has_w:1;
        uint32_t __pad_000068b1:15;
      } COMM;
      struct {
        uint32_t cedr_n_size:24;
        uint32_t cedr_i1_size:4;
        uint32_t cedr_i2_size:1;
        uint32_t cedr_i1_break:1;
        uint32_t cedr_s_size:2;
        uint32_t cewr_n_size:24;
        uint32_t cewr_l_size:2;
        uint32_t cewr_s_break:6;
        uint32_t cepw_t_size:24;
        uint32_t ceww_s_size:2;
        uint32_t cewr_g_size:2;
        uint32_t cewr_j_size:2;
        uint32_t cewr_b_size:2;
        uint32_t cepw_n_size:16;
        uint32_t cedr_i_size:2;
        uint32_t cedr_b_size:2;
        uint32_t cedr_s_break0:2;
        uint32_t cedr_s_break1:2;
        uint32_t cedr_l_size:2;
        uint32_t cedr_d_size:2;
        uint32_t cedr_d_step:2;
        uint32_t cedr_g_size:2;
        uint32_t cedw_s_size:2;
        uint32_t aldw_l_size:2;
        uint32_t aldw_s_size:2;
        uint32_t aldw_d_size:1;
        uint32_t cewr_s_size:6;
        uint32_t cewr_d_size:1;
        uint32_t cedr_zp_en:1;
        uint32_t __pad_0000694f:17;
      } CTRL;
      struct {
        uint32_t cepx_out_en:1;
        uint32_t unsigned_w:4;
        uint32_t unsigned_d:4;
        uint32_t cepx_clr_en:1;
        uint32_t data_format:1;
        uint32_t pre_norm_en:1;
        uint32_t nan_mode:2;
        uint32_t invert_comp:1;
        uint32_t output_idx:1;
        uint32_t cast_bool:1;
        uint32_t cast_int:1;
        uint32_t skip_first:1;
        uint32_t op_mode:4;
        uint32_t __pad_00006977:9;
      } AL_MODE;
      struct {
        uint32_t rmp_g_size:2;
        uint32_t rmp_w_size:2;
        uint32_t rmp_b_size:2;
        uint32_t rmp_unsigned:1;
        uint32_t cepr_b_size:2;
        uint32_t cepr_d_size:4;
        uint32_t cepr_s0_size:2;
        uint32_t cepr_s1_size:6;
        uint32_t cepr_d_step:4;
        uint32_t cepr_s1_step:3;
        uint32_t __pad_0000699c:4;
      } AC_P;
      struct {
        uint32_t alu_disable:16;
        uint32_t __pad_000069b0:16;
      } CG_CTRL;
    } CE_REGS;
    uint32_t __pad_000069c0[50];
    struct {
      struct {
        uint32_t base:16;
        uint32_t slope:16;
      } tbl[512];
    } TBL_MEM;
  } SLC1;
} torq_nss_regs_t;

#pragma pack(pop)

#endif

//REGCOMP GENERATED CODE. DO NOT EDIT!

#ifndef _SLC_REGS_STRUCT_
#define _SLC_REGS_STRUCT_

#include <stdint.h>

#pragma pack(push,1)

typedef struct slc_regs_t {
  struct {
    struct {
      uint32_t desc:24;
      uint32_t link_en:1;
      uint32_t __pad_00000019:7;
    } DE_CFG;
    struct {
      uint32_t desc:24;
      uint32_t w_size:7;
      uint32_t xmask_en:1;
      uint32_t mask_lo:32;
      uint32_t mask_hi:4;
      uint32_t x_init:4;
      uint32_t ypad_max:24;
      uint32_t ypad_min:16;
      uint32_t x_size:16;
      uint32_t xy_mode:1;
      uint32_t simd_size:2;
      uint32_t simd_mode:1;
      uint32_t simd_strd:24;
      uint32_t simd_merge:1;
      uint32_t disabled:1;
      uint32_t ymask_en:1;
      uint32_t __pad_000000bf:1;
      uint32_t w_step:6;
      uint32_t stride:1;
      uint32_t xi_dist:2;
      uint32_t yi_dist:2;
      uint32_t ye_dist:3;
      uint32_t ndss_idx:3;
      uint32_t ndss_size:3;
      uint32_t ndss_idx1:3;
      uint32_t ndss_size1:3;
      uint32_t ignt_id:1;
      uint32_t sync_idx:4;
      uint32_t pix_size:1;
      uint32_t pad_value:16;
      uint32_t __pad_000000f0:16;
    } DE_D_R;
    struct {
      uint32_t desc:24;
      uint32_t w_size:7;
      uint32_t enable:1;
      uint32_t sync_idx:4;
      uint32_t __pad_00000124:28;
    } DE_D_RX;
    struct {
      uint32_t desc:24;
      uint32_t w_size:5;
      uint32_t __pad_0000015d:1;
      uint32_t d_type:2;
      uint32_t d_comp:1;
      uint32_t d_cfmt:4;
      uint32_t __pad_00000165:27;
    } DE_W_R;
    struct {
      uint32_t desc:24;
      uint32_t w_size:5;
      uint32_t __pad_0000019d:1;
      uint32_t disabled:1;
      uint32_t ignt_id:1;
      uint32_t sync_idx:4;
      uint32_t __pad_000001a4:28;
    } DE_B_R;
    struct {
      uint32_t desc:24;
      uint32_t w_size:5;
      uint32_t __pad_000001dd:2;
      uint32_t enable:1;
      uint32_t sync_idx:4;
      uint32_t slv_idx:1;
      uint32_t __pad_000001e5:27;
    } DE_B_RX;
    struct {
      uint32_t desc:24;
      uint32_t w_size:6;
      uint32_t pix_size:1;
      uint32_t fill_en:1;
      uint32_t fill_val:32;
      uint32_t x_size:16;
      uint32_t y_size:16;
      uint32_t xpad_ops:2;
      uint32_t xpad_n:6;
      uint32_t ypad_ops:2;
      uint32_t ypad_n:6;
      uint32_t pad_value:16;
      uint32_t yp_step:24;
      uint32_t secv_en:1;
      uint32_t split_en:1;
      uint32_t split_type:1;
      uint32_t sct_mode:1;
      uint32_t __pad_0000029c:4;
      uint32_t yh_step:18;
      uint32_t __pad_000002b2:2;
      uint32_t ndss_sidx:3;
      uint32_t ndss_idx:3;
      uint32_t ndss_size:4;
      uint32_t __pad_000002be:2;
      uint32_t split_strd:24;
      uint32_t __pad_000002d8:8;
    } DE_Q_W;
    struct {
      uint32_t act_mode:4;
      uint32_t sum_psh:2;
      uint32_t sum_pgrp:2;
      uint32_t func_type:1;
      uint32_t func_size:2;
      uint32_t bbus_byp:1;
      uint32_t a_glb:1;
      uint32_t a_size:1;
      uint32_t b_size:1;
      uint32_t act_sh:6;
      uint32_t rnd_type:2;
      uint32_t clip32_dis:1;
      uint32_t tbl_en:1;
      uint32_t q_size:2;
      uint32_t qclp_ops:2;
      uint32_t nan_mode:1;
      uint32_t pfpp_byp:1;
      uint32_t b_ops:1;
      uint32_t fp8_stype:1;
      uint32_t fp8_sat:1;
      uint32_t sh_mode:2;
      uint32_t __pad_00000304:4;
      uint32_t m_size:24;
      uint32_t qzero_pt:16;
      uint32_t __pad_00000330:16;
      uint32_t glb_scl:32;
      uint32_t qclp_min:32;
      uint32_t qclp_max:32;
    } DE_ACT;
    struct {
      uint32_t ien_dr:1;
      uint32_t ien_wr:1;
      uint32_t ien_br:1;
      uint32_t ien_qw:1;
      uint32_t ien_act:1;
      uint32_t __pad_000003a5:3;
      uint32_t ien_ce0:1;
      uint32_t __pad_000003a9:7;
      uint32_t pri_cfg:1;
      uint32_t pri_dr:1;
      uint32_t pri_wr:1;
      uint32_t pri_br:1;
      uint32_t pri_qw:1;
      uint32_t pri_drx:1;
      uint32_t pri_brx:1;
      uint32_t __pad_000003b7:5;
      uint32_t act_dis:4;
    } CTRL;
    struct {
      uint32_t dr:1;
      uint32_t wr:1;
      uint32_t br:1;
      uint32_t qw:1;
      uint32_t act:1;
      uint32_t __pad_000003c5:3;
      uint32_t ce0:1;
      uint32_t __pad_000003c9:23;
    } STATUS;
    struct {
      uint32_t dr:1;
      uint32_t wr:1;
      uint32_t br:1;
      uint32_t qw:1;
      uint32_t act:1;
      uint32_t __pad_000003e5:3;
      uint32_t ce0:1;
      uint32_t __pad_000003e9:23;
    } START;
  } DE_REGS;
  struct {
    struct {
      uint32_t cedw_s_size:2;
      uint32_t cedr_d_size:2;
      uint32_t cedr_d_step:2;
      uint32_t cedr_g_size:2;
      uint32_t cedr_n_size:8;
      uint32_t cedr_s_size:2;
      uint32_t cedr_i_size:2;
      uint32_t cedr_b_size:2;
      uint32_t cepr_n_size:8;
      uint32_t aldw_l_size:2;
      uint32_t aldw_s_size:2;
      uint32_t aldw_d_size:1;
      uint32_t cedr_l_size:2;
      uint32_t cedr_zp_en:1;
      uint32_t __pad_00000426:26;
    } CTRL_C1;
    struct {
      uint32_t cepx_out_en:1;
      uint32_t unsigned_w:4;
      uint32_t unsigned_d:4;
      uint32_t cepx_clr_en:1;
      uint32_t data_format:1;
      uint32_t pre_norm_en:1;
      uint32_t nan_mode:2;
      uint32_t invert_comp:1;
      uint32_t output_idx:1;
      uint32_t cast_bool:1;
      uint32_t cast_int:1;
      uint32_t skip_first:1;
      uint32_t op_mode:4;
      uint32_t __pad_00000457:9;
    } AL_MODE_C1;
    struct {
      uint32_t init_val:32;
    } INIT;
    struct {
      uint32_t pad_value:16;
      uint32_t cewr_zp_val:16;
      uint32_t cedr_done_id:1;
      uint32_t cedw_dis:1;
      uint32_t ceww_dis:2;
      uint32_t knl_l:2;
      uint32_t knl_r:2;
      uint32_t lpad_en:1;
      uint32_t rpad_en:1;
      uint32_t stride:1;
      uint32_t stride_offset:1;
      uint32_t cewr_zp_en:1;
      uint32_t cewr_tgl_lsb:1;
      uint32_t cewr_tgl_msb:1;
      uint32_t w_to_bool:1;
      uint32_t cewr_has_w:1;
      uint32_t __pad_000004b1:15;
    } COMM;
    struct {
      uint32_t cedr_n_size:24;
      uint32_t cedr_i1_size:4;
      uint32_t cedr_i2_size:1;
      uint32_t cedr_i1_break:1;
      uint32_t cedr_s_size:2;
      uint32_t cewr_n_size:24;
      uint32_t cewr_l_size:2;
      uint32_t cewr_s_break:6;
      uint32_t cepw_t_size:24;
      uint32_t ceww_s_size:2;
      uint32_t cewr_g_size:2;
      uint32_t cewr_j_size:2;
      uint32_t cewr_b_size:2;
      uint32_t cepw_n_size:16;
      uint32_t cedr_i_size:2;
      uint32_t cedr_b_size:2;
      uint32_t cedr_s_break0:2;
      uint32_t cedr_s_break1:2;
      uint32_t cedr_l_size:2;
      uint32_t cedr_d_size:2;
      uint32_t cedr_d_step:2;
      uint32_t cedr_g_size:2;
      uint32_t cedw_s_size:2;
      uint32_t aldw_l_size:2;
      uint32_t aldw_s_size:2;
      uint32_t aldw_d_size:1;
      uint32_t cewr_s_size:6;
      uint32_t cewr_d_size:1;
      uint32_t cedr_zp_en:1;
      uint32_t __pad_0000054f:17;
    } CTRL;
    struct {
      uint32_t cepx_out_en:1;
      uint32_t unsigned_w:4;
      uint32_t unsigned_d:4;
      uint32_t cepx_clr_en:1;
      uint32_t data_format:1;
      uint32_t pre_norm_en:1;
      uint32_t nan_mode:2;
      uint32_t invert_comp:1;
      uint32_t output_idx:1;
      uint32_t cast_bool:1;
      uint32_t cast_int:1;
      uint32_t skip_first:1;
      uint32_t op_mode:4;
      uint32_t __pad_00000577:9;
    } AL_MODE;
    struct {
      uint32_t rmp_g_size:2;
      uint32_t rmp_w_size:2;
      uint32_t rmp_b_size:2;
      uint32_t rmp_unsigned:1;
      uint32_t cepr_b_size:2;
      uint32_t cepr_d_size:4;
      uint32_t cepr_s0_size:2;
      uint32_t cepr_s1_size:6;
      uint32_t cepr_d_step:4;
      uint32_t cepr_s1_step:3;
      uint32_t __pad_0000059c:4;
    } AC_P;
    struct {
      uint32_t alu_disable:16;
      uint32_t __pad_000005b0:16;
    } CG_CTRL;
  } CE_REGS;
  uint32_t __pad_000005c0[82];
  struct {
    struct {
      uint32_t base:16;
      uint32_t slope:16;
    } tbl[512];
  } TBL_MEM;
} slc_regs_t;

#pragma pack(pop)

#endif

//REGCOMP GENERATED CODE. DO NOT EDIT!

#ifndef _DE_REGS_STRUCT_
#define _DE_REGS_STRUCT_

#include <stdint.h>

#pragma pack(push,1)

typedef struct de_regs_t {
  struct {
    uint32_t desc:24;
    uint32_t link_en:1;
    uint32_t __pad_00000019:7;
  } DE_CFG;
  struct {
    uint32_t desc:24;
    uint32_t w_size:7;
    uint32_t xmask_en:1;
    uint32_t mask_lo:32;
    uint32_t mask_hi:4;
    uint32_t x_init:4;
    uint32_t ypad_max:24;
    uint32_t ypad_min:16;
    uint32_t x_size:16;
    uint32_t xy_mode:1;
    uint32_t simd_size:2;
    uint32_t simd_mode:1;
    uint32_t simd_strd:24;
    uint32_t simd_merge:1;
    uint32_t disabled:1;
    uint32_t ymask_en:1;
    uint32_t __pad_000000bf:1;
    uint32_t w_step:6;
    uint32_t stride:1;
    uint32_t xi_dist:2;
    uint32_t yi_dist:2;
    uint32_t ye_dist:3;
    uint32_t ndss_idx:3;
    uint32_t ndss_size:3;
    uint32_t ndss_idx1:3;
    uint32_t ndss_size1:3;
    uint32_t ignt_id:1;
    uint32_t sync_idx:4;
    uint32_t pix_size:1;
    uint32_t pad_value:16;
    uint32_t __pad_000000f0:16;
  } DE_D_R;
  struct {
    uint32_t desc:24;
    uint32_t w_size:7;
    uint32_t enable:1;
    uint32_t sync_idx:4;
    uint32_t __pad_00000124:28;
  } DE_D_RX;
  struct {
    uint32_t desc:24;
    uint32_t w_size:5;
    uint32_t __pad_0000015d:1;
    uint32_t d_type:2;
    uint32_t d_comp:1;
    uint32_t d_cfmt:4;
    uint32_t __pad_00000165:27;
  } DE_W_R;
  struct {
    uint32_t desc:24;
    uint32_t w_size:5;
    uint32_t __pad_0000019d:1;
    uint32_t disabled:1;
    uint32_t ignt_id:1;
    uint32_t sync_idx:4;
    uint32_t __pad_000001a4:28;
  } DE_B_R;
  struct {
    uint32_t desc:24;
    uint32_t w_size:5;
    uint32_t __pad_000001dd:2;
    uint32_t enable:1;
    uint32_t sync_idx:4;
    uint32_t slv_idx:1;
    uint32_t __pad_000001e5:27;
  } DE_B_RX;
  struct {
    uint32_t desc:24;
    uint32_t w_size:6;
    uint32_t pix_size:1;
    uint32_t fill_en:1;
    uint32_t fill_val:32;
    uint32_t x_size:16;
    uint32_t y_size:16;
    uint32_t xpad_ops:2;
    uint32_t xpad_n:6;
    uint32_t ypad_ops:2;
    uint32_t ypad_n:6;
    uint32_t pad_value:16;
    uint32_t yp_step:24;
    uint32_t secv_en:1;
    uint32_t split_en:1;
    uint32_t split_type:1;
    uint32_t sct_mode:1;
    uint32_t __pad_0000029c:4;
    uint32_t yh_step:18;
    uint32_t __pad_000002b2:2;
    uint32_t ndss_sidx:3;
    uint32_t ndss_idx:3;
    uint32_t ndss_size:4;
    uint32_t __pad_000002be:2;
    uint32_t split_strd:24;
    uint32_t __pad_000002d8:8;
  } DE_Q_W;
  struct {
    uint32_t act_mode:4;
    uint32_t sum_psh:2;
    uint32_t sum_pgrp:2;
    uint32_t func_type:1;
    uint32_t func_size:2;
    uint32_t bbus_byp:1;
    uint32_t a_glb:1;
    uint32_t a_size:1;
    uint32_t b_size:1;
    uint32_t act_sh:6;
    uint32_t rnd_type:2;
    uint32_t clip32_dis:1;
    uint32_t tbl_en:1;
    uint32_t q_size:2;
    uint32_t qclp_ops:2;
    uint32_t nan_mode:1;
    uint32_t pfpp_byp:1;
    uint32_t b_ops:1;
    uint32_t fp8_stype:1;
    uint32_t fp8_sat:1;
    uint32_t sh_mode:2;
    uint32_t __pad_00000304:4;
    uint32_t m_size:24;
    uint32_t qzero_pt:16;
    uint32_t __pad_00000330:16;
    uint32_t glb_scl:32;
    uint32_t qclp_min:32;
    uint32_t qclp_max:32;
  } DE_ACT;
  struct {
    uint32_t ien_dr:1;
    uint32_t ien_wr:1;
    uint32_t ien_br:1;
    uint32_t ien_qw:1;
    uint32_t ien_act:1;
    uint32_t __pad_000003a5:3;
    uint32_t ien_ce0:1;
    uint32_t __pad_000003a9:7;
    uint32_t pri_cfg:1;
    uint32_t pri_dr:1;
    uint32_t pri_wr:1;
    uint32_t pri_br:1;
    uint32_t pri_qw:1;
    uint32_t pri_drx:1;
    uint32_t pri_brx:1;
    uint32_t __pad_000003b7:5;
    uint32_t act_dis:4;
  } CTRL;
  struct {
    uint32_t dr:1;
    uint32_t wr:1;
    uint32_t br:1;
    uint32_t qw:1;
    uint32_t act:1;
    uint32_t __pad_000003c5:3;
    uint32_t ce0:1;
    uint32_t __pad_000003c9:23;
  } STATUS;
  struct {
    uint32_t dr:1;
    uint32_t wr:1;
    uint32_t br:1;
    uint32_t qw:1;
    uint32_t act:1;
    uint32_t __pad_000003e5:3;
    uint32_t ce0:1;
    uint32_t __pad_000003e9:23;
  } START;
} de_regs_t;

#pragma pack(pop)

#endif

//REGCOMP GENERATED CODE. DO NOT EDIT!

#ifndef _CE_REGS_STRUCT_
#define _CE_REGS_STRUCT_

#include <stdint.h>

#pragma pack(push,1)

typedef struct ce_regs_t {
  struct {
    uint32_t cedw_s_size:2;
    uint32_t cedr_d_size:2;
    uint32_t cedr_d_step:2;
    uint32_t cedr_g_size:2;
    uint32_t cedr_n_size:8;
    uint32_t cedr_s_size:2;
    uint32_t cedr_i_size:2;
    uint32_t cedr_b_size:2;
    uint32_t cepr_n_size:8;
    uint32_t aldw_l_size:2;
    uint32_t aldw_s_size:2;
    uint32_t aldw_d_size:1;
    uint32_t cedr_l_size:2;
    uint32_t cedr_zp_en:1;
    uint32_t __pad_00000026:26;
  } CTRL_C1;
  struct {
    uint32_t cepx_out_en:1;
    uint32_t unsigned_w:4;
    uint32_t unsigned_d:4;
    uint32_t cepx_clr_en:1;
    uint32_t data_format:1;
    uint32_t pre_norm_en:1;
    uint32_t nan_mode:2;
    uint32_t invert_comp:1;
    uint32_t output_idx:1;
    uint32_t cast_bool:1;
    uint32_t cast_int:1;
    uint32_t skip_first:1;
    uint32_t op_mode:4;
    uint32_t __pad_00000057:9;
  } AL_MODE_C1;
  struct {
    uint32_t init_val:32;
  } INIT;
  struct {
    uint32_t pad_value:16;
    uint32_t cewr_zp_val:16;
    uint32_t cedr_done_id:1;
    uint32_t cedw_dis:1;
    uint32_t ceww_dis:2;
    uint32_t knl_l:2;
    uint32_t knl_r:2;
    uint32_t lpad_en:1;
    uint32_t rpad_en:1;
    uint32_t stride:1;
    uint32_t stride_offset:1;
    uint32_t cewr_zp_en:1;
    uint32_t cewr_tgl_lsb:1;
    uint32_t cewr_tgl_msb:1;
    uint32_t w_to_bool:1;
    uint32_t cewr_has_w:1;
    uint32_t __pad_000000b1:15;
  } COMM;
  struct {
    uint32_t cedr_n_size:24;
    uint32_t cedr_i1_size:4;
    uint32_t cedr_i2_size:1;
    uint32_t cedr_i1_break:1;
    uint32_t cedr_s_size:2;
    uint32_t cewr_n_size:24;
    uint32_t cewr_l_size:2;
    uint32_t cewr_s_break:6;
    uint32_t cepw_t_size:24;
    uint32_t ceww_s_size:2;
    uint32_t cewr_g_size:2;
    uint32_t cewr_j_size:2;
    uint32_t cewr_b_size:2;
    uint32_t cepw_n_size:16;
    uint32_t cedr_i_size:2;
    uint32_t cedr_b_size:2;
    uint32_t cedr_s_break0:2;
    uint32_t cedr_s_break1:2;
    uint32_t cedr_l_size:2;
    uint32_t cedr_d_size:2;
    uint32_t cedr_d_step:2;
    uint32_t cedr_g_size:2;
    uint32_t cedw_s_size:2;
    uint32_t aldw_l_size:2;
    uint32_t aldw_s_size:2;
    uint32_t aldw_d_size:1;
    uint32_t cewr_s_size:6;
    uint32_t cewr_d_size:1;
    uint32_t cedr_zp_en:1;
    uint32_t __pad_0000014f:17;
  } CTRL;
  struct {
    uint32_t cepx_out_en:1;
    uint32_t unsigned_w:4;
    uint32_t unsigned_d:4;
    uint32_t cepx_clr_en:1;
    uint32_t data_format:1;
    uint32_t pre_norm_en:1;
    uint32_t nan_mode:2;
    uint32_t invert_comp:1;
    uint32_t output_idx:1;
    uint32_t cast_bool:1;
    uint32_t cast_int:1;
    uint32_t skip_first:1;
    uint32_t op_mode:4;
    uint32_t __pad_00000177:9;
  } AL_MODE;
  struct {
    uint32_t rmp_g_size:2;
    uint32_t rmp_w_size:2;
    uint32_t rmp_b_size:2;
    uint32_t rmp_unsigned:1;
    uint32_t cepr_b_size:2;
    uint32_t cepr_d_size:4;
    uint32_t cepr_s0_size:2;
    uint32_t cepr_s1_size:6;
    uint32_t cepr_d_step:4;
    uint32_t cepr_s1_step:3;
    uint32_t __pad_0000019c:4;
  } AC_P;
  struct {
    uint32_t alu_disable:16;
    uint32_t __pad_000001b0:16;
  } CG_CTRL;
} ce_regs_t;

#pragma pack(pop)

#endif

//REGCOMP GENERATED CODE. DO NOT EDIT!

#ifndef _DMA_XR_DESC_STRUCT_
#define _DMA_XR_DESC_STRUCT_

#include <stdint.h>

#pragma pack(push,1)

typedef struct dma_xr_desc_t {
  struct {
    uint32_t aruser:4;
    uint32_t arprot:3;
    uint32_t __pad_00000007:1;
    uint32_t arcache:4;
    uint32_t arqos:4;
    uint32_t mtu:4;
    uint32_t __pad_00000014:12;
    uint32_t strd_div8:21;
    uint32_t __pad_00000035:1;
    uint32_t split_en:1;
    uint32_t pix_size:1;
    uint32_t pad_val1:8;
    uint32_t llen:24;
    uint32_t pad_n:6;
    uint32_t pad_ops:2;
    uint32_t laddr:24;
    uint32_t pad_val0:8;
    uint32_t xlen:24;
    uint32_t __pad_00000098:4;
    uint32_t nd:4;
  } CFG;
  struct {
    struct {
      uint32_t a:32;
    } HEAD;
    struct {
      struct {
        uint32_t n:28;
        uint32_t tag:3;
        uint32_t __pad_000000df:1;
      } DIM_SIZE;
      struct {
        uint32_t s:24;
        uint32_t pad_ops:2;
        uint32_t pad_n:6;
      } DIM_STRIDE;
    } DIMS[3];
  } SRC;
} dma_xr_desc_t;

#pragma pack(pop)

#endif

//REGCOMP GENERATED CODE. DO NOT EDIT!

#ifndef _DMA_XW_DESC_STRUCT_
#define _DMA_XW_DESC_STRUCT_

#include <stdint.h>

#pragma pack(push,1)

typedef struct dma_xw_desc_t {
  struct {
    uint32_t awuser:4;
    uint32_t awprot:3;
    uint32_t __pad_00000007:1;
    uint32_t awcache:4;
    uint32_t awqos:4;
    uint32_t mtu:4;
    uint32_t __pad_00000014:3;
    uint32_t pix_size:1;
    uint32_t pad_val1:8;
    uint32_t llen:24;
    uint32_t pad_n:6;
    uint32_t pad_ops:2;
    uint32_t laddr:24;
    uint32_t pad_val0:8;
    uint32_t xlen:24;
    uint32_t __pad_00000078:4;
    uint32_t nd:4;
  } CFG;
  struct {
    struct {
      uint32_t a:32;
    } HEAD;
    struct {
      struct {
        uint32_t n:28;
        uint32_t tag:3;
        uint32_t __pad_000000bf:1;
      } DIM_SIZE;
      struct {
        uint32_t s:24;
        uint32_t pad_ops:2;
        uint32_t pad_n:6;
      } DIM_STRIDE;
    } DIMS[3];
  } DST;
} dma_xw_desc_t;

#pragma pack(pop)

#endif

//REGCOMP GENERATED CODE. DO NOT EDIT!

#ifndef _DMA_XNDA_DESC_STRUCT_
#define _DMA_XNDA_DESC_STRUCT_

#include <stdint.h>

#pragma pack(push,1)

typedef struct dma_xnda_desc_t {
  struct {
    uint32_t a:32;
  } HEAD;
  struct {
    struct {
      uint32_t n:28;
      uint32_t tag:3;
      uint32_t __pad_0000003f:1;
    } DIM_SIZE;
    struct {
      uint32_t s:24;
      uint32_t pad_ops:2;
      uint32_t pad_n:6;
    } DIM_STRIDE;
  } DIMS[3];
} dma_xnda_desc_t;

#pragma pack(pop)

#endif

//REGCOMP GENERATED CODE. DO NOT EDIT!

#ifndef _TORQ_NSS_REGS_CONST_
#define _TORQ_NSS_REGS_CONST_


#define SCL_MODE_A0                      0x00000000
#define SCL_MODE_A1                      0x00000001
#define SCL_MODE_AX                      0x00000002
#define SCL_MODE_A0A1                    0x00000003
#define ACT_FUNC_ACT                     0x00000000
#define ACT_FUNC_ABS                     0x00000001
#define ACT_FUNC_NEG                     0x00000002
#define ACT_FUNC_CLZ                     0x00000003
#define ACT_FUNC_CEIL                    0x00000004
#define ACT_FUNC_FLOOR                   0x00000005
#define ACT_FUNC_CAST                    0x00000006
#define ACT_FUNC_LSL                     0x00000007
#define ACT_FUNC_LSR                     0x00000008
#define ACT_FUNC_ASR                     0x00000009
#define ACT_FUNC_ADD                     0x0000000a
#define ACT_RND_TPOSI                    0x00000000
#define ACT_RND_DBL                      0x00000001
#define ACT_RND_TEVEN                    0x00000002
#define ACT_RND_DIS                      0x00000003
#define CCOMP_FMT_S1                     0x00000000
#define CCOMP_FMT_S2                     0x00000001
#define CCOMP_FMT_S4                     0x00000002
#define CCOMP_FMT_S6                     0x00000003
#define CCOMP_FMT_U1                     0x00000004
#define CCOMP_FMT_U2                     0x00000005
#define CCOMP_FMT_U4                     0x00000006
#define CCOMP_FMT_U6                     0x00000007
#define CCOMP_FMT_NF4                    0x00000008
#define CCOMP_FMT_E2M1                   0x00000009
#define CCOMP_FMT_E4M3                   0x0000000a
#define CCOMP_FMT_E5M2                   0x0000000b
#define CCOMP_FMT_S8                     0x0000000f


#endif

