Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Wed Apr 19 19:34:18 2017
| Host             : brittahlgrim-PC running 64-bit major release  (build 9200)
| Command          : report_power -file ALU_power_routed.rpt -pb ALU_power_summary_routed.pb -rpx ALU_power_routed.rpx
| Design           : ALU
| Device           : xc7a50tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.128 |
| Dynamic (W)              | 0.055 |
| Device Static (W)        | 0.074 |
| Effective TJA (C/W)      | 4.8   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.005 |        3 |       --- |             --- |
| Slice Logic    |     0.005 |      459 |       --- |             --- |
|   LUT as Logic |     0.004 |      297 |     32600 |            0.91 |
|   Register     |    <0.001 |       65 |     65200 |            0.10 |
|   F7/F8 Muxes  |    <0.001 |        3 |     32600 |           <0.01 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       66 |       --- |             --- |
| Signals        |     0.007 |      426 |       --- |             --- |
| I/O            |     0.039 |      105 |       210 |           50.00 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.128 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.017 |      0.010 |
| Vccaux    |       1.800 |     0.016 |       0.003 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.019 |       0.018 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |             2.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| ALU              |     0.055 |
|   arithmetic     |     0.005 |
|     a0           |    <0.001 |
|     a31          |    <0.001 |
|     stage[10].as |    <0.001 |
|     stage[11].as |    <0.001 |
|     stage[12].as |    <0.001 |
|     stage[13].as |    <0.001 |
|     stage[14].as |    <0.001 |
|     stage[15].as |    <0.001 |
|     stage[16].as |    <0.001 |
|     stage[17].as |    <0.001 |
|     stage[18].as |    <0.001 |
|     stage[19].as |    <0.001 |
|     stage[1].as  |    <0.001 |
|     stage[20].as |    <0.001 |
|     stage[21].as |    <0.001 |
|     stage[22].as |    <0.001 |
|     stage[23].as |    <0.001 |
|     stage[24].as |    <0.001 |
|     stage[25].as |    <0.001 |
|     stage[26].as |    <0.001 |
|     stage[27].as |    <0.001 |
|     stage[28].as |    <0.001 |
|     stage[29].as |    <0.001 |
|     stage[2].as  |    <0.001 |
|     stage[30].as |    <0.001 |
|     stage[3].as  |    <0.001 |
|     stage[4].as  |    <0.001 |
|     stage[5].as  |    <0.001 |
|     stage[6].as  |    <0.001 |
|     stage[7].as  |    <0.001 |
|     stage[8].as  |    <0.001 |
|     stage[9].as  |    <0.001 |
+------------------+-----------+


