{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 16 15:43:38 2008 " "Info: Processing started: Sat Feb 16 15:43:38 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off heartbeat_buffer -c heartbeat_buffer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off heartbeat_buffer -c heartbeat_buffer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clock register hb_mem:inst1\|index\[0\]\[6\] register hb_mem:inst1\|r_index\[0\]\[0\] 7.842 ns " "Info: Slack time is 7.842 ns for clock \"clock\" between source register \"hb_mem:inst1\|index\[0\]\[6\]\" and destination register \"hb_mem:inst1\|r_index\[0\]\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "82.25 MHz 12.158 ns " "Info: Fmax is 82.25 MHz (period= 12.158 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.814 ns + Largest register register " "Info: + Largest register to register requirement is 19.814 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.135 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 152 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 152; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 176 -168 0 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.560 ns) 3.135 ns hb_mem:inst1\|r_index\[0\]\[0\] 2 REG LC_X31_Y20_N5 7 " "Info: 2: + IC(1.707 ns) + CELL(0.560 ns) = 3.135 ns; Loc. = LC_X31_Y20_N5; Fanout = 7; REG Node = 'hb_mem:inst1\|r_index\[0\]\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.267 ns" { clock hb_mem:inst1|r_index[0][0] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.55 % ) " "Info: Total cell delay = 1.428 ns ( 45.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.707 ns ( 54.45 % ) " "Info: Total interconnect delay = 1.707 ns ( 54.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.135 ns" { clock hb_mem:inst1|r_index[0][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.135 ns" { clock clock~out0 hb_mem:inst1|r_index[0][0] } { 0.000ns 0.000ns 1.707ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.135 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 152 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 152; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 176 -168 0 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.560 ns) 3.135 ns hb_mem:inst1\|index\[0\]\[6\] 2 REG LC_X34_Y20_N2 7 " "Info: 2: + IC(1.707 ns) + CELL(0.560 ns) = 3.135 ns; Loc. = LC_X34_Y20_N2; Fanout = 7; REG Node = 'hb_mem:inst1\|index\[0\]\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.267 ns" { clock hb_mem:inst1|index[0][6] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.55 % ) " "Info: Total cell delay = 1.428 ns ( 45.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.707 ns ( 54.45 % ) " "Info: Total interconnect delay = 1.707 ns ( 54.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.135 ns" { clock hb_mem:inst1|index[0][6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.135 ns" { clock clock~out0 hb_mem:inst1|index[0][6] } { 0.000ns 0.000ns 1.707ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.135 ns" { clock hb_mem:inst1|r_index[0][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.135 ns" { clock clock~out0 hb_mem:inst1|r_index[0][0] } { 0.000ns 0.000ns 1.707ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.135 ns" { clock hb_mem:inst1|index[0][6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.135 ns" { clock clock~out0 hb_mem:inst1|index[0][6] } { 0.000ns 0.000ns 1.707ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.135 ns" { clock hb_mem:inst1|r_index[0][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.135 ns" { clock clock~out0 hb_mem:inst1|r_index[0][0] } { 0.000ns 0.000ns 1.707ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.135 ns" { clock hb_mem:inst1|index[0][6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.135 ns" { clock clock~out0 hb_mem:inst1|index[0][6] } { 0.000ns 0.000ns 1.707ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.972 ns - Longest register register " "Info: - Longest register to register delay is 11.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hb_mem:inst1\|index\[0\]\[6\] 1 REG LC_X34_Y20_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y20_N2; Fanout = 7; REG Node = 'hb_mem:inst1\|index\[0\]\[6\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { hb_mem:inst1|index[0][6] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.533 ns) 1.890 ns hb_mem:inst1\|Add4~211 2 COMB LC_X35_Y18_N9 6 " "Info: 2: + IC(1.357 ns) + CELL(0.533 ns) = 1.890 ns; Loc. = LC_X35_Y18_N9; Fanout = 6; COMB Node = 'hb_mem:inst1\|Add4~211'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.890 ns" { hb_mem:inst1|index[0][6] hb_mem:inst1|Add4~211 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.493 ns) 2.383 ns hb_mem:inst1\|Add4~198 3 COMB LC_X35_Y17_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.493 ns) = 2.383 ns; Loc. = LC_X35_Y17_N1; Fanout = 3; COMB Node = 'hb_mem:inst1\|Add4~198'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.493 ns" { hb_mem:inst1|Add4~211 hb_mem:inst1|Add4~198 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.586 ns) + CELL(0.451 ns) 3.420 ns hb_mem:inst1\|Add5~274COUT1_304 4 COMB LC_X34_Y17_N1 2 " "Info: 4: + IC(0.586 ns) + CELL(0.451 ns) = 3.420 ns; Loc. = LC_X34_Y17_N1; Fanout = 2; COMB Node = 'hb_mem:inst1\|Add5~274COUT1_304'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.037 ns" { hb_mem:inst1|Add4~198 hb_mem:inst1|Add5~274COUT1_304 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 3.869 ns hb_mem:inst1\|Add5~287 5 COMB LC_X34_Y17_N2 6 " "Info: 5: + IC(0.000 ns) + CELL(0.449 ns) = 3.869 ns; Loc. = LC_X34_Y17_N2; Fanout = 6; COMB Node = 'hb_mem:inst1\|Add5~287'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.449 ns" { hb_mem:inst1|Add5~274COUT1_304 hb_mem:inst1|Add5~287 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.451 ns) 5.486 ns hb_mem:inst1\|Add1~280COUT1_297 6 COMB LC_X34_Y19_N2 2 " "Info: 6: + IC(1.166 ns) + CELL(0.451 ns) = 5.486 ns; Loc. = LC_X34_Y19_N2; Fanout = 2; COMB Node = 'hb_mem:inst1\|Add1~280COUT1_297'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.617 ns" { hb_mem:inst1|Add5~287 hb_mem:inst1|Add1~280COUT1_297 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.449 ns) 5.935 ns hb_mem:inst1\|Add1~281 7 COMB LC_X34_Y19_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.449 ns) = 5.935 ns; Loc. = LC_X34_Y19_N3; Fanout = 1; COMB Node = 'hb_mem:inst1\|Add1~281'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.449 ns" { hb_mem:inst1|Add1~280COUT1_297 hb_mem:inst1|Add1~281 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.459 ns) 7.786 ns hb_mem:inst1\|LessThan1~209 8 COMB LC_X33_Y20_N0 1 " "Info: 8: + IC(1.392 ns) + CELL(0.459 ns) = 7.786 ns; Loc. = LC_X33_Y20_N0; Fanout = 1; COMB Node = 'hb_mem:inst1\|LessThan1~209'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.851 ns" { hb_mem:inst1|Add1~281 hb_mem:inst1|LessThan1~209 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.332 ns) 8.464 ns hb_mem:inst1\|LessThan1~210 9 COMB LC_X33_Y20_N2 2 " "Info: 9: + IC(0.346 ns) + CELL(0.332 ns) = 8.464 ns; Loc. = LC_X33_Y20_N2; Fanout = 2; COMB Node = 'hb_mem:inst1\|LessThan1~210'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.678 ns" { hb_mem:inst1|LessThan1~209 hb_mem:inst1|LessThan1~210 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 8.690 ns hb_mem:inst1\|r_index\[0\]\[11\]~1605 10 COMB LC_X33_Y20_N3 19 " "Info: 10: + IC(0.139 ns) + CELL(0.087 ns) = 8.690 ns; Loc. = LC_X33_Y20_N3; Fanout = 19; COMB Node = 'hb_mem:inst1\|r_index\[0\]\[11\]~1605'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.226 ns" { hb_mem:inst1|LessThan1~210 hb_mem:inst1|r_index[0][11]~1605 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.087 ns) 10.297 ns hb_mem:inst1\|r_index~1630 11 COMB LC_X30_Y22_N2 1 " "Info: 11: + IC(1.520 ns) + CELL(0.087 ns) = 10.297 ns; Loc. = LC_X30_Y22_N2; Fanout = 1; COMB Node = 'hb_mem:inst1\|r_index~1630'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.607 ns" { hb_mem:inst1|r_index[0][11]~1605 hb_mem:inst1|r_index~1630 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.087 ns) 10.523 ns hb_mem:inst1\|r_index~1631 12 COMB LC_X30_Y22_N3 1 " "Info: 12: + IC(0.139 ns) + CELL(0.087 ns) = 10.523 ns; Loc. = LC_X30_Y22_N3; Fanout = 1; COMB Node = 'hb_mem:inst1\|r_index~1631'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.226 ns" { hb_mem:inst1|r_index~1630 hb_mem:inst1|r_index~1631 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.364 ns) 11.972 ns hb_mem:inst1\|r_index\[0\]\[0\] 13 REG LC_X31_Y20_N5 7 " "Info: 13: + IC(1.085 ns) + CELL(0.364 ns) = 11.972 ns; Loc. = LC_X31_Y20_N5; Fanout = 7; REG Node = 'hb_mem:inst1\|r_index\[0\]\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.449 ns" { hb_mem:inst1|r_index~1631 hb_mem:inst1|r_index[0][0] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.242 ns ( 35.43 % ) " "Info: Total cell delay = 4.242 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.730 ns ( 64.57 % ) " "Info: Total interconnect delay = 7.730 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.972 ns" { hb_mem:inst1|index[0][6] hb_mem:inst1|Add4~211 hb_mem:inst1|Add4~198 hb_mem:inst1|Add5~274COUT1_304 hb_mem:inst1|Add5~287 hb_mem:inst1|Add1~280COUT1_297 hb_mem:inst1|Add1~281 hb_mem:inst1|LessThan1~209 hb_mem:inst1|LessThan1~210 hb_mem:inst1|r_index[0][11]~1605 hb_mem:inst1|r_index~1630 hb_mem:inst1|r_index~1631 hb_mem:inst1|r_index[0][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.972 ns" { hb_mem:inst1|index[0][6] hb_mem:inst1|Add4~211 hb_mem:inst1|Add4~198 hb_mem:inst1|Add5~274COUT1_304 hb_mem:inst1|Add5~287 hb_mem:inst1|Add1~280COUT1_297 hb_mem:inst1|Add1~281 hb_mem:inst1|LessThan1~209 hb_mem:inst1|LessThan1~210 hb_mem:inst1|r_index[0][11]~1605 hb_mem:inst1|r_index~1630 hb_mem:inst1|r_index~1631 hb_mem:inst1|r_index[0][0] } { 0.000ns 1.357ns 0.000ns 0.586ns 0.000ns 1.166ns 0.000ns 1.392ns 0.346ns 0.139ns 1.520ns 0.139ns 1.085ns } { 0.000ns 0.533ns 0.493ns 0.451ns 0.449ns 0.451ns 0.449ns 0.459ns 0.332ns 0.087ns 0.087ns 0.087ns 0.364ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.135 ns" { clock hb_mem:inst1|r_index[0][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.135 ns" { clock clock~out0 hb_mem:inst1|r_index[0][0] } { 0.000ns 0.000ns 1.707ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.135 ns" { clock hb_mem:inst1|index[0][6] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.135 ns" { clock clock~out0 hb_mem:inst1|index[0][6] } { 0.000ns 0.000ns 1.707ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.972 ns" { hb_mem:inst1|index[0][6] hb_mem:inst1|Add4~211 hb_mem:inst1|Add4~198 hb_mem:inst1|Add5~274COUT1_304 hb_mem:inst1|Add5~287 hb_mem:inst1|Add1~280COUT1_297 hb_mem:inst1|Add1~281 hb_mem:inst1|LessThan1~209 hb_mem:inst1|LessThan1~210 hb_mem:inst1|r_index[0][11]~1605 hb_mem:inst1|r_index~1630 hb_mem:inst1|r_index~1631 hb_mem:inst1|r_index[0][0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "11.972 ns" { hb_mem:inst1|index[0][6] hb_mem:inst1|Add4~211 hb_mem:inst1|Add4~198 hb_mem:inst1|Add5~274COUT1_304 hb_mem:inst1|Add5~287 hb_mem:inst1|Add1~280COUT1_297 hb_mem:inst1|Add1~281 hb_mem:inst1|LessThan1~209 hb_mem:inst1|LessThan1~210 hb_mem:inst1|r_index[0][11]~1605 hb_mem:inst1|r_index~1630 hb_mem:inst1|r_index~1631 hb_mem:inst1|r_index[0][0] } { 0.000ns 1.357ns 0.000ns 0.586ns 0.000ns 1.166ns 0.000ns 1.392ns 0.346ns 0.139ns 1.520ns 0.139ns 1.085ns } { 0.000ns 0.533ns 0.493ns 0.451ns 0.449ns 0.451ns 0.449ns 0.459ns 0.332ns 0.087ns 0.087ns 0.087ns 0.364ns } } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clock register hb_mem:inst1\|index\[1\]\[12\] register hb_mem:inst1\|index\[0\]\[12\] 730 ps " "Info: Minimum slack time is 730 ps for clock \"clock\" between source register \"hb_mem:inst1\|index\[1\]\[12\]\" and destination register \"hb_mem:inst1\|index\[0\]\[12\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.654 ns + Shortest register register " "Info: + Shortest register to register delay is 0.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hb_mem:inst1\|index\[1\]\[12\] 1 REG LC_X34_Y19_N9 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y19_N9; Fanout = 14; REG Node = 'hb_mem:inst1\|index\[1\]\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { hb_mem:inst1|index[1][12] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.235 ns) 0.654 ns hb_mem:inst1\|index\[0\]\[12\] 2 REG LC_X34_Y19_N8 5 " "Info: 2: + IC(0.419 ns) + CELL(0.235 ns) = 0.654 ns; Loc. = LC_X34_Y19_N8; Fanout = 5; REG Node = 'hb_mem:inst1\|index\[0\]\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.654 ns" { hb_mem:inst1|index[1][12] hb_mem:inst1|index[0][12] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.93 % ) " "Info: Total cell delay = 0.235 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.419 ns ( 64.07 % ) " "Info: Total interconnect delay = 0.419 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.654 ns" { hb_mem:inst1|index[1][12] hb_mem:inst1|index[0][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.654 ns" { hb_mem:inst1|index[1][12] hb_mem:inst1|index[0][12] } { 0.000ns 0.419ns } { 0.000ns 0.235ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clock 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clock\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.253 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 152 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 152; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 176 -168 0 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.560 ns) 3.253 ns hb_mem:inst1\|index\[0\]\[12\] 2 REG LC_X34_Y19_N8 5 " "Info: 2: + IC(1.825 ns) + CELL(0.560 ns) = 3.253 ns; Loc. = LC_X34_Y19_N8; Fanout = 5; REG Node = 'hb_mem:inst1\|index\[0\]\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.385 ns" { clock hb_mem:inst1|index[0][12] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 43.90 % ) " "Info: Total cell delay = 1.428 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 56.10 % ) " "Info: Total interconnect delay = 1.825 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock hb_mem:inst1|index[0][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 hb_mem:inst1|index[0][12] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.253 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.253 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 152 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 152; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 176 -168 0 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.560 ns) 3.253 ns hb_mem:inst1\|index\[1\]\[12\] 2 REG LC_X34_Y19_N9 14 " "Info: 2: + IC(1.825 ns) + CELL(0.560 ns) = 3.253 ns; Loc. = LC_X34_Y19_N9; Fanout = 14; REG Node = 'hb_mem:inst1\|index\[1\]\[12\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.385 ns" { clock hb_mem:inst1|index[1][12] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 43.90 % ) " "Info: Total cell delay = 1.428 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 56.10 % ) " "Info: Total interconnect delay = 1.825 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock hb_mem:inst1|index[1][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 hb_mem:inst1|index[1][12] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock hb_mem:inst1|index[0][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 hb_mem:inst1|index[0][12] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock hb_mem:inst1|index[1][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 hb_mem:inst1|index[1][12] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock hb_mem:inst1|index[0][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 hb_mem:inst1|index[0][12] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock hb_mem:inst1|index[1][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 hb_mem:inst1|index[1][12] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.654 ns" { hb_mem:inst1|index[1][12] hb_mem:inst1|index[0][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "0.654 ns" { hb_mem:inst1|index[1][12] hb_mem:inst1|index[0][12] } { 0.000ns 0.419ns } { 0.000ns 0.235ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock hb_mem:inst1|index[0][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 hb_mem:inst1|index[0][12] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.253 ns" { clock hb_mem:inst1|index[1][12] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.253 ns" { clock clock~out0 hb_mem:inst1|index[1][12] } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "hb_mem:inst1\|r_index\[0\]\[5\] read clock 6.269 ns register " "Info: tsu for register \"hb_mem:inst1\|r_index\[0\]\[5\]\" (data pin = \"read\", clock pin = \"clock\") is 6.269 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.384 ns + Longest pin register " "Info: + Longest pin to register delay is 9.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns read 1 PIN PIN_G11 9 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_G11; Fanout = 9; PIN Node = 'read'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 208 -168 0 224 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.332 ns) 5.856 ns hb_mem:inst1\|r_index\[0\]\[11\]~1606 2 COMB LC_X33_Y22_N3 19 " "Info: 2: + IC(4.383 ns) + CELL(0.332 ns) = 5.856 ns; Loc. = LC_X33_Y22_N3; Fanout = 19; COMB Node = 'hb_mem:inst1\|r_index\[0\]\[11\]~1606'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.715 ns" { read hb_mem:inst1|r_index[0][11]~1606 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.332 ns) 7.494 ns hb_mem:inst1\|r_index\[0\]\[11\]~1607 3 COMB LC_X33_Y20_N4 12 " "Info: 3: + IC(1.306 ns) + CELL(0.332 ns) = 7.494 ns; Loc. = LC_X33_Y20_N4; Fanout = 12; COMB Node = 'hb_mem:inst1\|r_index\[0\]\[11\]~1607'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.638 ns" { hb_mem:inst1|r_index[0][11]~1606 hb_mem:inst1|r_index[0][11]~1607 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.489 ns) 9.384 ns hb_mem:inst1\|r_index\[0\]\[5\] 4 REG LC_X30_Y22_N1 7 " "Info: 4: + IC(1.401 ns) + CELL(0.489 ns) = 9.384 ns; Loc. = LC_X30_Y22_N1; Fanout = 7; REG Node = 'hb_mem:inst1\|r_index\[0\]\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.890 ns" { hb_mem:inst1|r_index[0][11]~1607 hb_mem:inst1|r_index[0][5] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.294 ns ( 24.45 % ) " "Info: Total cell delay = 2.294 ns ( 24.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.090 ns ( 75.55 % ) " "Info: Total interconnect delay = 7.090 ns ( 75.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.384 ns" { read hb_mem:inst1|r_index[0][11]~1606 hb_mem:inst1|r_index[0][11]~1607 hb_mem:inst1|r_index[0][5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.384 ns" { read read~out0 hb_mem:inst1|r_index[0][11]~1606 hb_mem:inst1|r_index[0][11]~1607 hb_mem:inst1|r_index[0][5] } { 0.000ns 0.000ns 4.383ns 1.306ns 1.401ns } { 0.000ns 1.141ns 0.332ns 0.332ns 0.489ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.125 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 152 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 152; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 176 -168 0 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.560 ns) 3.125 ns hb_mem:inst1\|r_index\[0\]\[5\] 2 REG LC_X30_Y22_N1 7 " "Info: 2: + IC(1.697 ns) + CELL(0.560 ns) = 3.125 ns; Loc. = LC_X30_Y22_N1; Fanout = 7; REG Node = 'hb_mem:inst1\|r_index\[0\]\[5\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.257 ns" { clock hb_mem:inst1|r_index[0][5] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.70 % ) " "Info: Total cell delay = 1.428 ns ( 45.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.697 ns ( 54.30 % ) " "Info: Total interconnect delay = 1.697 ns ( 54.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst1|r_index[0][5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst1|r_index[0][5] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.384 ns" { read hb_mem:inst1|r_index[0][11]~1606 hb_mem:inst1|r_index[0][11]~1607 hb_mem:inst1|r_index[0][5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.384 ns" { read read~out0 hb_mem:inst1|r_index[0][11]~1606 hb_mem:inst1|r_index[0][11]~1607 hb_mem:inst1|r_index[0][5] } { 0.000ns 0.000ns 4.383ns 1.306ns 1.401ns } { 0.000ns 1.141ns 0.332ns 0.332ns 0.489ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.125 ns" { clock hb_mem:inst1|r_index[0][5] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.125 ns" { clock clock~out0 hb_mem:inst1|r_index[0][5] } { 0.000ns 0.000ns 1.697ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock done hb_mem:inst1\|r_index\[0\]\[10\] 12.567 ns register " "Info: tco from clock \"clock\" to destination pin \"done\" through register \"hb_mem:inst1\|r_index\[0\]\[10\]\" is 12.567 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.129 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 152 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 152; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 176 -168 0 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.701 ns) + CELL(0.560 ns) 3.129 ns hb_mem:inst1\|r_index\[0\]\[10\] 2 REG LC_X30_Y21_N8 7 " "Info: 2: + IC(1.701 ns) + CELL(0.560 ns) = 3.129 ns; Loc. = LC_X30_Y21_N8; Fanout = 7; REG Node = 'hb_mem:inst1\|r_index\[0\]\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.261 ns" { clock hb_mem:inst1|r_index[0][10] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.428 ns ( 45.64 % ) " "Info: Total cell delay = 1.428 ns ( 45.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.701 ns ( 54.36 % ) " "Info: Total interconnect delay = 1.701 ns ( 54.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.129 ns" { clock hb_mem:inst1|r_index[0][10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.129 ns" { clock clock~out0 hb_mem:inst1|r_index[0][10] } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.868ns 0.560ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.262 ns + Longest register pin " "Info: + Longest register to pin delay is 9.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hb_mem:inst1\|r_index\[0\]\[10\] 1 REG LC_X30_Y21_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y21_N8; Fanout = 7; REG Node = 'hb_mem:inst1\|r_index\[0\]\[10\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { hb_mem:inst1|r_index[0][10] } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(0.213 ns) 1.792 ns hb_mem:inst1\|Equal1~144 2 COMB LC_X35_Y23_N9 1 " "Info: 2: + IC(1.579 ns) + CELL(0.213 ns) = 1.792 ns; Loc. = LC_X35_Y23_N9; Fanout = 1; COMB Node = 'hb_mem:inst1\|Equal1~144'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.792 ns" { hb_mem:inst1|r_index[0][10] hb_mem:inst1|Equal1~144 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.213 ns) 3.373 ns hb_mem:inst1\|Equal1~145 3 COMB LC_X33_Y22_N7 1 " "Info: 3: + IC(1.368 ns) + CELL(0.213 ns) = 3.373 ns; Loc. = LC_X33_Y22_N7; Fanout = 1; COMB Node = 'hb_mem:inst1\|Equal1~145'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.581 ns" { hb_mem:inst1|Equal1~144 hb_mem:inst1|Equal1~145 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.459 ns) 4.185 ns hb_mem:inst1\|Equal1~151 4 COMB LC_X33_Y22_N2 6 " "Info: 4: + IC(0.353 ns) + CELL(0.459 ns) = 4.185 ns; Loc. = LC_X33_Y22_N2; Fanout = 6; COMB Node = 'hb_mem:inst1\|Equal1~151'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.812 ns" { hb_mem:inst1|Equal1~145 hb_mem:inst1|Equal1~151 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.459 ns) 5.032 ns hb_mem:inst1\|done~10 5 COMB LC_X33_Y22_N6 1 " "Info: 5: + IC(0.388 ns) + CELL(0.459 ns) = 5.032 ns; Loc. = LC_X33_Y22_N6; Fanout = 1; COMB Node = 'hb_mem:inst1\|done~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.847 ns" { hb_mem:inst1|Equal1~151 hb_mem:inst1|done~10 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(2.504 ns) 9.262 ns done 6 PIN PIN_J12 0 " "Info: 6: + IC(1.726 ns) + CELL(2.504 ns) = 9.262 ns; Loc. = PIN_J12; Fanout = 0; PIN Node = 'done'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.230 ns" { hb_mem:inst1|done~10 done } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 320 448 624 336 "done" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.848 ns ( 41.55 % ) " "Info: Total cell delay = 3.848 ns ( 41.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.414 ns ( 58.45 % ) " "Info: Total interconnect delay = 5.414 ns ( 58.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.262 ns" { hb_mem:inst1|r_index[0][10] hb_mem:inst1|Equal1~144 hb_mem:inst1|Equal1~145 hb_mem:inst1|Equal1~151 hb_mem:inst1|done~10 done } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.262 ns" { hb_mem:inst1|r_index[0][10] hb_mem:inst1|Equal1~144 hb_mem:inst1|Equal1~145 hb_mem:inst1|Equal1~151 hb_mem:inst1|done~10 done } { 0.000ns 1.579ns 1.368ns 0.353ns 0.388ns 1.726ns } { 0.000ns 0.213ns 0.213ns 0.459ns 0.459ns 2.504ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.129 ns" { clock hb_mem:inst1|r_index[0][10] } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.129 ns" { clock clock~out0 hb_mem:inst1|r_index[0][10] } { 0.000ns 0.000ns 1.701ns } { 0.000ns 0.868ns 0.560ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.262 ns" { hb_mem:inst1|r_index[0][10] hb_mem:inst1|Equal1~144 hb_mem:inst1|Equal1~145 hb_mem:inst1|Equal1~151 hb_mem:inst1|done~10 done } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.262 ns" { hb_mem:inst1|r_index[0][10] hb_mem:inst1|Equal1~144 hb_mem:inst1|Equal1~145 hb_mem:inst1|Equal1~151 hb_mem:inst1|done~10 done } { 0.000ns 1.579ns 1.368ns 0.353ns 0.388ns 1.726ns } { 0.000ns 0.213ns 0.213ns 0.459ns 0.459ns 2.504ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "read done 9.848 ns Longest " "Info: Longest tpd from source pin \"read\" to destination pin \"done\" is 9.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns read 1 PIN PIN_G11 9 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_G11; Fanout = 9; PIN Node = 'read'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 208 -168 0 224 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.390 ns) + CELL(0.087 ns) 5.618 ns hb_mem:inst1\|done~10 2 COMB LC_X33_Y22_N6 1 " "Info: 2: + IC(4.390 ns) + CELL(0.087 ns) = 5.618 ns; Loc. = LC_X33_Y22_N6; Fanout = 1; COMB Node = 'hb_mem:inst1\|done~10'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.477 ns" { read hb_mem:inst1|done~10 } "NODE_NAME" } } { "hb_mem.v" "" { Text "K:/ece480/verilog/heartbeat_buffer/hb_mem.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.726 ns) + CELL(2.504 ns) 9.848 ns done 3 PIN PIN_J12 0 " "Info: 3: + IC(1.726 ns) + CELL(2.504 ns) = 9.848 ns; Loc. = PIN_J12; Fanout = 0; PIN Node = 'done'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.230 ns" { hb_mem:inst1|done~10 done } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 320 448 624 336 "done" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.732 ns ( 37.90 % ) " "Info: Total cell delay = 3.732 ns ( 37.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.116 ns ( 62.10 % ) " "Info: Total interconnect delay = 6.116 ns ( 62.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "9.848 ns" { read hb_mem:inst1|done~10 done } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "9.848 ns" { read read~out0 hb_mem:inst1|done~10 done } { 0.000ns 0.000ns 4.390ns 1.726ns } { 0.000ns 1.141ns 0.087ns 2.504ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_jtk1:auto_generated\|ram_block1a15~porta_datain_reg15 heartbeat\[0\] clock -2.174 ns memory " "Info: th for memory \"lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_jtk1:auto_generated\|ram_block1a15~porta_datain_reg15\" (data pin = \"heartbeat\[0\]\", clock pin = \"clock\") is -2.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.382 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 3.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.868 ns) 0.868 ns clock 1 CLK PIN_R25 152 " "Info: 1: + IC(0.000 ns) + CELL(0.868 ns) = 0.868 ns; Loc. = PIN_R25; Fanout = 152; CLK Node = 'clock'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 176 -168 0 192 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.711 ns) 3.382 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_jtk1:auto_generated\|ram_block1a15~porta_datain_reg15 2 MEM MRAM_X20_Y7 1 " "Info: 2: + IC(1.803 ns) + CELL(0.711 ns) = 3.382 ns; Loc. = MRAM_X20_Y7; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_jtk1:auto_generated\|ram_block1a15~porta_datain_reg15'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.514 ns" { clock lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } "NODE_NAME" } } { "db/altsyncram_jtk1.tdf" "" { Text "K:/ece480/verilog/heartbeat_buffer/db/altsyncram_jtk1.tdf" 511 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 46.69 % ) " "Info: Total cell delay = 1.579 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.803 ns ( 53.31 % ) " "Info: Total interconnect delay = 1.803 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.382 ns" { clock lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.382 ns" { clock clock~out0 lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } { 0.000ns 0.000ns 1.803ns } { 0.000ns 0.868ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.020 ns + " "Info: + Micro hold delay of destination is 0.020 ns" {  } { { "db/altsyncram_jtk1.tdf" "" { Text "K:/ece480/verilog/heartbeat_buffer/db/altsyncram_jtk1.tdf" 511 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.576 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns heartbeat\[0\] 1 PIN PIN_AC17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_AC17; Fanout = 1; PIN Node = 'heartbeat\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { heartbeat[0] } "NODE_NAME" } } { "top.bdf" "" { Schematic "K:/ece480/verilog/heartbeat_buffer/top.bdf" { { 240 -168 0 256 "heartbeat\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.250 ns) + CELL(0.306 ns) 5.576 ns lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_jtk1:auto_generated\|ram_block1a15~porta_datain_reg15 2 MEM MRAM_X20_Y7 1 " "Info: 2: + IC(4.250 ns) + CELL(0.306 ns) = 5.576 ns; Loc. = MRAM_X20_Y7; Fanout = 1; MEM Node = 'lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_jtk1:auto_generated\|ram_block1a15~porta_datain_reg15'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.556 ns" { heartbeat[0] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } "NODE_NAME" } } { "db/altsyncram_jtk1.tdf" "" { Text "K:/ece480/verilog/heartbeat_buffer/db/altsyncram_jtk1.tdf" 511 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.326 ns ( 23.78 % ) " "Info: Total cell delay = 1.326 ns ( 23.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.250 ns ( 76.22 % ) " "Info: Total interconnect delay = 4.250 ns ( 76.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.576 ns" { heartbeat[0] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.576 ns" { heartbeat[0] heartbeat[0]~out0 lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } { 0.000ns 0.000ns 4.250ns } { 0.000ns 1.020ns 0.306ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.382 ns" { clock lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "3.382 ns" { clock clock~out0 lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } { 0.000ns 0.000ns 1.803ns } { 0.000ns 0.868ns 0.711ns } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.576 ns" { heartbeat[0] lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } "NODE_NAME" } } { "c:/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus60/win/Technology_Viewer.qrui" "5.576 ns" { heartbeat[0] heartbeat[0]~out0 lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_jtk1:auto_generated|ram_block1a15~porta_datain_reg15 } { 0.000ns 0.000ns 4.250ns } { 0.000ns 1.020ns 0.306ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET" "" "Info: All timing requirements were met. See Report window for more details." {  } {  } 0 0 "All timing requirements were met. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 16 15:43:40 2008 " "Info: Processing ended: Sat Feb 16 15:43:40 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
