Analysis & Synthesis report for pipeline
Sun May 11 13:08:46 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for regfile:RF|altsyncram:regfile_mem_rtl_0|altsyncram_22h1:auto_generated
 16. Source assignments for regfile:RF|altsyncram:regfile_mem_rtl_1|altsyncram_22h1:auto_generated
 17. Source assignments for lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0|altsyncram_r1h1:auto_generated
 18. Source assignments for lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1|altsyncram_2hi1:auto_generated
 19. Parameter Settings for User Entity Instance: pipeline_register:z_if_pc_reg
 20. Parameter Settings for User Entity Instance: pipeline_register:if_id_pc_reg
 21. Parameter Settings for User Entity Instance: pipeline_register:if_id_instr_reg
 22. Parameter Settings for User Entity Instance: pipeline_register:id_ex_pc_reg
 23. Parameter Settings for User Entity Instance: pipeline_register:id_ex_insn_vld_reg
 24. Parameter Settings for User Entity Instance: pipeline_register:id_ex_imm_reg
 25. Parameter Settings for User Entity Instance: pipeline_register:id_ex_rs1_reg
 26. Parameter Settings for User Entity Instance: pipeline_register:id_ex_rs2_reg
 27. Parameter Settings for User Entity Instance: pipeline_register:id_ex_rs1_addr_reg
 28. Parameter Settings for User Entity Instance: pipeline_register:id_ex_rs2_addr_reg
 29. Parameter Settings for User Entity Instance: pipeline_register:id_ex_pc_sel_reg
 30. Parameter Settings for User Entity Instance: pipeline_register:id_ex_br_un_reg
 31. Parameter Settings for User Entity Instance: pipeline_register:id_ex_opa_sel_reg
 32. Parameter Settings for User Entity Instance: pipeline_register:id_ex_opb_sel_reg
 33. Parameter Settings for User Entity Instance: pipeline_register:id_ex_alu_op_reg
 34. Parameter Settings for User Entity Instance: pipeline_register:id_ex_branch_cmd_reg
 35. Parameter Settings for User Entity Instance: pipeline_register:id_ex_branch_type_reg
 36. Parameter Settings for User Entity Instance: pipeline_register:id_ex_mem_wren_reg
 37. Parameter Settings for User Entity Instance: pipeline_register:id_ex_lsu_op_reg
 38. Parameter Settings for User Entity Instance: pipeline_register:id_ex_ld_un_reg
 39. Parameter Settings for User Entity Instance: pipeline_register:id_ex_wb_sel_reg
 40. Parameter Settings for User Entity Instance: pipeline_register:id_ex_rd_wren_reg
 41. Parameter Settings for User Entity Instance: pipeline_register:id_ex_wb_addr_reg
 42. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_pc_reg
 43. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_insn_vld_reg
 44. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_ctrl_reg
 45. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_mispred_reg
 46. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_pc_four_reg
 47. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_alu_data_reg
 48. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_rs2_reg
 49. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_mem_wren_reg
 50. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_lsu_op_reg
 51. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_ld_un_reg
 52. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_branch_taken_reg
 53. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_is_read_reg
 54. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_wb_sel_reg
 55. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_rd_wren_reg
 56. Parameter Settings for User Entity Instance: pipeline_register:ex_mem_wb_addr_reg
 57. Parameter Settings for User Entity Instance: lsu:LS|bram:bramm
 58. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_pc_reg
 59. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_insn_vld_reg
 60. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_ctrl_reg
 61. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_mispred_reg
 62. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_mem_read_reg
 63. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_alu_pc_reg
 64. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_wb_sel_reg
 65. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_rd_wren_reg
 66. Parameter Settings for User Entity Instance: pipeline_register:mem_wb_wb_addr_reg
 67. Parameter Settings for User Entity Instance: pipeline_register:wb_temp_rd_wren_reg
 68. Parameter Settings for User Entity Instance: pipeline_register:wb_temp_wb_addr_reg
 69. Parameter Settings for User Entity Instance: pipeline_register:wb_temp_wb_data_reg
 70. Parameter Settings for Inferred Entity Instance: regfile:RF|altsyncram:regfile_mem_rtl_0
 71. Parameter Settings for Inferred Entity Instance: regfile:RF|altsyncram:regfile_mem_rtl_1
 72. Parameter Settings for Inferred Entity Instance: lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0
 73. Parameter Settings for Inferred Entity Instance: lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1
 74. altsyncram Parameter Settings by Entity Instance
 75. Port Connectivity Checks: "pipeline_register:wb_temp_wb_data_reg"
 76. Port Connectivity Checks: "pipeline_register:wb_temp_wb_addr_reg"
 77. Port Connectivity Checks: "pipeline_register:wb_temp_rd_wren_reg"
 78. Port Connectivity Checks: "pipeline_register:mem_wb_wb_addr_reg"
 79. Port Connectivity Checks: "pipeline_register:mem_wb_rd_wren_reg"
 80. Port Connectivity Checks: "pipeline_register:mem_wb_wb_sel_reg"
 81. Port Connectivity Checks: "pipeline_register:mem_wb_alu_pc_reg"
 82. Port Connectivity Checks: "pipeline_register:mem_wb_mem_read_reg"
 83. Port Connectivity Checks: "pipeline_register:mem_wb_mispred_reg"
 84. Port Connectivity Checks: "pipeline_register:mem_wb_ctrl_reg"
 85. Port Connectivity Checks: "pipeline_register:mem_wb_insn_vld_reg"
 86. Port Connectivity Checks: "pipeline_register:mem_wb_pc_reg"
 87. Port Connectivity Checks: "pipeline_register:ex_mem_wb_addr_reg"
 88. Port Connectivity Checks: "pipeline_register:ex_mem_rd_wren_reg"
 89. Port Connectivity Checks: "pipeline_register:ex_mem_wb_sel_reg"
 90. Port Connectivity Checks: "pipeline_register:ex_mem_is_read_reg"
 91. Port Connectivity Checks: "pipeline_register:ex_mem_branch_taken_reg"
 92. Port Connectivity Checks: "pipeline_register:ex_mem_ld_un_reg"
 93. Port Connectivity Checks: "pipeline_register:ex_mem_lsu_op_reg"
 94. Port Connectivity Checks: "pipeline_register:ex_mem_mem_wren_reg"
 95. Port Connectivity Checks: "pipeline_register:ex_mem_rs2_reg"
 96. Port Connectivity Checks: "pipeline_register:ex_mem_alu_data_reg"
 97. Port Connectivity Checks: "pipeline_register:ex_mem_pc_four_reg"
 98. Port Connectivity Checks: "pipeline_register:ex_mem_mispred_reg"
 99. Port Connectivity Checks: "pipeline_register:ex_mem_ctrl_reg"
100. Port Connectivity Checks: "pipeline_register:ex_mem_insn_vld_reg"
101. Port Connectivity Checks: "pipeline_register:ex_mem_pc_reg"
102. Port Connectivity Checks: "pipeline_register:z_if_pc_reg"
103. Elapsed Time Per Partition
104. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 11 13:08:46 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; pipeline                                        ;
; Top-level Entity Name              ; pipelined                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,036                                           ;
;     Total combinational functions  ; 2,419                                           ;
;     Dedicated logic registers      ; 1,173                                           ;
; Total registers                    ; 1173                                            ;
; Total pins                         ; 221                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 256,000                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; pipelined          ; pipeline           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                            ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+
; model2/regfile.sv                          ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/regfile.sv                           ;         ;
; model2/pipelined.sv                        ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/pipelined.sv                         ;         ;
; model2/pipeline_register.sv                ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/pipeline_register.sv                 ;         ;
; model2/lsu.sv                              ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/lsu.sv                               ;         ;
; model2/immgen.sv                           ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/immgen.sv                            ;         ;
; model2/hazard_detection.sv                 ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/hazard_detection.sv                  ;         ;
; model2/forwarding_unit.sv                  ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/forwarding_unit.sv                   ;         ;
; model2/control_unit.sv                     ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/control_unit.sv                      ;         ;
; model2/brc.sv                              ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/brc.sv                               ;         ;
; model2/bram.sv                             ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/bram.sv                              ;         ;
; model2/alu.sv                              ; yes             ; User SystemVerilog HDL File                           ; D:/altera/13.0sp1/preoject4/model2/alu.sv                               ;         ;
; model2/rom.mem                             ; yes             ; Auto-Found Unspecified File                           ; D:/altera/13.0sp1/preoject4/model2/rom.mem                              ;         ;
; model2/hex2bcd.mem                         ; yes             ; Auto-Found Unspecified File                           ; D:/altera/13.0sp1/preoject4/model2/hex2bcd.mem                          ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_22h1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/altera/13.0sp1/preoject4/db/altsyncram_22h1.tdf                      ;         ;
; db/pipeline.ram31_regfile_4c9f4da2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif  ;         ;
; db/altsyncram_r1h1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/altera/13.0sp1/preoject4/db/altsyncram_r1h1.tdf                      ;         ;
; db/pipeline.ram0_bram_cbf4fd72.hdl.mif     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/altera/13.0sp1/preoject4/db/pipeline.ram0_bram_cbf4fd72.hdl.mif      ;         ;
; db/altsyncram_2hi1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; D:/altera/13.0sp1/preoject4/db/altsyncram_2hi1.tdf                      ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 3,036  ;
;                                             ;        ;
; Total combinational functions               ; 2419   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1378   ;
;     -- 3 input functions                    ; 774    ;
;     -- <=2 input functions                  ; 267    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 2329   ;
;     -- arithmetic mode                      ; 90     ;
;                                             ;        ;
; Total registers                             ; 1173   ;
;     -- Dedicated logic registers            ; 1173   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 221    ;
; Total memory bits                           ; 256000 ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; i_clk  ;
; Maximum fan-out                             ; 1299   ;
; Total fan-out                               ; 15099  ;
; Average fan-out                             ; 3.83   ;
+---------------------------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
; |pipelined                                   ; 2419 (312)        ; 1173 (0)     ; 256000      ; 0            ; 0       ; 0         ; 221  ; 0            ; |pipelined                                                                         ; work         ;
;    |alu:AL|                                  ; 575 (575)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|alu:AL                                                                  ; work         ;
;    |brc_control:BRC|                         ; 62 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|brc_control:BRC                                                         ; work         ;
;       |brc:branchcompare|                    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|brc_control:BRC|brc:branchcompare                                       ; work         ;
;    |control_unit:CU|                         ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|control_unit:CU                                                         ; work         ;
;    |forwarding_unit:fw|                      ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|forwarding_unit:fw                                                      ; work         ;
;    |hazard_detection:hzd|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|hazard_detection:hzd                                                    ; work         ;
;    |immgen:IG|                               ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|immgen:IG                                                               ; work         ;
;    |lsu:LS|                                  ; 777 (684)         ; 635 (544)    ; 253952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|lsu:LS                                                                  ; work         ;
;       |bram:bramm|                           ; 93 (93)           ; 91 (91)      ; 253952      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|lsu:LS|bram:bramm                                                       ; work         ;
;          |altsyncram:d_mem_rtl_0|            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0                                ; work         ;
;             |altsyncram_r1h1:auto_generated| ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0|altsyncram_r1h1:auto_generated ; work         ;
;          |altsyncram:d_mem_rtl_1|            ; 0 (0)             ; 0 (0)        ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1                                ; work         ;
;             |altsyncram_2hi1:auto_generated| ; 0 (0)             ; 0 (0)        ; 122880      ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1|altsyncram_2hi1:auto_generated ; work         ;
;    |pipeline_register:ex_mem_alu_data_reg|   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_alu_data_reg                                   ; work         ;
;    |pipeline_register:ex_mem_ctrl_reg|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_ctrl_reg                                       ; work         ;
;    |pipeline_register:ex_mem_insn_vld_reg|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_insn_vld_reg                                   ; work         ;
;    |pipeline_register:ex_mem_is_read_reg|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_is_read_reg                                    ; work         ;
;    |pipeline_register:ex_mem_ld_un_reg|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_ld_un_reg                                      ; work         ;
;    |pipeline_register:ex_mem_lsu_op_reg|     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_lsu_op_reg                                     ; work         ;
;    |pipeline_register:ex_mem_mem_wren_reg|   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_mem_wren_reg                                   ; work         ;
;    |pipeline_register:ex_mem_mispred_reg|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_mispred_reg                                    ; work         ;
;    |pipeline_register:ex_mem_pc_four_reg|    ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_pc_four_reg                                    ; work         ;
;    |pipeline_register:ex_mem_pc_reg|         ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_pc_reg                                         ; work         ;
;    |pipeline_register:ex_mem_rd_wren_reg|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_rd_wren_reg                                    ; work         ;
;    |pipeline_register:ex_mem_rs2_reg|        ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_rs2_reg                                        ; work         ;
;    |pipeline_register:ex_mem_wb_addr_reg|    ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_wb_addr_reg                                    ; work         ;
;    |pipeline_register:ex_mem_wb_sel_reg|     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:ex_mem_wb_sel_reg                                     ; work         ;
;    |pipeline_register:id_ex_alu_op_reg|      ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_alu_op_reg                                      ; work         ;
;    |pipeline_register:id_ex_br_un_reg|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_br_un_reg                                       ; work         ;
;    |pipeline_register:id_ex_branch_cmd_reg|  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_branch_cmd_reg                                  ; work         ;
;    |pipeline_register:id_ex_branch_type_reg| ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_branch_type_reg                                 ; work         ;
;    |pipeline_register:id_ex_imm_reg|         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_imm_reg                                         ; work         ;
;    |pipeline_register:id_ex_insn_vld_reg|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_insn_vld_reg                                    ; work         ;
;    |pipeline_register:id_ex_ld_un_reg|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_ld_un_reg                                       ; work         ;
;    |pipeline_register:id_ex_lsu_op_reg|      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_lsu_op_reg                                      ; work         ;
;    |pipeline_register:id_ex_mem_wren_reg|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_mem_wren_reg                                    ; work         ;
;    |pipeline_register:id_ex_opa_sel_reg|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_opa_sel_reg                                     ; work         ;
;    |pipeline_register:id_ex_opb_sel_reg|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_opb_sel_reg                                     ; work         ;
;    |pipeline_register:id_ex_pc_reg|          ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_pc_reg                                          ; work         ;
;    |pipeline_register:id_ex_pc_sel_reg|      ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_pc_sel_reg                                      ; work         ;
;    |pipeline_register:id_ex_rd_wren_reg|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_rd_wren_reg                                     ; work         ;
;    |pipeline_register:id_ex_rs1_addr_reg|    ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_rs1_addr_reg                                    ; work         ;
;    |pipeline_register:id_ex_rs1_reg|         ; 64 (64)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_rs1_reg                                         ; work         ;
;    |pipeline_register:id_ex_rs2_addr_reg|    ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_rs2_addr_reg                                    ; work         ;
;    |pipeline_register:id_ex_rs2_reg|         ; 64 (64)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_rs2_reg                                         ; work         ;
;    |pipeline_register:id_ex_wb_addr_reg|     ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_wb_addr_reg                                     ; work         ;
;    |pipeline_register:id_ex_wb_sel_reg|      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:id_ex_wb_sel_reg                                      ; work         ;
;    |pipeline_register:if_id_instr_reg|       ; 90 (90)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:if_id_instr_reg                                       ; work         ;
;    |pipeline_register:if_id_pc_reg|          ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:if_id_pc_reg                                          ; work         ;
;    |pipeline_register:mem_wb_alu_pc_reg|     ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:mem_wb_alu_pc_reg                                     ; work         ;
;    |pipeline_register:mem_wb_ctrl_reg|       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:mem_wb_ctrl_reg                                       ; work         ;
;    |pipeline_register:mem_wb_insn_vld_reg|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:mem_wb_insn_vld_reg                                   ; work         ;
;    |pipeline_register:mem_wb_mispred_reg|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:mem_wb_mispred_reg                                    ; work         ;
;    |pipeline_register:mem_wb_pc_reg|         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:mem_wb_pc_reg                                         ; work         ;
;    |pipeline_register:mem_wb_rd_wren_reg|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:mem_wb_rd_wren_reg                                    ; work         ;
;    |pipeline_register:mem_wb_wb_addr_reg|    ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:mem_wb_wb_addr_reg                                    ; work         ;
;    |pipeline_register:mem_wb_wb_sel_reg|     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:mem_wb_wb_sel_reg                                     ; work         ;
;    |pipeline_register:wb_temp_rd_wren_reg|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:wb_temp_rd_wren_reg                                   ; work         ;
;    |pipeline_register:wb_temp_wb_addr_reg|   ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:wb_temp_wb_addr_reg                                   ; work         ;
;    |pipeline_register:wb_temp_wb_data_reg|   ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:wb_temp_wb_data_reg                                   ; work         ;
;    |pipeline_register:z_if_pc_reg|           ; 15 (15)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|pipeline_register:z_if_pc_reg                                           ; work         ;
;    |regfile:RF|                              ; 10 (10)           ; 39 (39)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|regfile:RF                                                              ; work         ;
;       |altsyncram:regfile_mem_rtl_0|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|regfile:RF|altsyncram:regfile_mem_rtl_0                                 ; work         ;
;          |altsyncram_22h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|regfile:RF|altsyncram:regfile_mem_rtl_0|altsyncram_22h1:auto_generated  ; work         ;
;       |altsyncram:regfile_mem_rtl_1|         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|regfile:RF|altsyncram:regfile_mem_rtl_1                                 ; work         ;
;          |altsyncram_22h1:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pipelined|regfile:RF|altsyncram:regfile_mem_rtl_1|altsyncram_22h1:auto_generated  ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; Name                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                        ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+
; lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0|altsyncram_r1h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; db/pipeline.ram0_bram_cbf4fd72.hdl.mif     ;
; lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1|altsyncram_2hi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; db/pipeline.ram0_bram_cbf4fd72.hdl.mif     ;
; regfile:RF|altsyncram:regfile_mem_rtl_0|altsyncram_22h1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/pipeline.ram31_regfile_4c9f4da2.hdl.mif ;
; regfile:RF|altsyncram:regfile_mem_rtl_1|altsyncram_22h1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; db/pipeline.ram31_regfile_4c9f4da2.hdl.mif ;
+------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; immgen:IG|o_imm[31]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[30]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[29]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[28]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[27]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[26]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[25]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[24]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[23]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[22]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[21]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[20]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[19]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[18]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[17]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[16]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[15]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[14]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[13]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[12]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[11]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[10]                                 ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[9]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[8]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[7]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[6]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[5]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[4]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[3]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[2]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[1]                                  ; immgen:IG|WideOr0   ; yes                    ;
; immgen:IG|o_imm[0]                                  ; immgen:IG|WideOr0   ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+------------------------------------------------+----------------------------------------------------------------+
; Register name                                  ; Reason for Removal                                             ;
+------------------------------------------------+----------------------------------------------------------------+
; pipeline_register:ex_mem_pc_reg|data_out[1]    ; Merged with pipeline_register:ex_mem_pc_four_reg|data_out[1]   ;
; pipeline_register:ex_mem_pc_reg|data_out[0]    ; Merged with pipeline_register:ex_mem_pc_four_reg|data_out[0]   ;
; lsu:LS|bram:bramm|d_mem~34                     ; Lost fanout                                                    ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[25,26]    ; Lost fanout                                                    ;
; lsu:LS|bram:bramm|d_mem~35                     ; Lost fanout                                                    ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[27,28]    ; Lost fanout                                                    ;
; regfile:RF|regfile_mem~1                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~34                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~2                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~35                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~3                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~36                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~4                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~37                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~5                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~38                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~6                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~39                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~7                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~40                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~8                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~41                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~9                       ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~42                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~10                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~43                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~11                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~44                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~12                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~45                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~13                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~46                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~14                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~47                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~15                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~48                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~16                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~49                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~17                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~50                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~18                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~51                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~19                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~52                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~20                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~53                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~21                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~54                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~22                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~55                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~23                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~56                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~24                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~57                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~25                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~58                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~26                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~59                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~27                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~60                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~28                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~61                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~29                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~62                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~30                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~63                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~31                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~64                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~32                      ; Stuck at GND due to stuck port clock_enable                    ;
; regfile:RF|regfile_mem~65                      ; Stuck at GND due to stuck port clock_enable                    ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[76]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[78]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[78]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[80]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[80]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[82]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[82]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[84]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[84]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[88]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[88]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[40]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[40]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[42]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[42]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[44]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[44]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[46]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[46]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[48]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[48]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[86]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[86]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[50]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[50]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[52]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[52]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[54]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[54]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[30]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[30]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[36]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[36]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[34]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[34]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[32]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[32]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[38]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[38]       ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[74]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[74]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[74]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[74]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[72]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[72]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[72]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[72]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[70]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[70]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[70]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[70]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[68]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[68]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[68]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[68]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[66]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[66]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[66]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[66]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[64]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[64]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[64]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[64]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[62]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[62]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[62]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[62]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[60]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[60]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[60]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[60]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[58]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[58]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[58]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[58]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[56]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[56]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[56]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[56]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[54]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[54]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[54]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[54]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[52]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[52]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[52]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[52]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[50]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[50]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[50]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[50]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[48]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[48]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[48]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[48]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[46]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[46]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[46]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[46]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[44]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[44]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[44]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[44]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[42]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[42]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[42]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[42]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[40]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[40]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[40]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[40]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[38]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[38]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[38]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[38]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[36]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[36]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[36]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[36]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[34]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[34]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[34]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[34]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[32]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[32]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[32]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[32]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[30]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[30]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[30]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[30]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[28]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[28]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[28]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[28]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[26]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[26]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[26]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[26]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[24]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[24]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[24]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[24]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[22]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[22]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[22]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[22]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[20]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[20]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[20]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[20]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[18]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[18]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[18]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[18]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[16]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[16]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[16]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[16]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[14]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[14]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[14]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[14]        ; Merged with regfile:RF|regfile_mem_rtl_1_bypass[12]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[12]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[12]            ;
; regfile:RF|regfile_mem_rtl_0_bypass[12]        ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[88]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[88]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[86]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[86]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[84]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[84]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[82]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[82]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[80]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[80]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[78]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[78]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[76]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[76]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[74]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[74]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[72]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[72]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[70]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[70]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[68]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[68]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[66]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[66]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[64]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[64]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[62]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[62]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[60]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[60]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[58]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[58]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[56]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[56]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[54]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[54]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[52]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[52]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[50]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[50]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[48]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[48]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[46]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[46]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[44]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[44]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[42]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[42]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[40]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[40]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[38]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[38]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[36]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[36]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[34]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[34]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[32]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[32]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[30]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[30]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[28]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[28]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[26]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[26]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[74]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[74]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[72]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[72]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[70]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[70]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[68]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[68]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[66]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[66]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[64]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[64]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[62]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[62]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[60]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[60]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[58]           ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[58]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[56]           ;
; regfile:RF|regfile_mem~0                       ; Merged with lsu:LS|bram:bramm|d_mem~0                          ;
; lsu:LS|bram:bramm|d_mem~0                      ; Merged with regfile:RF|regfile_mem~33                          ;
; regfile:RF|regfile_mem_rtl_0_bypass[2]         ; Merged with pipeline_register:if_id_instr_reg|data_out[15]     ;
; lsu:LS|bram:bramm|d_mem~16                     ; Merged with lsu:LS|bram:bramm|d_mem~49                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[55]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[55]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[0]        ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[0]            ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[1]        ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[1]            ;
; pipeline_register:z_if_pc_reg|data_out[2]      ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[2]            ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[3]        ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[3]            ;
; pipeline_register:z_if_pc_reg|data_out[3]      ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[4]            ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[5]        ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[5]            ;
; pipeline_register:z_if_pc_reg|data_out[4]      ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[6]            ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[7]        ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[7]            ;
; pipeline_register:z_if_pc_reg|data_out[5]      ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[8]            ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[9]        ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[9]            ;
; pipeline_register:z_if_pc_reg|data_out[6]      ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[10]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[11]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[11]           ;
; pipeline_register:z_if_pc_reg|data_out[7]      ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[12]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[13]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[13]           ;
; pipeline_register:z_if_pc_reg|data_out[8]      ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[14]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[15]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[15]           ;
; pipeline_register:z_if_pc_reg|data_out[9]      ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[16]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[17]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[17]           ;
; pipeline_register:z_if_pc_reg|data_out[10]     ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[18]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[19]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[19]           ;
; pipeline_register:z_if_pc_reg|data_out[11]     ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[20]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[21]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[21]           ;
; pipeline_register:z_if_pc_reg|data_out[12]     ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[22]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[23]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[23]           ;
; pipeline_register:z_if_pc_reg|data_out[13]     ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[24]           ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[2]        ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[2]  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[4]        ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[3]  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[6]        ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[4]  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[8]        ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[5]  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[10]       ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[6]  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[12]       ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[7]  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[14]       ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[8]  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[16]       ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[9]  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[18]       ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[10] ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[20]       ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[11] ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[22]       ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[12] ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[24]       ; Merged with pipeline_register:ex_mem_alu_data_reg|data_out[13] ;
; pipeline_register:id_ex_wb_sel_reg|data_out[1] ; Merged with pipeline_register:id_ex_pc_sel_reg|data_out[0]     ;
; regfile:RF|regfile_mem_rtl_0_bypass[4]         ; Merged with pipeline_register:if_id_instr_reg|data_out[16]     ;
; lsu:LS|bram:bramm|d_mem~17                     ; Merged with lsu:LS|bram:bramm|d_mem~50                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[57]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[57]           ;
; regfile:RF|regfile_mem_rtl_0_bypass[6]         ; Merged with pipeline_register:if_id_instr_reg|data_out[17]     ;
; lsu:LS|bram:bramm|d_mem~18                     ; Merged with lsu:LS|bram:bramm|d_mem~51                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[59]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[59]           ;
; regfile:RF|regfile_mem_rtl_0_bypass[8]         ; Merged with pipeline_register:if_id_instr_reg|data_out[18]     ;
; lsu:LS|bram:bramm|d_mem~19                     ; Merged with lsu:LS|bram:bramm|d_mem~52                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[61]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[61]           ;
; regfile:RF|regfile_mem_rtl_0_bypass[10]        ; Merged with pipeline_register:if_id_instr_reg|data_out[19]     ;
; lsu:LS|bram:bramm|d_mem~20                     ; Merged with lsu:LS|bram:bramm|d_mem~53                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[63]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[63]           ;
; regfile:RF|regfile_mem_rtl_1_bypass[2]         ; Merged with pipeline_register:if_id_instr_reg|data_out[20]     ;
; lsu:LS|bram:bramm|d_mem~21                     ; Merged with lsu:LS|bram:bramm|d_mem~54                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[65]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[65]           ;
; regfile:RF|regfile_mem_rtl_1_bypass[4]         ; Merged with pipeline_register:if_id_instr_reg|data_out[21]     ;
; lsu:LS|bram:bramm|d_mem~22                     ; Merged with lsu:LS|bram:bramm|d_mem~55                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[67]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[67]           ;
; regfile:RF|regfile_mem_rtl_1_bypass[6]         ; Merged with pipeline_register:if_id_instr_reg|data_out[22]     ;
; lsu:LS|bram:bramm|d_mem~23                     ; Merged with lsu:LS|bram:bramm|d_mem~56                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[69]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[69]           ;
; regfile:RF|regfile_mem_rtl_1_bypass[8]         ; Merged with pipeline_register:if_id_instr_reg|data_out[23]     ;
; lsu:LS|bram:bramm|d_mem~24                     ; Merged with lsu:LS|bram:bramm|d_mem~57                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[71]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[71]           ;
; regfile:RF|regfile_mem_rtl_1_bypass[10]        ; Merged with pipeline_register:if_id_instr_reg|data_out[24]     ;
; lsu:LS|bram:bramm|d_mem~25                     ; Merged with lsu:LS|bram:bramm|d_mem~58                         ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[73]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_1_bypass[73]           ;
; lsu:LS|bram:bramm|d_mem~36                     ; Merged with lsu:LS|bram:bramm|d_mem~3                          ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[29]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[29]           ;
; lsu:LS|bram:bramm|d_mem~37                     ; Merged with lsu:LS|bram:bramm|d_mem~4                          ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[31]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[31]           ;
; lsu:LS|bram:bramm|d_mem~38                     ; Merged with lsu:LS|bram:bramm|d_mem~5                          ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[33]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[33]           ;
; lsu:LS|bram:bramm|d_mem~39                     ; Merged with lsu:LS|bram:bramm|d_mem~6                          ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[35]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[35]           ;
; lsu:LS|bram:bramm|d_mem~40                     ; Merged with lsu:LS|bram:bramm|d_mem~7                          ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[37]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[37]           ;
; lsu:LS|bram:bramm|d_mem~41                     ; Merged with lsu:LS|bram:bramm|d_mem~8                          ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[39]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[39]           ;
; lsu:LS|bram:bramm|d_mem~42                     ; Merged with lsu:LS|bram:bramm|d_mem~9                          ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[41]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[41]           ;
; lsu:LS|bram:bramm|d_mem~43                     ; Merged with lsu:LS|bram:bramm|d_mem~10                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[43]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[43]           ;
; lsu:LS|bram:bramm|d_mem~44                     ; Merged with lsu:LS|bram:bramm|d_mem~11                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[45]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[45]           ;
; lsu:LS|bram:bramm|d_mem~45                     ; Merged with lsu:LS|bram:bramm|d_mem~12                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[47]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[47]           ;
; lsu:LS|bram:bramm|d_mem~46                     ; Merged with lsu:LS|bram:bramm|d_mem~13                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[49]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[49]           ;
; lsu:LS|bram:bramm|d_mem~47                     ; Merged with lsu:LS|bram:bramm|d_mem~14                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[51]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[51]           ;
; lsu:LS|bram:bramm|d_mem~48                     ; Merged with lsu:LS|bram:bramm|d_mem~15                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[53]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[53]           ;
; lsu:LS|bram:bramm|d_mem~59                     ; Merged with lsu:LS|bram:bramm|d_mem~26                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[75]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[75]           ;
; lsu:LS|bram:bramm|d_mem~60                     ; Merged with lsu:LS|bram:bramm|d_mem~27                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[77]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[77]           ;
; lsu:LS|bram:bramm|d_mem~61                     ; Merged with lsu:LS|bram:bramm|d_mem~28                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[79]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[79]           ;
; lsu:LS|bram:bramm|d_mem~62                     ; Merged with lsu:LS|bram:bramm|d_mem~29                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[81]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[81]           ;
; lsu:LS|bram:bramm|d_mem~63                     ; Merged with lsu:LS|bram:bramm|d_mem~30                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[83]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[83]           ;
; lsu:LS|bram:bramm|d_mem~64                     ; Merged with lsu:LS|bram:bramm|d_mem~31                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[85]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[85]           ;
; lsu:LS|bram:bramm|d_mem~65                     ; Merged with lsu:LS|bram:bramm|d_mem~32                         ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[87]       ; Merged with lsu:LS|bram:bramm|d_mem_rtl_0_bypass[87]           ;
; regfile:RF|regfile_mem_rtl_1_bypass[11]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[11]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[0]         ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[0]             ;
; regfile:RF|regfile_mem_rtl_1_bypass[1]         ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[1]             ;
; regfile:RF|regfile_mem_rtl_1_bypass[3]         ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[3]             ;
; regfile:RF|regfile_mem_rtl_1_bypass[5]         ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[5]             ;
; regfile:RF|regfile_mem_rtl_1_bypass[7]         ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[7]             ;
; regfile:RF|regfile_mem_rtl_1_bypass[9]         ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[9]             ;
; regfile:RF|regfile_mem_rtl_1_bypass[13]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[13]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[15]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[15]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[17]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[17]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[19]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[19]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[21]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[21]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[23]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[23]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[25]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[25]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[27]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[27]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[29]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[29]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[31]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[31]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[33]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[33]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[35]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[35]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[37]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[37]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[39]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[39]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[41]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[41]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[43]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[43]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[45]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[45]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[47]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[47]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[49]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[49]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[51]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[51]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[53]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[53]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[55]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[55]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[57]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[57]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[59]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[59]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[61]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[61]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[63]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[63]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[65]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[65]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[67]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[67]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[69]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[69]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[71]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[71]            ;
; regfile:RF|regfile_mem_rtl_1_bypass[73]        ; Merged with regfile:RF|regfile_mem_rtl_0_bypass[73]            ;
; Total Number of Removed Registers = 345        ;                                                                ;
+------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1173  ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 174   ;
; Number of registers using Asynchronous Clear ; 545   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 738   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; pipeline_register:mem_wb_rd_wren_reg|data_out[0]  ; 4       ;
; pipeline_register:wb_temp_rd_wren_reg|data_out[0] ; 2       ;
; pipeline_register:mem_wb_wb_sel_reg|data_out[0]   ; 32      ;
; pipeline_register:id_ex_opb_sel_reg|data_out[0]   ; 91      ;
; pipeline_register:id_ex_imm_reg|data_out[1]       ; 2       ;
; pipeline_register:id_ex_imm_reg|data_out[0]       ; 2       ;
; pipeline_register:id_ex_wb_sel_reg|data_out[0]    ; 2       ;
; pipeline_register:id_ex_rd_wren_reg|data_out[0]   ; 1       ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[56]          ; 4       ;
; pipeline_register:ex_mem_wb_sel_reg|data_out[0]   ; 1       ;
; lsu:LS|bram:bramm|d_mem~2                         ; 1       ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[27]          ; 1       ;
; lsu:LS|bram:bramm|d_mem~1                         ; 1       ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[25]          ; 1       ;
; lsu:LS|bram:bramm|d_mem~5                         ; 2       ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[33]          ; 2       ;
; Total number of inverted registers = 16           ;         ;
+---------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                               ;
+------------------------------------------+-------------------------------+
; Register Name                            ; RAM Name                      ;
+------------------------------------------+-------------------------------+
; regfile:RF|regfile_mem_rtl_0_bypass[0]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[1]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[2]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[3]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[4]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[5]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[6]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[7]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[8]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[9]   ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[10]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[11]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[12]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[13]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[14]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[15]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[16]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[17]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[18]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[19]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[20]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[21]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[22]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[23]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[24]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[25]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[26]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[27]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[28]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[29]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[30]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[31]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[32]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[33]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[34]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[35]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[36]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[37]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[38]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[39]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[40]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[41]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[42]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[43]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[44]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[45]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[46]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[47]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[48]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[49]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[50]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[51]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[52]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[53]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[54]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[55]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[56]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[57]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[58]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[59]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[60]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[61]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[62]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[63]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[64]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[65]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[66]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[67]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[68]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[69]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[70]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[71]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[72]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[73]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_0_bypass[74]  ; regfile:RF|regfile_mem_rtl_0  ;
; regfile:RF|regfile_mem_rtl_1_bypass[0]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[1]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[2]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[3]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[4]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[5]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[6]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[7]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[8]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[9]   ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[10]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[11]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[12]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[13]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[14]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[15]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[16]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[17]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[18]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[19]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[20]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[21]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[22]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[23]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[24]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[25]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[26]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[27]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[28]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[29]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[30]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[31]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[32]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[33]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[34]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[35]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[36]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[37]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[38]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[39]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[40]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[41]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[42]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[43]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[44]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[45]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[46]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[47]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[48]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[49]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[50]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[51]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[52]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[53]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[54]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[55]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[56]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[57]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[58]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[59]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[60]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[61]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[62]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[63]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[64]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[65]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[66]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[67]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[68]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[69]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[70]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[71]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[72]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[73]  ; regfile:RF|regfile_mem_rtl_1  ;
; regfile:RF|regfile_mem_rtl_1_bypass[74]  ; regfile:RF|regfile_mem_rtl_1  ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[0]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[1]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[2]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[3]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[4]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[5]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[6]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[7]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[8]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[9]  ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[10] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[11] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[12] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[13] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[14] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[15] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[16] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[17] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[18] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[19] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[20] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[21] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[22] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[23] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[24] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[25] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[26] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[27] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[28] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[29] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[30] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[31] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[32] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[33] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[34] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[35] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[36] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[37] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[38] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[39] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[40] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[41] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[42] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[43] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[44] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[45] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[46] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[47] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[48] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[49] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[50] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[51] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[52] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[53] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[54] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[55] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[56] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[57] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[58] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[59] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[60] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[61] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[62] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[63] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[64] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[65] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[66] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[67] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[68] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[69] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[70] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[71] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[72] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[73] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[74] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[75] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[76] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[77] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[78] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[79] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[80] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[81] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[82] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[83] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[84] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[85] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[86] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[87] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_0_bypass[88] ; lsu:LS|bram:bramm|d_mem_rtl_0 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[0]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[1]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[2]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[3]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[4]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[5]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[6]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[7]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[8]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[9]  ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[10] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[11] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[12] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[13] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[14] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[15] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[16] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[17] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[18] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[19] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[20] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[21] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[22] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[23] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[24] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[25] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[26] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[27] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[28] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[29] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[30] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[31] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[32] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[33] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[34] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[35] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[36] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[37] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[38] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[39] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[40] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[41] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[42] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[43] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[44] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[45] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[46] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[47] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[48] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[49] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[50] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[51] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[52] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[53] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[54] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[55] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[56] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[57] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[58] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[59] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[60] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[61] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[62] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[63] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[64] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[65] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[66] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[67] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[68] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[69] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[70] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[71] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[72] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[73] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[74] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[75] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[76] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[77] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[78] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[79] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[80] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[81] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[82] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[83] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[84] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[85] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[86] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[87] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
; lsu:LS|bram:bramm|d_mem_rtl_1_bypass[88] ; lsu:LS|bram:bramm|d_mem_rtl_1 ;
+------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 119 bits  ; 238 LEs       ; 119 LEs              ; 119 LEs                ; Yes        ; |pipelined|pipeline_register:id_ex_imm_reg|data_out[31]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pipelined|pipeline_register:id_ex_mem_wren_reg|data_out[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[15][6]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[14][3]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[13][1]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[12][1]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[11][6]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[10][3]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[9][3]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[8][1]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[7][2]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[6][7]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[5][1]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[4][7]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[3][7]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[2][3]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[1][1]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[0][1]                           ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |pipelined|lsu:LS|o_ld_data[29]                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[15][21]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[15][11]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[14][20]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[14][9]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[13][22]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[13][10]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[12][17]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[12][13]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[11][17]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[11][11]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[10][17]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[10][13]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[9][23]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[9][11]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[8][23]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[8][9]                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[7][18]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[7][8]                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[6][17]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[6][8]                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[5][20]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[5][12]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[4][19]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[4][12]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[3][18]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[3][8]                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[2][18]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[2][14]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[1][23]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[1][12]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[0][23]                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[0][9]                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[15][30]                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[14][25]                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[13][30]                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[12][24]                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[11][25]                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[10][28]                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[9][24]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[8][24]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[7][24]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[6][24]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[5][31]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[4][31]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[3][27]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[2][24]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[1][27]                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |pipelined|lsu:LS|io_buffer[0][28]                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |pipelined|lsu:LS|o_ld_data[15]                             ;
; 28:1               ; 7 bits    ; 126 LEs       ; 112 LEs              ; 14 LEs                 ; Yes        ; |pipelined|lsu:LS|o_ld_data[6]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pipelined|pipeline_register:id_ex_wb_sel_reg|data_out[0]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pipelined|pipeline_register:id_ex_opb_sel_reg|data_out[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipelined|forwarding_unit:fw|forward_a[0]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipelined|fw_a[22]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pipelined|forwarding_unit:fw|forward_b[1]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipelined|fw_b[31]                                         ;
; 16:1               ; 25 bits   ; 250 LEs       ; 250 LEs              ; 0 LEs                  ; No         ; |pipelined|lsu:LS|Mux19                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |pipelined|immgen:IG|Mux10                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |pipelined|lsu:LS|i_mem_data[24]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |pipelined|lsu:LS|i_mem_data[23]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |pipelined|lsu:LS|i_mem_data[8]                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |pipelined|lsu:LS|i_mem_data[4]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pipelined|immgen:IG|Mux3                                   ;
; 11:1               ; 6 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |pipelined|alu:AL|Mux79                                     ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; No         ; |pipelined|alu:AL|Mux73                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |pipelined|immgen:IG|Mux16                                  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |pipelined|alu:AL|Mux88                                     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 21 LEs               ; 3 LEs                  ; No         ; |pipelined|alu:AL|Mux66                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |pipelined|alu:AL|Mux91                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |pipelined|alu:AL|Mux64                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for regfile:RF|altsyncram:regfile_mem_rtl_0|altsyncram_22h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for regfile:RF|altsyncram:regfile_mem_rtl_1|altsyncram_22h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0|altsyncram_r1h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1|altsyncram_2hi1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:z_if_pc_reg ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
; RESET_VALUE    ; 0     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:if_id_pc_reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
; RESET_VALUE    ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:if_id_instr_reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
; RESET_VALUE    ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_pc_reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
; RESET_VALUE    ; 0     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_insn_vld_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_imm_reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; RESET_VALUE    ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_rs1_reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_rs2_reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_rs1_addr_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_rs2_addr_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_pc_sel_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                         ;
; RESET_VALUE    ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_br_un_reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                        ;
; RESET_VALUE    ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_opa_sel_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                          ;
; RESET_VALUE    ; 0     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_opb_sel_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                          ;
; RESET_VALUE    ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_alu_op_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 4     ; Signed Integer                                         ;
; RESET_VALUE    ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_branch_cmd_reg ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                             ;
; RESET_VALUE    ; 0     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_branch_type_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 3     ; Signed Integer                                              ;
; RESET_VALUE    ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_mem_wren_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_lsu_op_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                         ;
; RESET_VALUE    ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_ld_un_reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                        ;
; RESET_VALUE    ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_wb_sel_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                         ;
; RESET_VALUE    ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_rd_wren_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                          ;
; RESET_VALUE    ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:id_ex_wb_addr_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                          ;
; RESET_VALUE    ; 0     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_pc_reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_insn_vld_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_ctrl_reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                        ;
; RESET_VALUE    ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_mispred_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_pc_four_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_alu_data_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_rs2_reg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_mem_wren_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_lsu_op_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                          ;
; RESET_VALUE    ; 0     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_ld_un_reg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                         ;
; RESET_VALUE    ; 0     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_branch_taken_reg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                                ;
; RESET_VALUE    ; 0     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_is_read_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_wb_sel_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                          ;
; RESET_VALUE    ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_rd_wren_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:ex_mem_wb_addr_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lsu:LS|bram:bramm ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; MEMSIZE        ; 16384 ; Signed Integer                        ;
; ADDRBIT        ; 14    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_pc_reg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_insn_vld_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_ctrl_reg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                        ;
; RESET_VALUE    ; 0     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_mispred_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_mem_read_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_alu_pc_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
; RESET_VALUE    ; 0     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_wb_sel_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 2     ; Signed Integer                                          ;
; RESET_VALUE    ; 1     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_rd_wren_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                           ;
; RESET_VALUE    ; 1     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:mem_wb_wb_addr_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:wb_temp_rd_wren_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 1     ; Signed Integer                                            ;
; RESET_VALUE    ; 1     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:wb_temp_wb_addr_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 5     ; Signed Integer                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipeline_register:wb_temp_wb_data_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regfile:RF|altsyncram:regfile_mem_rtl_0         ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 32                                         ; Untyped        ;
; WIDTHAD_A                          ; 5                                          ; Untyped        ;
; NUMWORDS_A                         ; 32                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 32                                         ; Untyped        ;
; WIDTHAD_B                          ; 5                                          ; Untyped        ;
; NUMWORDS_B                         ; 32                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/pipeline.ram31_regfile_4c9f4da2.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_22h1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: regfile:RF|altsyncram:regfile_mem_rtl_1         ;
+------------------------------------+--------------------------------------------+----------------+
; Parameter Name                     ; Value                                      ; Type           ;
+------------------------------------+--------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                  ; Untyped        ;
; WIDTH_A                            ; 32                                         ; Untyped        ;
; WIDTHAD_A                          ; 5                                          ; Untyped        ;
; NUMWORDS_A                         ; 32                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped        ;
; WIDTH_B                            ; 32                                         ; Untyped        ;
; WIDTHAD_B                          ; 5                                          ; Untyped        ;
; NUMWORDS_B                         ; 32                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                     ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped        ;
; BYTE_SIZE                          ; 8                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped        ;
; INIT_FILE                          ; db/pipeline.ram31_regfile_4c9f4da2.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_22h1                            ; Untyped        ;
+------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0    ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 32                                     ; Untyped        ;
; WIDTHAD_A                          ; 12                                     ; Untyped        ;
; NUMWORDS_A                         ; 4096                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 32                                     ; Untyped        ;
; WIDTHAD_B                          ; 12                                     ; Untyped        ;
; NUMWORDS_B                         ; 4096                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/pipeline.ram0_bram_cbf4fd72.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_r1h1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1    ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped        ;
; WIDTH_A                            ; 32                                     ; Untyped        ;
; WIDTHAD_A                          ; 12                                     ; Untyped        ;
; NUMWORDS_A                         ; 4096                                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 32                                     ; Untyped        ;
; WIDTHAD_B                          ; 12                                     ; Untyped        ;
; NUMWORDS_B                         ; 4096                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/pipeline.ram0_bram_cbf4fd72.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2hi1                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 4                                        ;
; Entity Instance                           ; regfile:RF|altsyncram:regfile_mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 32                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 32                                       ;
;     -- NUMWORDS_B                         ; 32                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; regfile:RF|altsyncram:regfile_mem_rtl_1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 32                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 32                                       ;
;     -- NUMWORDS_B                         ; 32                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 4096                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 32                                       ;
;     -- NUMWORDS_B                         ; 4096                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
; Entity Instance                           ; lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 4096                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 32                                       ;
;     -- NUMWORDS_B                         ; 4096                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:wb_temp_wb_data_reg" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                           ;
; stall ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:wb_temp_wb_addr_reg" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                           ;
; stall ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:wb_temp_rd_wren_reg" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                           ;
; stall ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_wb_addr_reg" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                          ;
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_rd_wren_reg" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                          ;
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_wb_sel_reg" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                         ;
; stall ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_alu_pc_reg" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                         ;
; stall ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_mem_read_reg"                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; flush    ; Input  ; Info     ; Stuck at GND                                                                        ;
; stall    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_mispred_reg" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                          ;
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_ctrl_reg" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                       ;
; stall ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_insn_vld_reg" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; flush ; Input ; Info     ; Stuck at GND                           ;
; stall ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:mem_wb_pc_reg" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; flush ; Input ; Info     ; Stuck at GND                     ;
; stall ; Input ; Info     ; Stuck at GND                     ;
+-------+-------+----------+----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_wb_addr_reg" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_rd_wren_reg" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_wb_sel_reg" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_is_read_reg" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_branch_taken_reg"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; stall    ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_ld_un_reg" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                        ;
+-------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_lsu_op_reg" ;
+-------+-------+----------+--------------------------------------+
; Port  ; Type  ; Severity ; Details                              ;
+-------+-------+----------+--------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                         ;
+-------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_mem_wren_reg" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_rs2_reg" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; stall ; Input ; Info     ; Stuck at GND                      ;
+-------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_alu_data_reg" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_pc_four_reg" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_mispred_reg" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_ctrl_reg" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                       ;
+-------+-------+----------+------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_insn_vld_reg" ;
+-------+-------+----------+----------------------------------------+
; Port  ; Type  ; Severity ; Details                                ;
+-------+-------+----------+----------------------------------------+
; stall ; Input ; Info     ; Stuck at GND                           ;
+-------+-------+----------+----------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:ex_mem_pc_reg" ;
+-------+-------+----------+----------------------------------+
; Port  ; Type  ; Severity ; Details                          ;
+-------+-------+----------+----------------------------------+
; stall ; Input ; Info     ; Stuck at GND                     ;
+-------+-------+----------+----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "pipeline_register:z_if_pc_reg" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; flush ; Input ; Info     ; Stuck at GND                   ;
+-------+-------+----------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 11 13:08:38 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file model2/regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file model2/pipelined.sv
    Info (12023): Found entity 1: pipelined
Info (12021): Found 1 design units, including 1 entities, in source file model2/pipeline_register.sv
    Info (12023): Found entity 1: pipeline_register
Info (12021): Found 1 design units, including 1 entities, in source file model2/lsu.sv
    Info (12023): Found entity 1: lsu
Info (12021): Found 1 design units, including 1 entities, in source file model2/immgen.sv
    Info (12023): Found entity 1: immgen
Info (12021): Found 1 design units, including 1 entities, in source file model2/hazard_detection.sv
    Info (12023): Found entity 1: hazard_detection
Info (12021): Found 1 design units, including 1 entities, in source file model2/forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit
Info (12021): Found 1 design units, including 1 entities, in source file model2/control_unit.sv
    Info (12023): Found entity 1: control_unit
Info (12021): Found 2 design units, including 2 entities, in source file model2/brc.sv
    Info (12023): Found entity 1: brc
    Info (12023): Found entity 2: brc_control
Info (12021): Found 1 design units, including 1 entities, in source file model2/bram.sv
    Info (12023): Found entity 1: bram
Info (12021): Found 1 design units, including 1 entities, in source file model2/alu.sv
    Info (12023): Found entity 1: alu
Info (12127): Elaborating entity "pipelined" for the top level hierarchy
Info (12128): Elaborating entity "hazard_detection" for hierarchy "hazard_detection:hzd"
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:fw"
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:z_if_pc_reg"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:CU"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:RF"
Info (12128): Elaborating entity "immgen" for hierarchy "immgen:IG"
Warning (10240): Verilog HDL Always Construct warning at immgen.sv(19): inferring latch(es) for variable "o_imm", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "o_imm[0]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[1]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[2]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[3]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[4]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[5]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[6]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[7]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[8]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[9]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[10]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[11]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[12]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[13]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[14]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[15]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[16]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[17]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[18]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[19]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[20]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[21]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[22]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[23]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[24]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[25]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[26]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[27]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[28]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[29]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[30]" at immgen.sv(19)
Info (10041): Inferred latch for "o_imm[31]" at immgen.sv(19)
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:id_ex_insn_vld_reg"
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:id_ex_imm_reg"
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:id_ex_rs1_addr_reg"
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:id_ex_opb_sel_reg"
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:id_ex_alu_op_reg"
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:id_ex_branch_type_reg"
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:id_ex_lsu_op_reg"
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "pipeline_register" for hierarchy "pipeline_register:id_ex_wb_sel_reg"
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(19): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(22): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at pipeline_register.sv(25): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "alu" for hierarchy "alu:AL"
Info (12128): Elaborating entity "brc_control" for hierarchy "brc_control:BRC"
Info (12128): Elaborating entity "brc" for hierarchy "brc_control:BRC|brc:branchcompare"
Info (12128): Elaborating entity "lsu" for hierarchy "lsu:LS"
Warning (10240): Verilog HDL Always Construct warning at lsu.sv(247): inferring latch(es) for variable "i_mem_data", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "i_mem_data[0]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[1]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[2]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[3]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[4]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[5]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[6]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[7]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[8]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[9]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[10]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[11]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[12]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[13]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[14]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[15]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[16]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[17]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[18]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[19]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[20]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[21]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[22]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[23]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[24]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[25]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[26]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[27]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[28]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[29]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[30]" at lsu.sv(247)
Info (10041): Inferred latch for "i_mem_data[31]" at lsu.sv(247)
Info (12128): Elaborating entity "bram" for hierarchy "lsu:LS|bram:bramm"
Warning (10850): Verilog HDL warning at bram.sv(29): number of words (512) in memory file does not match the number of elements in the address range [0:4095]
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[28]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[27]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[26]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[25]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[24]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[23]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[22]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[21]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[20]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[19]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[18]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[17]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[16]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[15]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[14]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[13]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[12]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[11]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[10]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[9]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[8]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[7]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[6]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[5]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[4]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[3]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[2]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[1]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[0]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[31]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[30]" is permanently enabled
Warning (14026): LATCH primitive "lsu:LS|i_mem_data[29]" is permanently enabled
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "regfile:RF|regfile_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "regfile:RF|regfile_mem_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/altera/13.0sp1/preoject4/db/pipeline.ram31_regfile_4c9f4da2.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "lsu:LS|bram:bramm|d_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "lsu:LS|bram:bramm|d_mem_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regfile:RF|regfile_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pipeline.ram31_regfile_4c9f4da2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "regfile:RF|regfile_mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pipeline.ram31_regfile_4c9f4da2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lsu:LS|bram:bramm|d_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pipeline.ram0_bram_cbf4fd72.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lsu:LS|bram:bramm|d_mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/pipeline.ram0_bram_cbf4fd72.hdl.mif
Info (12130): Elaborated megafunction instantiation "regfile:RF|altsyncram:regfile_mem_rtl_0"
Info (12133): Instantiated megafunction "regfile:RF|altsyncram:regfile_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pipeline.ram31_regfile_4c9f4da2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_22h1.tdf
    Info (12023): Found entity 1: altsyncram_22h1
Info (12130): Elaborated megafunction instantiation "lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0"
Info (12133): Instantiated megafunction "lsu:LS|bram:bramm|altsyncram:d_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pipeline.ram0_bram_cbf4fd72.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1h1.tdf
    Info (12023): Found entity 1: altsyncram_r1h1
Info (12130): Elaborated megafunction instantiation "lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1"
Info (12133): Instantiated megafunction "lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/pipeline.ram0_bram_cbf4fd72.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hi1.tdf
    Info (12023): Found entity 1: altsyncram_2hi1
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1|altsyncram_2hi1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "lsu:LS|bram:bramm|altsyncram:d_mem_rtl_1|altsyncram_2hi1:auto_generated|ram_block1a1"
Warning (13012): Latch immgen:IG|o_imm[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeline_register:if_id_instr_reg|data_out[14]
Warning (13012): Latch immgen:IG|o_imm[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeline_register:if_id_instr_reg|data_out[13]
Warning (13012): Latch immgen:IG|o_imm[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pipeline_register:if_id_instr_reg|data_out[12]
Warning (13012): Latch immgen:IG|o_imm[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Warning (13012): Latch immgen:IG|o_imm[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal i_reset
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3553 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 187 output pins
    Info (21061): Implemented 3206 logic cells
    Info (21064): Implemented 126 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 4635 megabytes
    Info: Processing ended: Sun May 11 13:08:46 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


