
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chcon_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401658 <.init>:
  401658:	stp	x29, x30, [sp, #-16]!
  40165c:	mov	x29, sp
  401660:	bl	401b00 <__fxstatat@plt+0x60>
  401664:	ldp	x29, x30, [sp], #16
  401668:	ret

Disassembly of section .plt:

0000000000401670 <mbrtowc@plt-0x20>:
  401670:	stp	x16, x30, [sp, #-16]!
  401674:	adrp	x16, 41b000 <__fxstatat@plt+0x19560>
  401678:	ldr	x17, [x16, #4088]
  40167c:	add	x16, x16, #0xff8
  401680:	br	x17
  401684:	nop
  401688:	nop
  40168c:	nop

0000000000401690 <mbrtowc@plt>:
  401690:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401694:	ldr	x17, [x16]
  401698:	add	x16, x16, #0x0
  40169c:	br	x17

00000000004016a0 <memcpy@plt>:
  4016a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4016a4:	ldr	x17, [x16, #8]
  4016a8:	add	x16, x16, #0x8
  4016ac:	br	x17

00000000004016b0 <memmove@plt>:
  4016b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4016b4:	ldr	x17, [x16, #16]
  4016b8:	add	x16, x16, #0x10
  4016bc:	br	x17

00000000004016c0 <_exit@plt>:
  4016c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4016c4:	ldr	x17, [x16, #24]
  4016c8:	add	x16, x16, #0x18
  4016cc:	br	x17

00000000004016d0 <getcwd@plt>:
  4016d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4016d4:	ldr	x17, [x16, #32]
  4016d8:	add	x16, x16, #0x20
  4016dc:	br	x17

00000000004016e0 <strlen@plt>:
  4016e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4016e4:	ldr	x17, [x16, #40]
  4016e8:	add	x16, x16, #0x28
  4016ec:	br	x17

00000000004016f0 <__sprintf_chk@plt>:
  4016f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4016f4:	ldr	x17, [x16, #48]
  4016f8:	add	x16, x16, #0x30
  4016fc:	br	x17

0000000000401700 <exit@plt>:
  401700:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401704:	ldr	x17, [x16, #56]
  401708:	add	x16, x16, #0x38
  40170c:	br	x17

0000000000401710 <error@plt>:
  401710:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401714:	ldr	x17, [x16, #64]
  401718:	add	x16, x16, #0x40
  40171c:	br	x17

0000000000401720 <fchdir@plt>:
  401720:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401724:	ldr	x17, [x16, #72]
  401728:	add	x16, x16, #0x48
  40172c:	br	x17

0000000000401730 <__cxa_atexit@plt>:
  401730:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401734:	ldr	x17, [x16, #80]
  401738:	add	x16, x16, #0x50
  40173c:	br	x17

0000000000401740 <qsort@plt>:
  401740:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401744:	ldr	x17, [x16, #88]
  401748:	add	x16, x16, #0x58
  40174c:	br	x17

0000000000401750 <lseek@plt>:
  401750:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401754:	ldr	x17, [x16, #96]
  401758:	add	x16, x16, #0x60
  40175c:	br	x17

0000000000401760 <__fpending@plt>:
  401760:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401764:	ldr	x17, [x16, #104]
  401768:	add	x16, x16, #0x68
  40176c:	br	x17

0000000000401770 <fileno@plt>:
  401770:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401774:	ldr	x17, [x16, #112]
  401778:	add	x16, x16, #0x70
  40177c:	br	x17

0000000000401780 <fclose@plt>:
  401780:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401784:	ldr	x17, [x16, #120]
  401788:	add	x16, x16, #0x78
  40178c:	br	x17

0000000000401790 <nl_langinfo@plt>:
  401790:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401794:	ldr	x17, [x16, #128]
  401798:	add	x16, x16, #0x80
  40179c:	br	x17

00000000004017a0 <malloc@plt>:
  4017a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4017a4:	ldr	x17, [x16, #136]
  4017a8:	add	x16, x16, #0x88
  4017ac:	br	x17

00000000004017b0 <open@plt>:
  4017b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4017b4:	ldr	x17, [x16, #144]
  4017b8:	add	x16, x16, #0x90
  4017bc:	br	x17

00000000004017c0 <strncmp@plt>:
  4017c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4017c4:	ldr	x17, [x16, #152]
  4017c8:	add	x16, x16, #0x98
  4017cc:	br	x17

00000000004017d0 <bindtextdomain@plt>:
  4017d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4017d4:	ldr	x17, [x16, #160]
  4017d8:	add	x16, x16, #0xa0
  4017dc:	br	x17

00000000004017e0 <__libc_start_main@plt>:
  4017e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4017e4:	ldr	x17, [x16, #168]
  4017e8:	add	x16, x16, #0xa8
  4017ec:	br	x17

00000000004017f0 <__printf_chk@plt>:
  4017f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4017f4:	ldr	x17, [x16, #176]
  4017f8:	add	x16, x16, #0xb0
  4017fc:	br	x17

0000000000401800 <fstatfs@plt>:
  401800:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401804:	ldr	x17, [x16, #184]
  401808:	add	x16, x16, #0xb8
  40180c:	br	x17

0000000000401810 <memset@plt>:
  401810:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401814:	ldr	x17, [x16, #192]
  401818:	add	x16, x16, #0xc0
  40181c:	br	x17

0000000000401820 <calloc@plt>:
  401820:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401824:	ldr	x17, [x16, #200]
  401828:	add	x16, x16, #0xc8
  40182c:	br	x17

0000000000401830 <bcmp@plt>:
  401830:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401834:	ldr	x17, [x16, #208]
  401838:	add	x16, x16, #0xd0
  40183c:	br	x17

0000000000401840 <readdir@plt>:
  401840:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401844:	ldr	x17, [x16, #216]
  401848:	add	x16, x16, #0xd8
  40184c:	br	x17

0000000000401850 <realloc@plt>:
  401850:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401854:	ldr	x17, [x16, #224]
  401858:	add	x16, x16, #0xe0
  40185c:	br	x17

0000000000401860 <closedir@plt>:
  401860:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401864:	ldr	x17, [x16, #232]
  401868:	add	x16, x16, #0xe8
  40186c:	br	x17

0000000000401870 <close@plt>:
  401870:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401874:	ldr	x17, [x16, #240]
  401878:	add	x16, x16, #0xf0
  40187c:	br	x17

0000000000401880 <strrchr@plt>:
  401880:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401884:	ldr	x17, [x16, #248]
  401888:	add	x16, x16, #0xf8
  40188c:	br	x17

0000000000401890 <__gmon_start__@plt>:
  401890:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401894:	ldr	x17, [x16, #256]
  401898:	add	x16, x16, #0x100
  40189c:	br	x17

00000000004018a0 <fdopendir@plt>:
  4018a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4018a4:	ldr	x17, [x16, #264]
  4018a8:	add	x16, x16, #0x108
  4018ac:	br	x17

00000000004018b0 <abort@plt>:
  4018b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4018b4:	ldr	x17, [x16, #272]
  4018b8:	add	x16, x16, #0x110
  4018bc:	br	x17

00000000004018c0 <mbsinit@plt>:
  4018c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4018c4:	ldr	x17, [x16, #280]
  4018c8:	add	x16, x16, #0x118
  4018cc:	br	x17

00000000004018d0 <access@plt>:
  4018d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4018d4:	ldr	x17, [x16, #288]
  4018d8:	add	x16, x16, #0x120
  4018dc:	br	x17

00000000004018e0 <textdomain@plt>:
  4018e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4018e4:	ldr	x17, [x16, #296]
  4018e8:	add	x16, x16, #0x128
  4018ec:	br	x17

00000000004018f0 <getopt_long@plt>:
  4018f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4018f4:	ldr	x17, [x16, #304]
  4018f8:	add	x16, x16, #0x130
  4018fc:	br	x17

0000000000401900 <__fprintf_chk@plt>:
  401900:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401904:	ldr	x17, [x16, #312]
  401908:	add	x16, x16, #0x138
  40190c:	br	x17

0000000000401910 <strcmp@plt>:
  401910:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401914:	ldr	x17, [x16, #320]
  401918:	add	x16, x16, #0x140
  40191c:	br	x17

0000000000401920 <__ctype_b_loc@plt>:
  401920:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401924:	ldr	x17, [x16, #328]
  401928:	add	x16, x16, #0x148
  40192c:	br	x17

0000000000401930 <fseeko@plt>:
  401930:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401934:	ldr	x17, [x16, #336]
  401938:	add	x16, x16, #0x150
  40193c:	br	x17

0000000000401940 <chdir@plt>:
  401940:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401944:	ldr	x17, [x16, #344]
  401948:	add	x16, x16, #0x158
  40194c:	br	x17

0000000000401950 <free@plt>:
  401950:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401954:	ldr	x17, [x16, #352]
  401958:	add	x16, x16, #0x160
  40195c:	br	x17

0000000000401960 <__ctype_get_mb_cur_max@plt>:
  401960:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401964:	ldr	x17, [x16, #360]
  401968:	add	x16, x16, #0x168
  40196c:	br	x17

0000000000401970 <strspn@plt>:
  401970:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401974:	ldr	x17, [x16, #368]
  401978:	add	x16, x16, #0x170
  40197c:	br	x17

0000000000401980 <memrchr@plt>:
  401980:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401984:	ldr	x17, [x16, #376]
  401988:	add	x16, x16, #0x178
  40198c:	br	x17

0000000000401990 <fwrite@plt>:
  401990:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401994:	ldr	x17, [x16, #384]
  401998:	add	x16, x16, #0x180
  40199c:	br	x17

00000000004019a0 <fcntl@plt>:
  4019a0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4019a4:	ldr	x17, [x16, #392]
  4019a8:	add	x16, x16, #0x188
  4019ac:	br	x17

00000000004019b0 <fflush@plt>:
  4019b0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4019b4:	ldr	x17, [x16, #400]
  4019b8:	add	x16, x16, #0x190
  4019bc:	br	x17

00000000004019c0 <strcpy@plt>:
  4019c0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4019c4:	ldr	x17, [x16, #408]
  4019c8:	add	x16, x16, #0x198
  4019cc:	br	x17

00000000004019d0 <dirfd@plt>:
  4019d0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4019d4:	ldr	x17, [x16, #416]
  4019d8:	add	x16, x16, #0x1a0
  4019dc:	br	x17

00000000004019e0 <__lxstat@plt>:
  4019e0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4019e4:	ldr	x17, [x16, #424]
  4019e8:	add	x16, x16, #0x1a8
  4019ec:	br	x17

00000000004019f0 <memchr@plt>:
  4019f0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  4019f4:	ldr	x17, [x16, #432]
  4019f8:	add	x16, x16, #0x1b0
  4019fc:	br	x17

0000000000401a00 <__fxstat@plt>:
  401a00:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a04:	ldr	x17, [x16, #440]
  401a08:	add	x16, x16, #0x1b8
  401a0c:	br	x17

0000000000401a10 <dcgettext@plt>:
  401a10:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a14:	ldr	x17, [x16, #448]
  401a18:	add	x16, x16, #0x1c0
  401a1c:	br	x17

0000000000401a20 <fputs_unlocked@plt>:
  401a20:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a24:	ldr	x17, [x16, #456]
  401a28:	add	x16, x16, #0x1c8
  401a2c:	br	x17

0000000000401a30 <__freading@plt>:
  401a30:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a34:	ldr	x17, [x16, #464]
  401a38:	add	x16, x16, #0x1d0
  401a3c:	br	x17

0000000000401a40 <iswprint@plt>:
  401a40:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a44:	ldr	x17, [x16, #472]
  401a48:	add	x16, x16, #0x1d8
  401a4c:	br	x17

0000000000401a50 <openat@plt>:
  401a50:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a54:	ldr	x17, [x16, #480]
  401a58:	add	x16, x16, #0x1e0
  401a5c:	br	x17

0000000000401a60 <__assert_fail@plt>:
  401a60:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a64:	ldr	x17, [x16, #488]
  401a68:	add	x16, x16, #0x1e8
  401a6c:	br	x17

0000000000401a70 <__errno_location@plt>:
  401a70:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a74:	ldr	x17, [x16, #496]
  401a78:	add	x16, x16, #0x1f0
  401a7c:	br	x17

0000000000401a80 <__xstat@plt>:
  401a80:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a84:	ldr	x17, [x16, #504]
  401a88:	add	x16, x16, #0x1f8
  401a8c:	br	x17

0000000000401a90 <setlocale@plt>:
  401a90:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401a94:	ldr	x17, [x16, #512]
  401a98:	add	x16, x16, #0x200
  401a9c:	br	x17

0000000000401aa0 <__fxstatat@plt>:
  401aa0:	adrp	x16, 41c000 <__fxstatat@plt+0x1a560>
  401aa4:	ldr	x17, [x16, #520]
  401aa8:	add	x16, x16, #0x208
  401aac:	br	x17

Disassembly of section .text:

0000000000401ab0 <.text>:
  401ab0:	mov	x29, #0x0                   	// #0
  401ab4:	mov	x30, #0x0                   	// #0
  401ab8:	mov	x5, x0
  401abc:	ldr	x1, [sp]
  401ac0:	add	x2, sp, #0x8
  401ac4:	mov	x6, sp
  401ac8:	movz	x0, #0x0, lsl #48
  401acc:	movk	x0, #0x0, lsl #32
  401ad0:	movk	x0, #0x40, lsl #16
  401ad4:	movk	x0, #0x1ebc
  401ad8:	movz	x3, #0x0, lsl #48
  401adc:	movk	x3, #0x0, lsl #32
  401ae0:	movk	x3, #0x40, lsl #16
  401ae4:	movk	x3, #0x98a8
  401ae8:	movz	x4, #0x0, lsl #48
  401aec:	movk	x4, #0x0, lsl #32
  401af0:	movk	x4, #0x40, lsl #16
  401af4:	movk	x4, #0x9928
  401af8:	bl	4017e0 <__libc_start_main@plt>
  401afc:	bl	4018b0 <abort@plt>
  401b00:	adrp	x0, 41b000 <__fxstatat@plt+0x19560>
  401b04:	ldr	x0, [x0, #4064]
  401b08:	cbz	x0, 401b10 <__fxstatat@plt+0x70>
  401b0c:	b	401890 <__gmon_start__@plt>
  401b10:	ret
  401b14:	nop
  401b18:	adrp	x0, 41c000 <__fxstatat@plt+0x1a560>
  401b1c:	add	x0, x0, #0x288
  401b20:	adrp	x1, 41c000 <__fxstatat@plt+0x1a560>
  401b24:	add	x1, x1, #0x288
  401b28:	cmp	x1, x0
  401b2c:	b.eq	401b44 <__fxstatat@plt+0xa4>  // b.none
  401b30:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401b34:	ldr	x1, [x1, #2392]
  401b38:	cbz	x1, 401b44 <__fxstatat@plt+0xa4>
  401b3c:	mov	x16, x1
  401b40:	br	x16
  401b44:	ret
  401b48:	adrp	x0, 41c000 <__fxstatat@plt+0x1a560>
  401b4c:	add	x0, x0, #0x288
  401b50:	adrp	x1, 41c000 <__fxstatat@plt+0x1a560>
  401b54:	add	x1, x1, #0x288
  401b58:	sub	x1, x1, x0
  401b5c:	lsr	x2, x1, #63
  401b60:	add	x1, x2, x1, asr #3
  401b64:	cmp	xzr, x1, asr #1
  401b68:	asr	x1, x1, #1
  401b6c:	b.eq	401b84 <__fxstatat@plt+0xe4>  // b.none
  401b70:	adrp	x2, 409000 <__fxstatat@plt+0x7560>
  401b74:	ldr	x2, [x2, #2400]
  401b78:	cbz	x2, 401b84 <__fxstatat@plt+0xe4>
  401b7c:	mov	x16, x2
  401b80:	br	x16
  401b84:	ret
  401b88:	stp	x29, x30, [sp, #-32]!
  401b8c:	mov	x29, sp
  401b90:	str	x19, [sp, #16]
  401b94:	adrp	x19, 41c000 <__fxstatat@plt+0x1a560>
  401b98:	ldrb	w0, [x19, #696]
  401b9c:	cbnz	w0, 401bac <__fxstatat@plt+0x10c>
  401ba0:	bl	401b18 <__fxstatat@plt+0x78>
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	strb	w0, [x19, #696]
  401bac:	ldr	x19, [sp, #16]
  401bb0:	ldp	x29, x30, [sp], #32
  401bb4:	ret
  401bb8:	b	401b48 <__fxstatat@plt+0xa8>
  401bbc:	sub	sp, sp, #0xa0
  401bc0:	stp	x20, x19, [sp, #144]
  401bc4:	mov	w19, w0
  401bc8:	stp	x29, x30, [sp, #112]
  401bcc:	stp	x22, x21, [sp, #128]
  401bd0:	add	x29, sp, #0x70
  401bd4:	cbnz	w0, 401e80 <__fxstatat@plt+0x3e0>
  401bd8:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401bdc:	add	x1, x1, #0xcc7
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	mov	x0, xzr
  401be8:	bl	401a10 <dcgettext@plt>
  401bec:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  401bf0:	ldr	x2, [x8, #792]
  401bf4:	mov	x1, x0
  401bf8:	mov	w0, #0x1                   	// #1
  401bfc:	mov	x3, x2
  401c00:	mov	x4, x2
  401c04:	bl	4017f0 <__printf_chk@plt>
  401c08:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c0c:	add	x1, x1, #0xd65
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	mov	x0, xzr
  401c18:	bl	401a10 <dcgettext@plt>
  401c1c:	adrp	x22, 41c000 <__fxstatat@plt+0x1a560>
  401c20:	ldr	x1, [x22, #680]
  401c24:	bl	401a20 <fputs_unlocked@plt>
  401c28:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401c2c:	add	x1, x1, #0x4b8
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	mov	x0, xzr
  401c38:	bl	401a10 <dcgettext@plt>
  401c3c:	ldr	x1, [x22, #680]
  401c40:	bl	401a20 <fputs_unlocked@plt>
  401c44:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c48:	add	x1, x1, #0xdf0
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	mov	x0, xzr
  401c54:	bl	401a10 <dcgettext@plt>
  401c58:	ldr	x1, [x22, #680]
  401c5c:	bl	401a20 <fputs_unlocked@plt>
  401c60:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c64:	add	x1, x1, #0xed7
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	mov	x0, xzr
  401c70:	bl	401a10 <dcgettext@plt>
  401c74:	ldr	x1, [x22, #680]
  401c78:	bl	401a20 <fputs_unlocked@plt>
  401c7c:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401c80:	add	x1, x1, #0xff2
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	mov	x0, xzr
  401c8c:	bl	401a10 <dcgettext@plt>
  401c90:	ldr	x1, [x22, #680]
  401c94:	bl	401a20 <fputs_unlocked@plt>
  401c98:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401c9c:	add	x1, x1, #0x72
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	mov	x0, xzr
  401ca8:	bl	401a10 <dcgettext@plt>
  401cac:	ldr	x1, [x22, #680]
  401cb0:	bl	401a20 <fputs_unlocked@plt>
  401cb4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401cb8:	add	x1, x1, #0xe9
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, xzr
  401cc4:	bl	401a10 <dcgettext@plt>
  401cc8:	ldr	x1, [x22, #680]
  401ccc:	bl	401a20 <fputs_unlocked@plt>
  401cd0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401cd4:	add	x1, x1, #0x130
  401cd8:	mov	w2, #0x5                   	// #5
  401cdc:	mov	x0, xzr
  401ce0:	bl	401a10 <dcgettext@plt>
  401ce4:	ldr	x1, [x22, #680]
  401ce8:	bl	401a20 <fputs_unlocked@plt>
  401cec:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401cf0:	add	x1, x1, #0x177
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	mov	x0, xzr
  401cfc:	bl	401a10 <dcgettext@plt>
  401d00:	ldr	x1, [x22, #680]
  401d04:	bl	401a20 <fputs_unlocked@plt>
  401d08:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401d0c:	add	x1, x1, #0x348
  401d10:	mov	w2, #0x5                   	// #5
  401d14:	mov	x0, xzr
  401d18:	bl	401a10 <dcgettext@plt>
  401d1c:	ldr	x1, [x22, #680]
  401d20:	bl	401a20 <fputs_unlocked@plt>
  401d24:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401d28:	add	x1, x1, #0x375
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	mov	x0, xzr
  401d34:	bl	401a10 <dcgettext@plt>
  401d38:	ldr	x1, [x22, #680]
  401d3c:	bl	401a20 <fputs_unlocked@plt>
  401d40:	adrp	x8, 409000 <__fxstatat@plt+0x7560>
  401d44:	add	x8, x8, #0xc30
  401d48:	ldp	q0, q1, [x8, #48]
  401d4c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401d50:	adrp	x20, 40a000 <__fxstatat@plt+0x8560>
  401d54:	add	x1, x1, #0x503
  401d58:	str	q0, [sp, #48]
  401d5c:	ldp	q2, q0, [x8, #80]
  401d60:	mov	x21, sp
  401d64:	add	x20, x20, #0x3ab
  401d68:	stp	q1, q2, [sp, #64]
  401d6c:	ldr	q1, [x8]
  401d70:	str	q0, [sp, #96]
  401d74:	ldp	q0, q3, [x8, #16]
  401d78:	stp	q1, q0, [sp]
  401d7c:	str	q3, [sp, #32]
  401d80:	mov	x0, x20
  401d84:	bl	401910 <strcmp@plt>
  401d88:	cbz	w0, 401d94 <__fxstatat@plt+0x2f4>
  401d8c:	ldr	x1, [x21, #16]!
  401d90:	cbnz	x1, 401d80 <__fxstatat@plt+0x2e0>
  401d94:	ldr	x8, [x21, #8]
  401d98:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401d9c:	add	x1, x1, #0x562
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	cmp	x8, #0x0
  401da8:	mov	x0, xzr
  401dac:	csel	x21, x20, x8, eq  // eq = none
  401db0:	bl	401a10 <dcgettext@plt>
  401db4:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  401db8:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  401dbc:	mov	x1, x0
  401dc0:	add	x2, x2, #0x3d2
  401dc4:	add	x3, x3, #0x579
  401dc8:	mov	w0, #0x1                   	// #1
  401dcc:	bl	4017f0 <__printf_chk@plt>
  401dd0:	mov	w0, #0x5                   	// #5
  401dd4:	mov	x1, xzr
  401dd8:	bl	401a90 <setlocale@plt>
  401ddc:	cbz	x0, 401e10 <__fxstatat@plt+0x370>
  401de0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401de4:	add	x1, x1, #0x5a1
  401de8:	mov	w2, #0x3                   	// #3
  401dec:	bl	4017c0 <strncmp@plt>
  401df0:	cbz	w0, 401e10 <__fxstatat@plt+0x370>
  401df4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401df8:	add	x1, x1, #0x5a5
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, xzr
  401e04:	bl	401a10 <dcgettext@plt>
  401e08:	ldr	x1, [x22, #680]
  401e0c:	bl	401a20 <fputs_unlocked@plt>
  401e10:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401e14:	add	x1, x1, #0x5ec
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	mov	x0, xzr
  401e20:	bl	401a10 <dcgettext@plt>
  401e24:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  401e28:	mov	x1, x0
  401e2c:	add	x2, x2, #0x579
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	mov	x3, x20
  401e38:	bl	4017f0 <__printf_chk@plt>
  401e3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401e40:	add	x1, x1, #0x607
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	mov	x0, xzr
  401e4c:	bl	401a10 <dcgettext@plt>
  401e50:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  401e54:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  401e58:	add	x8, x8, #0x347
  401e5c:	add	x9, x9, #0x51f
  401e60:	cmp	x21, x20
  401e64:	mov	x1, x0
  401e68:	csel	x3, x9, x8, eq  // eq = none
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	mov	x2, x21
  401e74:	bl	4017f0 <__printf_chk@plt>
  401e78:	mov	w0, w19
  401e7c:	bl	401700 <exit@plt>
  401e80:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  401e84:	ldr	x20, [x8, #656]
  401e88:	adrp	x1, 409000 <__fxstatat@plt+0x7560>
  401e8c:	add	x1, x1, #0xca0
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	401a10 <dcgettext@plt>
  401e9c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  401ea0:	ldr	x3, [x8, #792]
  401ea4:	mov	x2, x0
  401ea8:	mov	w1, #0x1                   	// #1
  401eac:	mov	x0, x20
  401eb0:	bl	401900 <__fprintf_chk@plt>
  401eb4:	mov	w0, w19
  401eb8:	bl	401700 <exit@plt>
  401ebc:	sub	sp, sp, #0x70
  401ec0:	stp	x29, x30, [sp, #16]
  401ec4:	stp	x28, x27, [sp, #32]
  401ec8:	stp	x26, x25, [sp, #48]
  401ecc:	stp	x24, x23, [sp, #64]
  401ed0:	stp	x22, x21, [sp, #80]
  401ed4:	stp	x20, x19, [sp, #96]
  401ed8:	ldr	x8, [x1]
  401edc:	mov	w20, w0
  401ee0:	add	x29, sp, #0x10
  401ee4:	mov	x19, x1
  401ee8:	mov	x0, x8
  401eec:	bl	402a5c <__fxstatat@plt+0xfbc>
  401ef0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401ef4:	add	x1, x1, #0x347
  401ef8:	mov	w0, #0x6                   	// #6
  401efc:	bl	401a90 <setlocale@plt>
  401f00:	adrp	x21, 40a000 <__fxstatat@plt+0x8560>
  401f04:	add	x21, x21, #0x3d6
  401f08:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  401f0c:	add	x1, x1, #0x3b1
  401f10:	mov	x0, x21
  401f14:	bl	4017d0 <bindtextdomain@plt>
  401f18:	mov	x0, x21
  401f1c:	bl	4018e0 <textdomain@plt>
  401f20:	adrp	x0, 402000 <__fxstatat@plt+0x560>
  401f24:	add	x0, x0, #0x988
  401f28:	bl	409930 <__fxstatat@plt+0x7e90>
  401f2c:	adrp	x22, 40a000 <__fxstatat@plt+0x8560>
  401f30:	adrp	x23, 409000 <__fxstatat@plt+0x7560>
  401f34:	adrp	x21, 409000 <__fxstatat@plt+0x7560>
  401f38:	mov	w26, wzr
  401f3c:	mov	w27, wzr
  401f40:	mov	w24, #0x10                  	// #16
  401f44:	mov	w28, #0xffffffff            	// #-1
  401f48:	add	x22, x22, #0x3c3
  401f4c:	add	x23, x23, #0xa70
  401f50:	adrp	x25, 41c000 <__fxstatat@plt+0x1a560>
  401f54:	add	x21, x21, #0x968
  401f58:	str	xzr, [sp]
  401f5c:	mov	w0, w20
  401f60:	mov	x1, x19
  401f64:	mov	x2, x22
  401f68:	mov	x3, x23
  401f6c:	mov	x4, xzr
  401f70:	bl	4018f0 <getopt_long@plt>
  401f74:	add	w8, w0, #0x3
  401f78:	cmp	w8, #0x79
  401f7c:	b.hi	401f98 <__fxstatat@plt+0x4f8>  // b.pmore
  401f80:	adr	x9, 401f5c <__fxstatat@plt+0x4bc>
  401f84:	ldrh	w10, [x21, x8, lsl #1]
  401f88:	add	x9, x9, x10, lsl #2
  401f8c:	br	x9
  401f90:	mov	w24, #0x11                  	// #17
  401f94:	b	401f5c <__fxstatat@plt+0x4bc>
  401f98:	sub	w8, w0, #0x100
  401f9c:	cmp	w8, #0x3
  401fa0:	b.hi	402834 <__fxstatat@plt+0xd94>  // b.pmore
  401fa4:	adrp	x11, 409000 <__fxstatat@plt+0x7560>
  401fa8:	add	x11, x11, #0xa5c
  401fac:	adr	x9, 401fbc <__fxstatat@plt+0x51c>
  401fb0:	ldrb	w10, [x11, x8]
  401fb4:	add	x9, x9, x10, lsl #2
  401fb8:	br	x9
  401fbc:	mov	w28, #0x1                   	// #1
  401fc0:	b	401f5c <__fxstatat@plt+0x4bc>
  401fc4:	ldr	x8, [x25, #664]
  401fc8:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  401fcc:	mov	w27, #0x1                   	// #1
  401fd0:	str	x8, [x9, #736]
  401fd4:	b	401f5c <__fxstatat@plt+0x4bc>
  401fd8:	ldr	x8, [x25, #664]
  401fdc:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  401fe0:	mov	w27, #0x1                   	// #1
  401fe4:	str	x8, [x9, #728]
  401fe8:	b	401f5c <__fxstatat@plt+0x4bc>
  401fec:	mov	w24, #0x10                  	// #16
  401ff0:	b	401f5c <__fxstatat@plt+0x4bc>
  401ff4:	mov	w24, #0x2                   	// #2
  401ff8:	b	401f5c <__fxstatat@plt+0x4bc>
  401ffc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402000:	mov	w9, #0x1                   	// #1
  402004:	strb	w9, [x8, #705]
  402008:	b	401f5c <__fxstatat@plt+0x4bc>
  40200c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402010:	mov	w9, #0x1                   	// #1
  402014:	strb	w9, [x8, #704]
  402018:	b	401f5c <__fxstatat@plt+0x4bc>
  40201c:	mov	w26, #0x1                   	// #1
  402020:	b	401f5c <__fxstatat@plt+0x4bc>
  402024:	ldr	x8, [x25, #664]
  402028:	str	x8, [sp]
  40202c:	b	401f5c <__fxstatat@plt+0x4bc>
  402030:	mov	w28, wzr
  402034:	b	401f5c <__fxstatat@plt+0x4bc>
  402038:	mov	w26, wzr
  40203c:	b	401f5c <__fxstatat@plt+0x4bc>
  402040:	ldr	x8, [x25, #664]
  402044:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  402048:	mov	w27, #0x1                   	// #1
  40204c:	str	x8, [x9, #720]
  402050:	b	401f5c <__fxstatat@plt+0x4bc>
  402054:	ldr	x8, [x25, #664]
  402058:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  40205c:	mov	w27, #0x1                   	// #1
  402060:	str	x8, [x9, #712]
  402064:	b	401f5c <__fxstatat@plt+0x4bc>
  402068:	adrp	x25, 41c000 <__fxstatat@plt+0x1a560>
  40206c:	ldrb	w8, [x25, #704]
  402070:	cmp	w8, #0x1
  402074:	b.ne	402090 <__fxstatat@plt+0x5f0>  // b.any
  402078:	cmp	w24, #0x10
  40207c:	b.ne	4020a0 <__fxstatat@plt+0x600>  // b.any
  402080:	cmp	w28, #0x1
  402084:	b.eq	40293c <__fxstatat@plt+0xe9c>  // b.none
  402088:	mov	w10, wzr
  40208c:	b	402098 <__fxstatat@plt+0x5f8>
  402090:	cmp	w28, #0x0
  402094:	cset	w10, ne  // ne = any
  402098:	mov	w24, #0x10                  	// #16
  40209c:	b	4020a8 <__fxstatat@plt+0x608>
  4020a0:	cbz	w28, 402948 <__fxstatat@plt+0xea8>
  4020a4:	mov	w10, #0x1                   	// #1
  4020a8:	ldr	x22, [sp]
  4020ac:	adrp	x21, 41c000 <__fxstatat@plt+0x1a560>
  4020b0:	ldr	w9, [x21, #672]
  4020b4:	mov	w12, #0x1                   	// #1
  4020b8:	cmp	x22, #0x0
  4020bc:	cset	w13, ne  // ne = any
  4020c0:	orr	w13, w27, w13
  4020c4:	tst	w13, #0x1
  4020c8:	sub	w13, w20, w9
  4020cc:	cinc	w12, w12, eq  // eq = none
  4020d0:	adrp	x11, 41c000 <__fxstatat@plt+0x1a560>
  4020d4:	cmp	w13, w12
  4020d8:	strb	w10, [x11, #708]
  4020dc:	b.lt	4027f0 <__fxstatat@plt+0xd50>  // b.tstop
  4020e0:	cbnz	x22, 40283c <__fxstatat@plt+0xd9c>
  4020e4:	tbz	w27, #0, 402870 <__fxstatat@plt+0xdd0>
  4020e8:	and	w8, w26, w8
  4020ec:	adrp	x10, 41c000 <__fxstatat@plt+0x1a560>
  4020f0:	cmp	w8, #0x1
  4020f4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  4020f8:	str	xzr, [x10, #744]
  4020fc:	b.ne	402120 <__fxstatat@plt+0x680>  // b.any
  402100:	adrp	x20, 41c000 <__fxstatat@plt+0x1a560>
  402104:	add	x20, x20, #0x2f0
  402108:	add	x0, x20, #0x8
  40210c:	bl	4045a4 <__fxstatat@plt+0x2b04>
  402110:	str	x0, [x20]
  402114:	cbz	x0, 4028cc <__fxstatat@plt+0xe2c>
  402118:	ldr	w9, [x21, #672]
  40211c:	b	402124 <__fxstatat@plt+0x684>
  402120:	str	xzr, [x8, #752]
  402124:	add	x0, x19, w9, sxtw #3
  402128:	orr	w1, w24, #0x8
  40212c:	mov	x2, xzr
  402130:	bl	4050b8 <__fxstatat@plt+0x3618>
  402134:	mov	x19, x0
  402138:	bl	405b30 <__fxstatat@plt+0x4090>
  40213c:	cbz	x0, 402710 <__fxstatat@plt+0xc70>
  402140:	adrp	x23, 41c000 <__fxstatat@plt+0x1a560>
  402144:	adrp	x28, 409000 <__fxstatat@plt+0x7560>
  402148:	mov	x26, x0
  40214c:	mov	w24, #0x1                   	// #1
  402150:	add	x23, x23, #0x2c4
  402154:	add	x28, x28, #0xa60
  402158:	b	402174 <__fxstatat@plt+0x6d4>
  40215c:	mov	w22, #0x1                   	// #1
  402160:	mov	x0, x19
  402164:	and	w24, w24, w22
  402168:	bl	405b30 <__fxstatat@plt+0x4090>
  40216c:	mov	x26, x0
  402170:	cbz	x0, 402714 <__fxstatat@plt+0xc74>
  402174:	ldrh	w8, [x26, #108]
  402178:	ldp	x21, x20, [x26, #48]
  40217c:	mov	w22, #0x1                   	// #1
  402180:	sub	w9, w8, #0x1
  402184:	cmp	w9, #0x9
  402188:	b.hi	402364 <__fxstatat@plt+0x8c4>  // b.pmore
  40218c:	adr	x10, 40219c <__fxstatat@plt+0x6fc>
  402190:	ldrb	w11, [x28, x9]
  402194:	add	x10, x10, x11, lsl #2
  402198:	br	x10
  40219c:	ldrb	w8, [x25, #704]
  4021a0:	cmp	w8, #0x1
  4021a4:	b.ne	402410 <__fxstatat@plt+0x970>  // b.any
  4021a8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  4021ac:	ldr	x8, [x8, #752]
  4021b0:	cbz	x8, 40215c <__fxstatat@plt+0x6bc>
  4021b4:	ldr	x9, [x26, #128]
  4021b8:	ldr	x10, [x8]
  4021bc:	cmp	x9, x10
  4021c0:	b.ne	40215c <__fxstatat@plt+0x6bc>  // b.any
  4021c4:	ldr	x9, [x26, #120]
  4021c8:	ldr	x8, [x8, #8]
  4021cc:	cmp	x9, x8
  4021d0:	b.ne	40215c <__fxstatat@plt+0x6bc>  // b.any
  4021d4:	adrp	x22, 40b000 <__fxstatat@plt+0x9560>
  4021d8:	add	x22, x22, #0x80
  4021dc:	mov	x0, x20
  4021e0:	mov	x1, x22
  4021e4:	bl	401910 <strcmp@plt>
  4021e8:	mov	w2, #0x5                   	// #5
  4021ec:	cbz	w0, 40269c <__fxstatat@plt+0xbfc>
  4021f0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4021f4:	mov	x0, xzr
  4021f8:	add	x1, x1, #0x6dc
  4021fc:	bl	401a10 <dcgettext@plt>
  402200:	mov	x21, x0
  402204:	mov	w1, #0x4                   	// #4
  402208:	mov	w0, wzr
  40220c:	mov	x2, x20
  402210:	bl	404090 <__fxstatat@plt+0x25f0>
  402214:	mov	x20, x0
  402218:	mov	w0, #0x1                   	// #1
  40221c:	mov	w1, #0x4                   	// #4
  402220:	mov	x2, x22
  402224:	bl	404090 <__fxstatat@plt+0x25f0>
  402228:	mov	x4, x0
  40222c:	mov	w0, wzr
  402230:	mov	w1, wzr
  402234:	mov	x2, x21
  402238:	mov	x3, x20
  40223c:	bl	401710 <error@plt>
  402240:	b	4026d0 <__fxstatat@plt+0xc30>
  402244:	ldr	w22, [x26, #64]
  402248:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40224c:	mov	w2, #0x5                   	// #5
  402250:	mov	x0, xzr
  402254:	add	x1, x1, #0x758
  402258:	bl	401a10 <dcgettext@plt>
  40225c:	mov	x27, x0
  402260:	mov	w0, #0x4                   	// #4
  402264:	mov	x1, x20
  402268:	bl	404128 <__fxstatat@plt+0x2688>
  40226c:	mov	x3, x0
  402270:	mov	w0, wzr
  402274:	mov	w1, w22
  402278:	mov	x2, x27
  40227c:	b	402358 <__fxstatat@plt+0x8b8>
  402280:	ldr	x8, [x26, #88]
  402284:	cbnz	x8, 402290 <__fxstatat@plt+0x7f0>
  402288:	ldr	x8, [x26, #32]
  40228c:	cbz	x8, 402624 <__fxstatat@plt+0xb84>
  402290:	ldr	w27, [x26, #64]
  402294:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402298:	mov	w2, #0x5                   	// #5
  40229c:	mov	x0, xzr
  4022a0:	add	x1, x1, #0x747
  4022a4:	bl	401a10 <dcgettext@plt>
  4022a8:	mov	x22, x0
  4022ac:	mov	w0, #0x4                   	// #4
  4022b0:	mov	x1, x20
  4022b4:	bl	404128 <__fxstatat@plt+0x2688>
  4022b8:	mov	x3, x0
  4022bc:	mov	w0, wzr
  4022c0:	mov	w1, w27
  4022c4:	mov	x2, x22
  4022c8:	b	402358 <__fxstatat@plt+0x8b8>
  4022cc:	mov	x0, x19
  4022d0:	mov	x1, x26
  4022d4:	bl	405108 <__fxstatat@plt+0x3668>
  4022d8:	tbz	w0, #0, 402410 <__fxstatat@plt+0x970>
  4022dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	mov	x0, xzr
  4022e8:	add	x1, x1, #0x771
  4022ec:	bl	401a10 <dcgettext@plt>
  4022f0:	mov	x21, x0
  4022f4:	mov	w1, #0x3                   	// #3
  4022f8:	mov	w0, wzr
  4022fc:	mov	x2, x20
  402300:	bl	40434c <__fxstatat@plt+0x28ac>
  402304:	mov	x3, x0
  402308:	mov	w0, wzr
  40230c:	mov	w1, wzr
  402310:	mov	x2, x21
  402314:	bl	401710 <error@plt>
  402318:	mov	w22, wzr
  40231c:	b	402160 <__fxstatat@plt+0x6c0>
  402320:	ldrb	w8, [x25, #704]
  402324:	mov	w22, #0x1                   	// #1
  402328:	tbz	w8, #0, 402160 <__fxstatat@plt+0x6c0>
  40232c:	b	40236c <__fxstatat@plt+0x8cc>
  402330:	ldr	w22, [x26, #64]
  402334:	mov	w1, #0x3                   	// #3
  402338:	mov	w0, wzr
  40233c:	mov	x2, x20
  402340:	bl	40434c <__fxstatat@plt+0x28ac>
  402344:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  402348:	mov	x3, x0
  40234c:	mov	w0, wzr
  402350:	mov	w1, w22
  402354:	add	x2, x2, #0x8dd
  402358:	bl	401710 <error@plt>
  40235c:	ldrh	w8, [x26, #108]
  402360:	mov	w22, wzr
  402364:	cmp	w8, #0x6
  402368:	b.ne	40240c <__fxstatat@plt+0x96c>  // b.any
  40236c:	cbz	w22, 40240c <__fxstatat@plt+0x96c>
  402370:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402374:	ldr	x8, [x8, #752]
  402378:	cbz	x8, 40240c <__fxstatat@plt+0x96c>
  40237c:	ldr	x9, [x26, #128]
  402380:	ldr	x10, [x8]
  402384:	cmp	x9, x10
  402388:	b.ne	402410 <__fxstatat@plt+0x970>  // b.any
  40238c:	ldr	x9, [x26, #120]
  402390:	ldr	x8, [x8, #8]
  402394:	cmp	x9, x8
  402398:	b.ne	402410 <__fxstatat@plt+0x970>  // b.any
  40239c:	adrp	x22, 40b000 <__fxstatat@plt+0x9560>
  4023a0:	add	x22, x22, #0x80
  4023a4:	mov	x0, x20
  4023a8:	mov	x1, x22
  4023ac:	bl	401910 <strcmp@plt>
  4023b0:	mov	w2, #0x5                   	// #5
  4023b4:	cbz	w0, 402634 <__fxstatat@plt+0xb94>
  4023b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4023bc:	mov	x0, xzr
  4023c0:	add	x1, x1, #0x6dc
  4023c4:	bl	401a10 <dcgettext@plt>
  4023c8:	mov	x21, x0
  4023cc:	mov	w1, #0x4                   	// #4
  4023d0:	mov	w0, wzr
  4023d4:	mov	x2, x20
  4023d8:	bl	404090 <__fxstatat@plt+0x25f0>
  4023dc:	mov	x20, x0
  4023e0:	mov	w0, #0x1                   	// #1
  4023e4:	mov	w1, #0x4                   	// #4
  4023e8:	mov	x2, x22
  4023ec:	bl	404090 <__fxstatat@plt+0x25f0>
  4023f0:	mov	x4, x0
  4023f4:	mov	w0, wzr
  4023f8:	mov	w1, wzr
  4023fc:	mov	x2, x21
  402400:	mov	x3, x20
  402404:	bl	401710 <error@plt>
  402408:	b	402668 <__fxstatat@plt+0xbc8>
  40240c:	cbz	w22, 402608 <__fxstatat@plt+0xb68>
  402410:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402414:	ldrb	w8, [x8, #705]
  402418:	cmp	w8, #0x1
  40241c:	b.ne	402454 <__fxstatat@plt+0x9b4>  // b.any
  402420:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402424:	mov	w2, #0x5                   	// #5
  402428:	mov	x0, xzr
  40242c:	add	x1, x1, #0x82b
  402430:	bl	401a10 <dcgettext@plt>
  402434:	mov	x22, x0
  402438:	mov	w0, #0x4                   	// #4
  40243c:	mov	x1, x20
  402440:	bl	404128 <__fxstatat@plt+0x2688>
  402444:	mov	x2, x0
  402448:	mov	w0, #0x1                   	// #1
  40244c:	mov	x1, x22
  402450:	bl	4017f0 <__printf_chk@plt>
  402454:	ldr	w0, [x19, #44]
  402458:	ldur	x20, [x23, #36]
  40245c:	ldrb	w8, [x23]
  402460:	str	xzr, [sp, #8]
  402464:	cbz	x20, 4024e4 <__fxstatat@plt+0xa44>
  402468:	mov	x1, x21
  40246c:	mov	x2, x20
  402470:	cbz	w8, 4024fc <__fxstatat@plt+0xa5c>
  402474:	bl	407624 <__fxstatat@plt+0x5b84>
  402478:	cbz	w0, 402504 <__fxstatat@plt+0xa64>
  40247c:	bl	401a70 <__errno_location@plt>
  402480:	ldr	w22, [x0]
  402484:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402488:	mov	w2, #0x5                   	// #5
  40248c:	mov	x0, xzr
  402490:	add	x1, x1, #0x87d
  402494:	bl	401a10 <dcgettext@plt>
  402498:	mov	x27, x0
  40249c:	mov	w1, #0x4                   	// #4
  4024a0:	mov	w0, wzr
  4024a4:	mov	x2, x21
  4024a8:	bl	404090 <__fxstatat@plt+0x25f0>
  4024ac:	mov	x21, x0
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	mov	x1, x20
  4024b8:	bl	40457c <__fxstatat@plt+0x2adc>
  4024bc:	mov	x4, x0
  4024c0:	mov	w0, wzr
  4024c4:	mov	w1, w22
  4024c8:	mov	x2, x27
  4024cc:	mov	x3, x21
  4024d0:	bl	401710 <error@plt>
  4024d4:	mov	w22, wzr
  4024d8:	ldrb	w8, [x25, #704]
  4024dc:	tbnz	w8, #0, 402160 <__fxstatat@plt+0x6c0>
  4024e0:	b	402610 <__fxstatat@plt+0xb70>
  4024e4:	add	x2, sp, #0x8
  4024e8:	mov	x1, x21
  4024ec:	cbz	w8, 402514 <__fxstatat@plt+0xa74>
  4024f0:	bl	407404 <__fxstatat@plt+0x5964>
  4024f4:	tbz	w0, #31, 40252c <__fxstatat@plt+0xa8c>
  4024f8:	b	40251c <__fxstatat@plt+0xa7c>
  4024fc:	bl	407734 <__fxstatat@plt+0x5c94>
  402500:	cbnz	w0, 40247c <__fxstatat@plt+0x9dc>
  402504:	mov	w22, #0x1                   	// #1
  402508:	ldrb	w8, [x25, #704]
  40250c:	tbnz	w8, #0, 402160 <__fxstatat@plt+0x6c0>
  402510:	b	402610 <__fxstatat@plt+0xb70>
  402514:	bl	407514 <__fxstatat@plt+0x5a74>
  402518:	tbz	w0, #31, 40252c <__fxstatat@plt+0xa8c>
  40251c:	bl	401a70 <__errno_location@plt>
  402520:	ldr	w20, [x0]
  402524:	cmp	w20, #0x3d
  402528:	b.ne	4025cc <__fxstatat@plt+0xb2c>  // b.any
  40252c:	ldr	x20, [sp, #8]
  402530:	cbz	x20, 402584 <__fxstatat@plt+0xae4>
  402534:	bl	401a70 <__errno_location@plt>
  402538:	mov	w8, #0x5f                  	// #95
  40253c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402540:	str	w8, [x0]
  402544:	mov	w2, #0x5                   	// #5
  402548:	mov	x0, xzr
  40254c:	add	x1, x1, #0x8a2
  402550:	bl	401a10 <dcgettext@plt>
  402554:	mov	x21, x0
  402558:	mov	x0, x20
  40255c:	bl	40458c <__fxstatat@plt+0x2aec>
  402560:	mov	x3, x0
  402564:	mov	w1, #0x5f                  	// #95
  402568:	mov	w0, wzr
  40256c:	mov	x2, x21
  402570:	bl	401710 <error@plt>
  402574:	mov	w22, wzr
  402578:	ldrb	w8, [x25, #704]
  40257c:	tbnz	w8, #0, 402160 <__fxstatat@plt+0x6c0>
  402580:	b	402610 <__fxstatat@plt+0xb70>
  402584:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402588:	mov	w2, #0x5                   	// #5
  40258c:	mov	x0, xzr
  402590:	add	x1, x1, #0x84c
  402594:	bl	401a10 <dcgettext@plt>
  402598:	mov	x20, x0
  40259c:	mov	w0, #0x4                   	// #4
  4025a0:	mov	x1, x21
  4025a4:	bl	404128 <__fxstatat@plt+0x2688>
  4025a8:	mov	x3, x0
  4025ac:	mov	w0, wzr
  4025b0:	mov	w1, wzr
  4025b4:	mov	x2, x20
  4025b8:	bl	401710 <error@plt>
  4025bc:	mov	w22, wzr
  4025c0:	ldrb	w8, [x25, #704]
  4025c4:	tbnz	w8, #0, 402160 <__fxstatat@plt+0x6c0>
  4025c8:	b	402610 <__fxstatat@plt+0xb70>
  4025cc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	mov	x0, xzr
  4025d8:	add	x1, x1, #0x460
  4025dc:	bl	401a10 <dcgettext@plt>
  4025e0:	mov	x22, x0
  4025e4:	mov	w0, #0x4                   	// #4
  4025e8:	mov	x1, x21
  4025ec:	bl	404128 <__fxstatat@plt+0x2688>
  4025f0:	mov	x3, x0
  4025f4:	mov	w0, wzr
  4025f8:	mov	w1, w20
  4025fc:	mov	x2, x22
  402600:	bl	401710 <error@plt>
  402604:	mov	w22, wzr
  402608:	ldrb	w8, [x25, #704]
  40260c:	tbnz	w8, #0, 402160 <__fxstatat@plt+0x6c0>
  402610:	mov	w2, #0x4                   	// #4
  402614:	mov	x0, x19
  402618:	mov	x1, x26
  40261c:	bl	406ffc <__fxstatat@plt+0x555c>
  402620:	b	402160 <__fxstatat@plt+0x6c0>
  402624:	mov	w22, #0x1                   	// #1
  402628:	str	x22, [x26, #32]
  40262c:	mov	w2, #0x1                   	// #1
  402630:	b	402614 <__fxstatat@plt+0xb74>
  402634:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402638:	mov	x0, xzr
  40263c:	add	x1, x1, #0x6af
  402640:	bl	401a10 <dcgettext@plt>
  402644:	mov	x21, x0
  402648:	mov	w0, #0x4                   	// #4
  40264c:	mov	x1, x20
  402650:	bl	404128 <__fxstatat@plt+0x2688>
  402654:	mov	x3, x0
  402658:	mov	w0, wzr
  40265c:	mov	w1, wzr
  402660:	mov	x2, x21
  402664:	bl	401710 <error@plt>
  402668:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40266c:	mov	w2, #0x5                   	// #5
  402670:	mov	x0, xzr
  402674:	add	x1, x1, #0x716
  402678:	bl	401a10 <dcgettext@plt>
  40267c:	mov	x2, x0
  402680:	mov	w0, wzr
  402684:	mov	w1, wzr
  402688:	bl	401710 <error@plt>
  40268c:	mov	w22, wzr
  402690:	ldrb	w8, [x25, #704]
  402694:	tbnz	w8, #0, 402160 <__fxstatat@plt+0x6c0>
  402698:	b	402610 <__fxstatat@plt+0xb70>
  40269c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4026a0:	mov	x0, xzr
  4026a4:	add	x1, x1, #0x6af
  4026a8:	bl	401a10 <dcgettext@plt>
  4026ac:	mov	x21, x0
  4026b0:	mov	w0, #0x4                   	// #4
  4026b4:	mov	x1, x20
  4026b8:	bl	404128 <__fxstatat@plt+0x2688>
  4026bc:	mov	x3, x0
  4026c0:	mov	w0, wzr
  4026c4:	mov	w1, wzr
  4026c8:	mov	x2, x21
  4026cc:	bl	401710 <error@plt>
  4026d0:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4026d4:	mov	w2, #0x5                   	// #5
  4026d8:	mov	x0, xzr
  4026dc:	add	x1, x1, #0x716
  4026e0:	bl	401a10 <dcgettext@plt>
  4026e4:	mov	x2, x0
  4026e8:	mov	w0, wzr
  4026ec:	mov	w1, wzr
  4026f0:	bl	401710 <error@plt>
  4026f4:	mov	w2, #0x4                   	// #4
  4026f8:	mov	x0, x19
  4026fc:	mov	x1, x26
  402700:	bl	406ffc <__fxstatat@plt+0x555c>
  402704:	mov	x0, x19
  402708:	bl	405b30 <__fxstatat@plt+0x4090>
  40270c:	b	402318 <__fxstatat@plt+0x878>
  402710:	mov	w24, #0x1                   	// #1
  402714:	bl	401a70 <__errno_location@plt>
  402718:	ldr	w21, [x0]
  40271c:	mov	x20, x0
  402720:	cbz	w21, 40274c <__fxstatat@plt+0xcac>
  402724:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402728:	add	x1, x1, #0x68e
  40272c:	mov	w2, #0x5                   	// #5
  402730:	mov	x0, xzr
  402734:	bl	401a10 <dcgettext@plt>
  402738:	mov	x2, x0
  40273c:	mov	w0, wzr
  402740:	mov	w1, w21
  402744:	bl	401710 <error@plt>
  402748:	mov	w24, wzr
  40274c:	mov	x0, x19
  402750:	bl	4059a8 <__fxstatat@plt+0x3f08>
  402754:	cbz	w0, 402784 <__fxstatat@plt+0xce4>
  402758:	ldr	w19, [x20]
  40275c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402760:	add	x1, x1, #0x69e
  402764:	mov	w2, #0x5                   	// #5
  402768:	mov	x0, xzr
  40276c:	bl	401a10 <dcgettext@plt>
  402770:	mov	x2, x0
  402774:	mov	w0, wzr
  402778:	mov	w1, w19
  40277c:	bl	401710 <error@plt>
  402780:	mov	w24, wzr
  402784:	eor	w0, w24, #0x1
  402788:	ldp	x20, x19, [sp, #96]
  40278c:	ldp	x22, x21, [sp, #80]
  402790:	ldp	x24, x23, [sp, #64]
  402794:	ldp	x26, x25, [sp, #48]
  402798:	ldp	x28, x27, [sp, #32]
  40279c:	ldp	x29, x30, [sp, #16]
  4027a0:	add	sp, sp, #0x70
  4027a4:	ret
  4027a8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  4027ac:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  4027b0:	ldr	x0, [x8, #680]
  4027b4:	ldr	x3, [x9, #544]
  4027b8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4027bc:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4027c0:	adrp	x4, 40a000 <__fxstatat@plt+0x8560>
  4027c4:	adrp	x5, 40a000 <__fxstatat@plt+0x8560>
  4027c8:	add	x1, x1, #0x3ab
  4027cc:	add	x2, x2, #0x3d2
  4027d0:	add	x4, x4, #0x3e0
  4027d4:	add	x5, x5, #0x3ee
  4027d8:	mov	x6, xzr
  4027dc:	bl	404c10 <__fxstatat@plt+0x3170>
  4027e0:	mov	w0, wzr
  4027e4:	bl	401700 <exit@plt>
  4027e8:	mov	w0, wzr
  4027ec:	bl	401bbc <__fxstatat@plt+0x11c>
  4027f0:	cmp	w9, w20
  4027f4:	b.ge	402910 <__fxstatat@plt+0xe70>  // b.tcont
  4027f8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4027fc:	add	x1, x1, #0x447
  402800:	mov	w2, #0x5                   	// #5
  402804:	mov	x0, xzr
  402808:	bl	401a10 <dcgettext@plt>
  40280c:	sub	w8, w20, #0x1
  402810:	ldr	x8, [x19, w8, sxtw #3]
  402814:	mov	x19, x0
  402818:	mov	x0, x8
  40281c:	bl	40458c <__fxstatat@plt+0x2aec>
  402820:	mov	x3, x0
  402824:	mov	w0, wzr
  402828:	mov	w1, wzr
  40282c:	mov	x2, x19
  402830:	bl	401710 <error@plt>
  402834:	mov	w0, #0x1                   	// #1
  402838:	bl	401bbc <__fxstatat@plt+0x11c>
  40283c:	bl	401a70 <__errno_location@plt>
  402840:	mov	w8, #0x5f                  	// #95
  402844:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402848:	str	w8, [x0]
  40284c:	add	x1, x1, #0x460
  402850:	mov	w2, #0x5                   	// #5
  402854:	mov	x0, xzr
  402858:	bl	401a10 <dcgettext@plt>
  40285c:	mov	x19, x0
  402860:	mov	w0, #0x4                   	// #4
  402864:	mov	x1, x22
  402868:	bl	404128 <__fxstatat@plt+0x2688>
  40286c:	b	4028b8 <__fxstatat@plt+0xe18>
  402870:	sxtw	x8, w9
  402874:	add	w9, w9, #0x1
  402878:	str	w9, [x21, #672]
  40287c:	ldr	x8, [x19, x8, lsl #3]
  402880:	adrp	x19, 41c000 <__fxstatat@plt+0x1a560>
  402884:	str	x8, [x19, #744]
  402888:	bl	401a70 <__errno_location@plt>
  40288c:	mov	w8, #0x5f                  	// #95
  402890:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402894:	str	w8, [x0]
  402898:	add	x1, x1, #0x485
  40289c:	mov	w2, #0x5                   	// #5
  4028a0:	mov	x0, xzr
  4028a4:	bl	401a10 <dcgettext@plt>
  4028a8:	ldr	x8, [x19, #744]
  4028ac:	mov	x19, x0
  4028b0:	mov	x0, x8
  4028b4:	bl	40458c <__fxstatat@plt+0x2aec>
  4028b8:	mov	x3, x0
  4028bc:	mov	w0, #0x1                   	// #1
  4028c0:	mov	w1, #0x5f                  	// #95
  4028c4:	mov	x2, x19
  4028c8:	bl	401710 <error@plt>
  4028cc:	bl	401a70 <__errno_location@plt>
  4028d0:	ldr	w19, [x0]
  4028d4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4028d8:	add	x1, x1, #0x499
  4028dc:	mov	w2, #0x5                   	// #5
  4028e0:	mov	x0, xzr
  4028e4:	bl	401a10 <dcgettext@plt>
  4028e8:	adrp	x1, 40b000 <__fxstatat@plt+0x9560>
  4028ec:	mov	x20, x0
  4028f0:	add	x1, x1, #0x80
  4028f4:	mov	w0, #0x4                   	// #4
  4028f8:	bl	404128 <__fxstatat@plt+0x2688>
  4028fc:	mov	x3, x0
  402900:	mov	w0, #0x1                   	// #1
  402904:	mov	w1, w19
  402908:	mov	x2, x20
  40290c:	bl	401710 <error@plt>
  402910:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402914:	add	x1, x1, #0x437
  402918:	mov	w2, #0x5                   	// #5
  40291c:	mov	x0, xzr
  402920:	bl	401a10 <dcgettext@plt>
  402924:	mov	x2, x0
  402928:	mov	w0, wzr
  40292c:	mov	w1, wzr
  402930:	bl	401710 <error@plt>
  402934:	mov	w0, #0x1                   	// #1
  402938:	bl	401bbc <__fxstatat@plt+0x11c>
  40293c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402940:	add	x1, x1, #0x3fb
  402944:	b	402950 <__fxstatat@plt+0xeb0>
  402948:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40294c:	add	x1, x1, #0x425
  402950:	mov	w2, #0x5                   	// #5
  402954:	mov	x0, xzr
  402958:	bl	401a10 <dcgettext@plt>
  40295c:	mov	x2, x0
  402960:	mov	w0, #0x1                   	// #1
  402964:	mov	w1, wzr
  402968:	bl	401710 <error@plt>
  40296c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402970:	str	x0, [x8, #784]
  402974:	ret
  402978:	and	w8, w0, #0x1
  40297c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  402980:	strb	w8, [x9, #776]
  402984:	ret
  402988:	stp	x29, x30, [sp, #-48]!
  40298c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402990:	ldr	x0, [x8, #680]
  402994:	str	x21, [sp, #16]
  402998:	stp	x20, x19, [sp, #32]
  40299c:	mov	x29, sp
  4029a0:	bl	407844 <__fxstatat@plt+0x5da4>
  4029a4:	cbz	w0, 4029c4 <__fxstatat@plt+0xf24>
  4029a8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  4029ac:	ldrb	w8, [x8, #776]
  4029b0:	cbz	w8, 4029e4 <__fxstatat@plt+0xf44>
  4029b4:	bl	401a70 <__errno_location@plt>
  4029b8:	ldr	w8, [x0]
  4029bc:	cmp	w8, #0x20
  4029c0:	b.ne	4029e4 <__fxstatat@plt+0xf44>  // b.any
  4029c4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  4029c8:	ldr	x0, [x8, #656]
  4029cc:	bl	407844 <__fxstatat@plt+0x5da4>
  4029d0:	cbnz	w0, 402a50 <__fxstatat@plt+0xfb0>
  4029d4:	ldp	x20, x19, [sp, #32]
  4029d8:	ldr	x21, [sp, #16]
  4029dc:	ldp	x29, x30, [sp], #48
  4029e0:	ret
  4029e4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4029e8:	add	x1, x1, #0x8cd
  4029ec:	mov	w2, #0x5                   	// #5
  4029f0:	mov	x0, xzr
  4029f4:	bl	401a10 <dcgettext@plt>
  4029f8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  4029fc:	ldr	x21, [x8, #784]
  402a00:	mov	x19, x0
  402a04:	bl	401a70 <__errno_location@plt>
  402a08:	ldr	w20, [x0]
  402a0c:	cbnz	x21, 402a2c <__fxstatat@plt+0xf8c>
  402a10:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  402a14:	add	x2, x2, #0x8dd
  402a18:	mov	w0, wzr
  402a1c:	mov	w1, w20
  402a20:	mov	x3, x19
  402a24:	bl	401710 <error@plt>
  402a28:	b	402a50 <__fxstatat@plt+0xfb0>
  402a2c:	mov	x0, x21
  402a30:	bl	4042a4 <__fxstatat@plt+0x2804>
  402a34:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  402a38:	mov	x3, x0
  402a3c:	add	x2, x2, #0x8d9
  402a40:	mov	w0, wzr
  402a44:	mov	w1, w20
  402a48:	mov	x4, x19
  402a4c:	bl	401710 <error@plt>
  402a50:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402a54:	ldr	w0, [x8, #552]
  402a58:	bl	4016c0 <_exit@plt>
  402a5c:	stp	x29, x30, [sp, #-32]!
  402a60:	stp	x20, x19, [sp, #16]
  402a64:	mov	x29, sp
  402a68:	cbz	x0, 402ae8 <__fxstatat@plt+0x1048>
  402a6c:	mov	w1, #0x2f                  	// #47
  402a70:	mov	x19, x0
  402a74:	bl	401880 <strrchr@plt>
  402a78:	cmp	x0, #0x0
  402a7c:	csinc	x20, x19, x0, eq  // eq = none
  402a80:	sub	x8, x20, x19
  402a84:	cmp	x8, #0x7
  402a88:	b.lt	402acc <__fxstatat@plt+0x102c>  // b.tstop
  402a8c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402a90:	sub	x0, x20, #0x7
  402a94:	add	x1, x1, #0x918
  402a98:	mov	w2, #0x7                   	// #7
  402a9c:	bl	4017c0 <strncmp@plt>
  402aa0:	cbnz	w0, 402acc <__fxstatat@plt+0x102c>
  402aa4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  402aa8:	add	x1, x1, #0x920
  402aac:	mov	w2, #0x3                   	// #3
  402ab0:	mov	x0, x20
  402ab4:	bl	4017c0 <strncmp@plt>
  402ab8:	mov	x19, x20
  402abc:	cbnz	w0, 402acc <__fxstatat@plt+0x102c>
  402ac0:	add	x19, x20, #0x3
  402ac4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402ac8:	str	x19, [x8, #688]
  402acc:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402ad0:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  402ad4:	str	x19, [x8, #792]
  402ad8:	str	x19, [x9, #648]
  402adc:	ldp	x20, x19, [sp, #16]
  402ae0:	ldp	x29, x30, [sp], #32
  402ae4:	ret
  402ae8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402aec:	ldr	x3, [x8, #656]
  402af0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  402af4:	add	x0, x0, #0x8e0
  402af8:	mov	w1, #0x37                  	// #55
  402afc:	mov	w2, #0x1                   	// #1
  402b00:	bl	401990 <fwrite@plt>
  402b04:	bl	4018b0 <abort@plt>
  402b08:	stp	x29, x30, [sp, #-48]!
  402b0c:	str	x21, [sp, #16]
  402b10:	stp	x20, x19, [sp, #32]
  402b14:	mov	x29, sp
  402b18:	mov	x19, x0
  402b1c:	bl	401a70 <__errno_location@plt>
  402b20:	ldr	w21, [x0]
  402b24:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402b28:	add	x8, x8, #0x320
  402b2c:	cmp	x19, #0x0
  402b30:	mov	x20, x0
  402b34:	csel	x0, x8, x19, eq  // eq = none
  402b38:	mov	w1, #0x38                  	// #56
  402b3c:	bl	404fc8 <__fxstatat@plt+0x3528>
  402b40:	str	w21, [x20]
  402b44:	ldp	x20, x19, [sp, #32]
  402b48:	ldr	x21, [sp, #16]
  402b4c:	ldp	x29, x30, [sp], #48
  402b50:	ret
  402b54:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402b58:	add	x8, x8, #0x320
  402b5c:	cmp	x0, #0x0
  402b60:	csel	x8, x8, x0, eq  // eq = none
  402b64:	ldr	w0, [x8]
  402b68:	ret
  402b6c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402b70:	add	x8, x8, #0x320
  402b74:	cmp	x0, #0x0
  402b78:	csel	x8, x8, x0, eq  // eq = none
  402b7c:	str	w1, [x8]
  402b80:	ret
  402b84:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402b88:	add	x8, x8, #0x320
  402b8c:	cmp	x0, #0x0
  402b90:	ubfx	w9, w1, #5, #3
  402b94:	csel	x8, x8, x0, eq  // eq = none
  402b98:	add	x8, x8, w9, uxtw #2
  402b9c:	ldr	w9, [x8, #8]
  402ba0:	lsr	w10, w9, w1
  402ba4:	and	w0, w10, #0x1
  402ba8:	and	w10, w2, #0x1
  402bac:	eor	w10, w0, w10
  402bb0:	lsl	w10, w10, w1
  402bb4:	eor	w9, w10, w9
  402bb8:	str	w9, [x8, #8]
  402bbc:	ret
  402bc0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402bc4:	add	x8, x8, #0x320
  402bc8:	cmp	x0, #0x0
  402bcc:	csel	x8, x8, x0, eq  // eq = none
  402bd0:	ldr	w0, [x8, #4]
  402bd4:	str	w1, [x8, #4]
  402bd8:	ret
  402bdc:	stp	x29, x30, [sp, #-16]!
  402be0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402be4:	add	x8, x8, #0x320
  402be8:	cmp	x0, #0x0
  402bec:	csel	x8, x8, x0, eq  // eq = none
  402bf0:	mov	w9, #0xa                   	// #10
  402bf4:	mov	x29, sp
  402bf8:	str	w9, [x8]
  402bfc:	cbz	x1, 402c10 <__fxstatat@plt+0x1170>
  402c00:	cbz	x2, 402c10 <__fxstatat@plt+0x1170>
  402c04:	stp	x1, x2, [x8, #40]
  402c08:	ldp	x29, x30, [sp], #16
  402c0c:	ret
  402c10:	bl	4018b0 <abort@plt>
  402c14:	sub	sp, sp, #0x60
  402c18:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  402c1c:	add	x8, x8, #0x320
  402c20:	cmp	x4, #0x0
  402c24:	stp	x29, x30, [sp, #16]
  402c28:	str	x25, [sp, #32]
  402c2c:	stp	x24, x23, [sp, #48]
  402c30:	stp	x22, x21, [sp, #64]
  402c34:	stp	x20, x19, [sp, #80]
  402c38:	add	x29, sp, #0x10
  402c3c:	mov	x19, x3
  402c40:	mov	x20, x2
  402c44:	mov	x21, x1
  402c48:	mov	x22, x0
  402c4c:	csel	x24, x8, x4, eq  // eq = none
  402c50:	bl	401a70 <__errno_location@plt>
  402c54:	ldp	w4, w5, [x24]
  402c58:	ldp	x7, x8, [x24, #40]
  402c5c:	ldr	w25, [x0]
  402c60:	mov	x23, x0
  402c64:	add	x6, x24, #0x8
  402c68:	mov	x0, x22
  402c6c:	mov	x1, x21
  402c70:	mov	x2, x20
  402c74:	mov	x3, x19
  402c78:	str	x8, [sp]
  402c7c:	bl	402ca0 <__fxstatat@plt+0x1200>
  402c80:	str	w25, [x23]
  402c84:	ldp	x20, x19, [sp, #80]
  402c88:	ldp	x22, x21, [sp, #64]
  402c8c:	ldp	x24, x23, [sp, #48]
  402c90:	ldr	x25, [sp, #32]
  402c94:	ldp	x29, x30, [sp, #16]
  402c98:	add	sp, sp, #0x60
  402c9c:	ret
  402ca0:	sub	sp, sp, #0x120
  402ca4:	stp	x29, x30, [sp, #192]
  402ca8:	add	x29, sp, #0xc0
  402cac:	ldr	x8, [x29, #96]
  402cb0:	stp	x28, x27, [sp, #208]
  402cb4:	stp	x26, x25, [sp, #224]
  402cb8:	stp	x24, x23, [sp, #240]
  402cbc:	stp	x22, x21, [sp, #256]
  402cc0:	stp	x20, x19, [sp, #272]
  402cc4:	str	x7, [sp, #96]
  402cc8:	stur	x6, [x29, #-40]
  402ccc:	mov	w20, w5
  402cd0:	mov	w24, w4
  402cd4:	mov	x22, x3
  402cd8:	mov	x19, x2
  402cdc:	mov	x23, x1
  402ce0:	stur	x8, [x29, #-88]
  402ce4:	mov	x28, x0
  402ce8:	bl	401960 <__ctype_get_mb_cur_max@plt>
  402cec:	mov	w8, wzr
  402cf0:	mov	w15, wzr
  402cf4:	stp	wzr, w20, [sp, #84]
  402cf8:	ubfx	w21, w20, #1, #1
  402cfc:	mov	w20, w24
  402d00:	add	x9, x19, #0x1
  402d04:	mov	w14, #0x1                   	// #1
  402d08:	str	x0, [sp, #32]
  402d0c:	str	xzr, [sp, #72]
  402d10:	stur	xzr, [x29, #-64]
  402d14:	stur	xzr, [x29, #-32]
  402d18:	stur	x9, [x29, #-80]
  402d1c:	cmp	w20, #0xa
  402d20:	b.hi	403c4c <__fxstatat@plt+0x21ac>  // b.pmore
  402d24:	adrp	x12, 40a000 <__fxstatat@plt+0x8560>
  402d28:	mov	w9, w20
  402d2c:	add	x12, x12, #0x928
  402d30:	adr	x10, 402d54 <__fxstatat@plt+0x12b4>
  402d34:	ldrb	w11, [x12, x9]
  402d38:	add	x10, x10, x11, lsl #2
  402d3c:	mov	x24, x23
  402d40:	mov	x27, xzr
  402d44:	mov	w17, wzr
  402d48:	mov	w16, #0x1                   	// #1
  402d4c:	mov	x23, x22
  402d50:	br	x10
  402d54:	adrp	x25, 40a000 <__fxstatat@plt+0x8560>
  402d58:	add	x25, x25, #0xa86
  402d5c:	mov	w2, #0x5                   	// #5
  402d60:	mov	x0, xzr
  402d64:	mov	x1, x25
  402d68:	mov	w27, w15
  402d6c:	mov	w26, w14
  402d70:	mov	w22, w20
  402d74:	bl	401a10 <dcgettext@plt>
  402d78:	mov	x20, x0
  402d7c:	cmp	x0, x25
  402d80:	b.ne	402f50 <__fxstatat@plt+0x14b0>  // b.any
  402d84:	bl	408d2c <__fxstatat@plt+0x728c>
  402d88:	ldrb	w8, [x0]
  402d8c:	and	w8, w8, #0xffffffdf
  402d90:	cmp	w8, #0x47
  402d94:	b.eq	402ee0 <__fxstatat@plt+0x1440>  // b.none
  402d98:	cmp	w8, #0x55
  402d9c:	mov	w9, w22
  402da0:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402da4:	ldrb	w8, [x0, #1]
  402da8:	and	w8, w8, #0xffffffdf
  402dac:	cmp	w8, #0x54
  402db0:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402db4:	ldrb	w8, [x0, #2]
  402db8:	and	w8, w8, #0xffffffdf
  402dbc:	cmp	w8, #0x46
  402dc0:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402dc4:	ldrb	w8, [x0, #3]
  402dc8:	cmp	w8, #0x2d
  402dcc:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402dd0:	ldrb	w8, [x0, #4]
  402dd4:	cmp	w8, #0x38
  402dd8:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402ddc:	ldrb	w8, [x0, #5]
  402de0:	cbnz	w8, 402f38 <__fxstatat@plt+0x1498>
  402de4:	adrp	x20, 40a000 <__fxstatat@plt+0x8560>
  402de8:	add	x20, x20, #0xa88
  402dec:	b	402f50 <__fxstatat@plt+0x14b0>
  402df0:	mov	w8, #0x1                   	// #1
  402df4:	b	402e74 <__fxstatat@plt+0x13d4>
  402df8:	tbnz	w21, #0, 402e74 <__fxstatat@plt+0x13d4>
  402dfc:	mov	w16, w8
  402e00:	mov	w17, wzr
  402e04:	cbz	x24, 402e10 <__fxstatat@plt+0x1370>
  402e08:	mov	w8, #0x27                  	// #39
  402e0c:	strb	w8, [x28]
  402e10:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  402e14:	add	x8, x8, #0xff5
  402e18:	stur	x8, [x29, #-64]
  402e1c:	mov	w8, #0x1                   	// #1
  402e20:	mov	w20, #0x2                   	// #2
  402e24:	mov	w27, #0x1                   	// #1
  402e28:	stur	x8, [x29, #-32]
  402e2c:	b	4030e0 <__fxstatat@plt+0x1640>
  402e30:	tbz	w21, #0, 402e9c <__fxstatat@plt+0x13fc>
  402e34:	mov	w8, #0x1                   	// #1
  402e38:	stur	x8, [x29, #-32]
  402e3c:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  402e40:	add	x8, x8, #0xa84
  402e44:	mov	x27, xzr
  402e48:	mov	w20, #0x5                   	// #5
  402e4c:	stur	x8, [x29, #-64]
  402e50:	mov	w16, #0x1                   	// #1
  402e54:	mov	w17, #0x1                   	// #1
  402e58:	b	4030e0 <__fxstatat@plt+0x1640>
  402e5c:	mov	w20, wzr
  402e60:	mov	x27, xzr
  402e64:	mov	w17, wzr
  402e68:	mov	w16, w8
  402e6c:	b	4030e0 <__fxstatat@plt+0x1640>
  402e70:	tbz	w21, #0, 402ed0 <__fxstatat@plt+0x1430>
  402e74:	mov	w9, #0x1                   	// #1
  402e78:	stur	x9, [x29, #-32]
  402e7c:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  402e80:	add	x9, x9, #0xff5
  402e84:	mov	x27, xzr
  402e88:	mov	w20, #0x2                   	// #2
  402e8c:	stur	x9, [x29, #-64]
  402e90:	mov	w16, w8
  402e94:	mov	w17, #0x1                   	// #1
  402e98:	b	4030e0 <__fxstatat@plt+0x1640>
  402e9c:	mov	w17, wzr
  402ea0:	cbz	x24, 402eac <__fxstatat@plt+0x140c>
  402ea4:	mov	w8, #0x22                  	// #34
  402ea8:	strb	w8, [x28]
  402eac:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  402eb0:	add	x8, x8, #0xa84
  402eb4:	stur	x8, [x29, #-64]
  402eb8:	mov	w8, #0x1                   	// #1
  402ebc:	mov	w27, #0x1                   	// #1
  402ec0:	mov	w20, #0x5                   	// #5
  402ec4:	stur	x8, [x29, #-32]
  402ec8:	mov	w16, #0x1                   	// #1
  402ecc:	b	4030e0 <__fxstatat@plt+0x1640>
  402ed0:	mov	w16, #0x1                   	// #1
  402ed4:	mov	w17, wzr
  402ed8:	cbnz	x24, 402e08 <__fxstatat@plt+0x1368>
  402edc:	b	402e10 <__fxstatat@plt+0x1370>
  402ee0:	ldrb	w8, [x0, #1]
  402ee4:	mov	w9, w22
  402ee8:	and	w8, w8, #0xffffffdf
  402eec:	cmp	w8, #0x42
  402ef0:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402ef4:	ldrb	w8, [x0, #2]
  402ef8:	cmp	w8, #0x31
  402efc:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402f00:	ldrb	w8, [x0, #3]
  402f04:	cmp	w8, #0x38
  402f08:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402f0c:	ldrb	w8, [x0, #4]
  402f10:	cmp	w8, #0x30
  402f14:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402f18:	ldrb	w8, [x0, #5]
  402f1c:	cmp	w8, #0x33
  402f20:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402f24:	ldrb	w8, [x0, #6]
  402f28:	cmp	w8, #0x30
  402f2c:	b.ne	402f38 <__fxstatat@plt+0x1498>  // b.any
  402f30:	ldrb	w8, [x0, #7]
  402f34:	cbz	w8, 403b18 <__fxstatat@plt+0x2078>
  402f38:	cmp	w9, #0x9
  402f3c:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  402f40:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  402f44:	add	x8, x8, #0xff5
  402f48:	add	x9, x9, #0xa84
  402f4c:	csel	x20, x9, x8, eq  // eq = none
  402f50:	adrp	x25, 40a000 <__fxstatat@plt+0x8560>
  402f54:	add	x25, x25, #0xff5
  402f58:	mov	w2, #0x5                   	// #5
  402f5c:	mov	x0, xzr
  402f60:	mov	x1, x25
  402f64:	bl	401a10 <dcgettext@plt>
  402f68:	cmp	x0, x25
  402f6c:	stur	x0, [x29, #-88]
  402f70:	str	x20, [sp, #96]
  402f74:	b.eq	402f80 <__fxstatat@plt+0x14e0>  // b.none
  402f78:	mov	w20, w22
  402f7c:	b	403064 <__fxstatat@plt+0x15c4>
  402f80:	bl	408d2c <__fxstatat@plt+0x728c>
  402f84:	ldrb	w8, [x0]
  402f88:	and	w8, w8, #0xffffffdf
  402f8c:	cmp	w8, #0x47
  402f90:	b.eq	402ff0 <__fxstatat@plt+0x1550>  // b.none
  402f94:	cmp	w8, #0x55
  402f98:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  402f9c:	ldrb	w8, [x0, #1]
  402fa0:	and	w8, w8, #0xffffffdf
  402fa4:	cmp	w8, #0x54
  402fa8:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  402fac:	ldrb	w8, [x0, #2]
  402fb0:	and	w8, w8, #0xffffffdf
  402fb4:	cmp	w8, #0x46
  402fb8:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  402fbc:	ldrb	w8, [x0, #3]
  402fc0:	cmp	w8, #0x2d
  402fc4:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  402fc8:	ldrb	w8, [x0, #4]
  402fcc:	cmp	w8, #0x38
  402fd0:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  402fd4:	ldrb	w8, [x0, #5]
  402fd8:	cbnz	w8, 403044 <__fxstatat@plt+0x15a4>
  402fdc:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  402fe0:	add	x8, x8, #0xa8c
  402fe4:	stur	x8, [x29, #-88]
  402fe8:	mov	w20, w22
  402fec:	b	403064 <__fxstatat@plt+0x15c4>
  402ff0:	ldrb	w8, [x0, #1]
  402ff4:	and	w8, w8, #0xffffffdf
  402ff8:	cmp	w8, #0x42
  402ffc:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  403000:	ldrb	w8, [x0, #2]
  403004:	cmp	w8, #0x31
  403008:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  40300c:	ldrb	w8, [x0, #3]
  403010:	cmp	w8, #0x38
  403014:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  403018:	ldrb	w8, [x0, #4]
  40301c:	cmp	w8, #0x30
  403020:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  403024:	ldrb	w8, [x0, #5]
  403028:	cmp	w8, #0x33
  40302c:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  403030:	ldrb	w8, [x0, #6]
  403034:	cmp	w8, #0x30
  403038:	b.ne	403044 <__fxstatat@plt+0x15a4>  // b.any
  40303c:	ldrb	w8, [x0, #7]
  403040:	cbz	w8, 403b24 <__fxstatat@plt+0x2084>
  403044:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  403048:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  40304c:	cmp	w22, #0x9
  403050:	add	x8, x8, #0xff5
  403054:	add	x9, x9, #0xa84
  403058:	mov	w20, w22
  40305c:	csel	x8, x9, x8, eq  // eq = none
  403060:	stur	x8, [x29, #-88]
  403064:	mov	w14, w26
  403068:	mov	w15, w27
  40306c:	tbnz	w21, #0, 4030b0 <__fxstatat@plt+0x1610>
  403070:	ldr	x8, [sp, #96]
  403074:	ldrb	w9, [x8]
  403078:	cbz	w9, 4030b0 <__fxstatat@plt+0x1610>
  40307c:	mov	w26, w15
  403080:	mov	w22, w14
  403084:	mov	x10, xzr
  403088:	add	x8, x8, #0x1
  40308c:	b	4030a0 <__fxstatat@plt+0x1600>
  403090:	ldrb	w9, [x8, x10]
  403094:	add	x27, x10, #0x1
  403098:	mov	x10, x27
  40309c:	cbz	w9, 4030bc <__fxstatat@plt+0x161c>
  4030a0:	cmp	x10, x24
  4030a4:	b.cs	403090 <__fxstatat@plt+0x15f0>  // b.hs, b.nlast
  4030a8:	strb	w9, [x28, x10]
  4030ac:	b	403090 <__fxstatat@plt+0x15f0>
  4030b0:	mov	w26, w15
  4030b4:	mov	w22, w14
  4030b8:	mov	x27, xzr
  4030bc:	ldur	x25, [x29, #-88]
  4030c0:	mov	x0, x25
  4030c4:	bl	4016e0 <strlen@plt>
  4030c8:	stur	x0, [x29, #-32]
  4030cc:	mov	w16, #0x1                   	// #1
  4030d0:	stur	x25, [x29, #-64]
  4030d4:	mov	w17, w21
  4030d8:	mov	w14, w22
  4030dc:	mov	w15, w26
  4030e0:	ldp	x8, x9, [x29, #-40]
  4030e4:	eor	w18, w17, #0x1
  4030e8:	stur	w18, [x29, #-68]
  4030ec:	mov	x22, xzr
  4030f0:	cmp	x8, #0x0
  4030f4:	cset	w8, eq  // eq = none
  4030f8:	cmp	x9, #0x0
  4030fc:	cset	w9, ne  // ne = any
  403100:	cmp	w20, #0x2
  403104:	cset	w10, ne  // ne = any
  403108:	and	w13, w10, w16
  40310c:	and	w12, w9, w17
  403110:	orr	w10, w10, w18
  403114:	and	w18, w9, w13
  403118:	orr	w9, w13, w17
  40311c:	eor	w9, w9, #0x1
  403120:	cset	w11, eq  // eq = none
  403124:	orr	w8, w8, w9
  403128:	and	w12, w16, w12
  40312c:	str	w10, [sp, #92]
  403130:	and	w10, w11, w17
  403134:	stur	w8, [x29, #-24]
  403138:	eor	w8, w16, #0x1
  40313c:	stp	w10, w12, [sp, #60]
  403140:	stur	w16, [x29, #-72]
  403144:	str	w8, [sp, #68]
  403148:	stp	w17, w20, [x29, #-48]
  40314c:	stur	w18, [x29, #-52]
  403150:	cmn	x23, #0x1
  403154:	b.eq	403164 <__fxstatat@plt+0x16c4>  // b.none
  403158:	cmp	x22, x23
  40315c:	b.ne	40316c <__fxstatat@plt+0x16cc>  // b.any
  403160:	b	403aa8 <__fxstatat@plt+0x2008>
  403164:	ldrb	w8, [x19, x22]
  403168:	cbz	w8, 403ab0 <__fxstatat@plt+0x2010>
  40316c:	cbz	w18, 4031b4 <__fxstatat@plt+0x1714>
  403170:	ldur	x8, [x29, #-32]
  403174:	cmp	x8, #0x2
  403178:	add	x20, x22, x8
  40317c:	b.cc	4031a8 <__fxstatat@plt+0x1708>  // b.lo, b.ul, b.last
  403180:	cmn	x23, #0x1
  403184:	b.ne	4031a8 <__fxstatat@plt+0x1708>  // b.any
  403188:	mov	x0, x19
  40318c:	mov	w21, w14
  403190:	mov	w25, w15
  403194:	bl	4016e0 <strlen@plt>
  403198:	ldp	w18, w17, [x29, #-52]
  40319c:	mov	x23, x0
  4031a0:	mov	w15, w25
  4031a4:	mov	w14, w21
  4031a8:	cmp	x20, x23
  4031ac:	b.ls	4031c8 <__fxstatat@plt+0x1728>  // b.plast
  4031b0:	ldur	w20, [x29, #-44]
  4031b4:	mov	w25, wzr
  4031b8:	ldrb	w21, [x19, x22]
  4031bc:	cmp	w21, #0x7e
  4031c0:	b.ls	403214 <__fxstatat@plt+0x1774>  // b.plast
  4031c4:	b	403464 <__fxstatat@plt+0x19c4>
  4031c8:	ldur	x1, [x29, #-64]
  4031cc:	ldur	x2, [x29, #-32]
  4031d0:	add	x0, x19, x22
  4031d4:	mov	w26, w15
  4031d8:	mov	w21, w14
  4031dc:	bl	401830 <bcmp@plt>
  4031e0:	ldur	w9, [x29, #-68]
  4031e4:	ldur	w20, [x29, #-44]
  4031e8:	cmp	w0, #0x0
  4031ec:	cset	w8, ne  // ne = any
  4031f0:	orr	w8, w8, w9
  4031f4:	cset	w25, eq  // eq = none
  4031f8:	tbz	w8, #0, 403b70 <__fxstatat@plt+0x20d0>
  4031fc:	ldp	w18, w17, [x29, #-52]
  403200:	mov	w14, w21
  403204:	mov	w15, w26
  403208:	ldrb	w21, [x19, x22]
  40320c:	cmp	w21, #0x7e
  403210:	b.hi	403464 <__fxstatat@plt+0x19c4>  // b.pmore
  403214:	adrp	x13, 40a000 <__fxstatat@plt+0x8560>
  403218:	add	x13, x13, #0x933
  40321c:	adr	x12, 403240 <__fxstatat@plt+0x17a0>
  403220:	ldrb	w9, [x13, x21]
  403224:	add	x12, x12, x9, lsl #2
  403228:	mov	w10, wzr
  40322c:	mov	w8, wzr
  403230:	mov	w26, #0x1                   	// #1
  403234:	mov	w11, #0x6e                  	// #110
  403238:	mov	w9, #0x61                  	// #97
  40323c:	br	x12
  403240:	ldur	w9, [x29, #-24]
  403244:	tbnz	w9, #0, 403264 <__fxstatat@plt+0x17c4>
  403248:	ldur	x10, [x29, #-40]
  40324c:	lsr	w9, w21, #5
  403250:	ldr	w9, [x10, w9, uxtw #2]
  403254:	lsr	w9, w9, w21
  403258:	tbz	w9, #0, 403264 <__fxstatat@plt+0x17c4>
  40325c:	mov	w9, w21
  403260:	b	40326c <__fxstatat@plt+0x17cc>
  403264:	mov	w9, w21
  403268:	cbz	w25, 4034a4 <__fxstatat@plt+0x1a04>
  40326c:	tbnz	w17, #0, 403b30 <__fxstatat@plt+0x2090>
  403270:	cmp	w20, #0x2
  403274:	cset	w8, ne  // ne = any
  403278:	orr	w8, w8, w15
  40327c:	tbnz	w8, #0, 4032b8 <__fxstatat@plt+0x1818>
  403280:	cmp	x27, x24
  403284:	b.cs	4032f0 <__fxstatat@plt+0x1850>  // b.hs, b.nlast
  403288:	mov	w8, #0x27                  	// #39
  40328c:	strb	w8, [x28, x27]
  403290:	add	x8, x27, #0x1
  403294:	cmp	x8, x24
  403298:	b.cc	4032fc <__fxstatat@plt+0x185c>  // b.lo, b.ul, b.last
  40329c:	add	x8, x27, #0x2
  4032a0:	cmp	x8, x24
  4032a4:	b.cs	4032b0 <__fxstatat@plt+0x1810>  // b.hs, b.nlast
  4032a8:	mov	w10, #0x27                  	// #39
  4032ac:	strb	w10, [x28, x8]
  4032b0:	add	x27, x27, #0x3
  4032b4:	mov	w15, #0x1                   	// #1
  4032b8:	cmp	x27, x24
  4032bc:	b.cs	4032c8 <__fxstatat@plt+0x1828>  // b.hs, b.nlast
  4032c0:	mov	w8, #0x5c                  	// #92
  4032c4:	strb	w8, [x28, x27]
  4032c8:	add	x27, x27, #0x1
  4032cc:	cmp	x27, x24
  4032d0:	b.cs	4032d8 <__fxstatat@plt+0x1838>  // b.hs, b.nlast
  4032d4:	strb	w9, [x28, x27]
  4032d8:	add	x27, x27, #0x1
  4032dc:	and	w14, w14, w26
  4032e0:	add	x22, x22, #0x1
  4032e4:	cmn	x23, #0x1
  4032e8:	b.ne	403158 <__fxstatat@plt+0x16b8>  // b.any
  4032ec:	b	403164 <__fxstatat@plt+0x16c4>
  4032f0:	add	x8, x27, #0x1
  4032f4:	cmp	x8, x24
  4032f8:	b.cs	40329c <__fxstatat@plt+0x17fc>  // b.hs, b.nlast
  4032fc:	mov	w10, #0x24                  	// #36
  403300:	strb	w10, [x28, x8]
  403304:	add	x8, x27, #0x2
  403308:	cmp	x8, x24
  40330c:	b.cc	4032a8 <__fxstatat@plt+0x1808>  // b.lo, b.ul, b.last
  403310:	b	4032b0 <__fxstatat@plt+0x1810>
  403314:	cmp	x23, #0x1
  403318:	b.eq	40333c <__fxstatat@plt+0x189c>  // b.none
  40331c:	cmn	x23, #0x1
  403320:	b.ne	403340 <__fxstatat@plt+0x18a0>  // b.any
  403324:	ldrb	w8, [x19, #1]
  403328:	cbz	w8, 40333c <__fxstatat@plt+0x189c>
  40332c:	mov	w8, wzr
  403330:	mov	w26, wzr
  403334:	mov	x23, #0xffffffffffffffff    	// #-1
  403338:	b	403240 <__fxstatat@plt+0x17a0>
  40333c:	cbz	x22, 40334c <__fxstatat@plt+0x18ac>
  403340:	mov	w8, wzr
  403344:	mov	w26, wzr
  403348:	b	403240 <__fxstatat@plt+0x17a0>
  40334c:	mov	w10, #0x1                   	// #1
  403350:	cmp	w20, #0x2
  403354:	b.ne	40335c <__fxstatat@plt+0x18bc>  // b.any
  403358:	tbnz	w17, #0, 403b30 <__fxstatat@plt+0x2090>
  40335c:	mov	w8, wzr
  403360:	mov	w26, w10
  403364:	b	403240 <__fxstatat@plt+0x17a0>
  403368:	cmp	w20, #0x2
  40336c:	b.ne	40348c <__fxstatat@plt+0x19ec>  // b.any
  403370:	tbz	w17, #0, 403498 <__fxstatat@plt+0x19f8>
  403374:	b	403b30 <__fxstatat@plt+0x2090>
  403378:	mov	w9, #0x66                  	// #102
  40337c:	b	4034e8 <__fxstatat@plt+0x1a48>
  403380:	mov	w11, #0x74                  	// #116
  403384:	b	403394 <__fxstatat@plt+0x18f4>
  403388:	mov	w9, #0x62                  	// #98
  40338c:	b	4034e8 <__fxstatat@plt+0x1a48>
  403390:	mov	w11, #0x72                  	// #114
  403394:	ldr	w8, [sp, #92]
  403398:	mov	w9, w11
  40339c:	tbnz	w8, #0, 4034e8 <__fxstatat@plt+0x1a48>
  4033a0:	b	403b30 <__fxstatat@plt+0x2090>
  4033a4:	ldur	w8, [x29, #-72]
  4033a8:	tbz	w8, #0, 4034fc <__fxstatat@plt+0x1a5c>
  4033ac:	cmp	w20, #0x2
  4033b0:	tbnz	w17, #0, 403c40 <__fxstatat@plt+0x21a0>
  4033b4:	cset	w8, ne  // ne = any
  4033b8:	orr	w8, w8, w15
  4033bc:	tbz	w8, #0, 4036d0 <__fxstatat@plt+0x1c30>
  4033c0:	mov	x8, x27
  4033c4:	cmp	x8, x24
  4033c8:	b.cc	403710 <__fxstatat@plt+0x1c70>  // b.lo, b.ul, b.last
  4033cc:	b	403718 <__fxstatat@plt+0x1c78>
  4033d0:	cmp	w20, #0x5
  4033d4:	b.eq	403630 <__fxstatat@plt+0x1b90>  // b.none
  4033d8:	cmp	w20, #0x2
  4033dc:	b.ne	4036c0 <__fxstatat@plt+0x1c20>  // b.any
  4033e0:	tbz	w17, #0, 4036c0 <__fxstatat@plt+0x1c20>
  4033e4:	b	403b30 <__fxstatat@plt+0x2090>
  4033e8:	mov	w9, #0x76                  	// #118
  4033ec:	b	4034e8 <__fxstatat@plt+0x1a48>
  4033f0:	cmp	w20, #0x2
  4033f4:	b.ne	40350c <__fxstatat@plt+0x1a6c>  // b.any
  4033f8:	tbnz	w17, #0, 403b30 <__fxstatat@plt+0x2090>
  4033fc:	ldr	x10, [sp, #72]
  403400:	cmp	x24, #0x0
  403404:	cset	w8, eq  // eq = none
  403408:	cmp	x10, #0x0
  40340c:	cset	w9, ne  // ne = any
  403410:	orr	w8, w9, w8
  403414:	cmp	w8, #0x0
  403418:	csel	x10, x10, x24, ne  // ne = any
  40341c:	csel	x24, x24, xzr, ne  // ne = any
  403420:	cmp	x27, x24
  403424:	str	x10, [sp, #72]
  403428:	b.cs	40360c <__fxstatat@plt+0x1b6c>  // b.hs, b.nlast
  40342c:	mov	w8, #0x27                  	// #39
  403430:	strb	w8, [x28, x27]
  403434:	add	x8, x27, #0x1
  403438:	cmp	x8, x24
  40343c:	b.cc	403618 <__fxstatat@plt+0x1b78>  // b.lo, b.ul, b.last
  403440:	add	x8, x27, #0x2
  403444:	cmp	x8, x24
  403448:	b.cs	403454 <__fxstatat@plt+0x19b4>  // b.hs, b.nlast
  40344c:	mov	w9, #0x27                  	// #39
  403450:	strb	w9, [x28, x8]
  403454:	mov	w15, wzr
  403458:	mov	w8, wzr
  40345c:	add	x27, x27, #0x3
  403460:	b	403510 <__fxstatat@plt+0x1a70>
  403464:	ldr	x8, [sp, #32]
  403468:	stp	w15, w14, [sp, #24]
  40346c:	cmp	x8, #0x1
  403470:	b.ne	403524 <__fxstatat@plt+0x1a84>  // b.any
  403474:	bl	401920 <__ctype_b_loc@plt>
  403478:	ldr	x8, [x0]
  40347c:	mov	w20, #0x1                   	// #1
  403480:	ldrh	w8, [x8, x21, lsl #1]
  403484:	ubfx	w26, w8, #14, #1
  403488:	b	403880 <__fxstatat@plt+0x1de0>
  40348c:	ldr	w8, [sp, #64]
  403490:	mov	w9, #0x5c                  	// #92
  403494:	tbz	w8, #0, 4034e8 <__fxstatat@plt+0x1a48>
  403498:	mov	w8, wzr
  40349c:	mov	w26, wzr
  4034a0:	mov	w21, #0x5c                  	// #92
  4034a4:	tbnz	w8, #0, 4034d8 <__fxstatat@plt+0x1a38>
  4034a8:	tbz	w15, #0, 4034d8 <__fxstatat@plt+0x1a38>
  4034ac:	cmp	x27, x24
  4034b0:	b.cs	4034bc <__fxstatat@plt+0x1a1c>  // b.hs, b.nlast
  4034b4:	mov	w8, #0x27                  	// #39
  4034b8:	strb	w8, [x28, x27]
  4034bc:	add	x8, x27, #0x1
  4034c0:	cmp	x8, x24
  4034c4:	b.cs	4034d0 <__fxstatat@plt+0x1a30>  // b.hs, b.nlast
  4034c8:	mov	w9, #0x27                  	// #39
  4034cc:	strb	w9, [x28, x8]
  4034d0:	mov	w15, wzr
  4034d4:	add	x27, x27, #0x2
  4034d8:	mov	w9, w21
  4034dc:	cmp	x27, x24
  4034e0:	b.cc	4032d4 <__fxstatat@plt+0x1834>  // b.lo, b.ul, b.last
  4034e4:	b	4032d8 <__fxstatat@plt+0x1838>
  4034e8:	ldur	w10, [x29, #-72]
  4034ec:	mov	w8, wzr
  4034f0:	mov	w26, wzr
  4034f4:	tbz	w10, #0, 403240 <__fxstatat@plt+0x17a0>
  4034f8:	b	40326c <__fxstatat@plt+0x17cc>
  4034fc:	ldr	w8, [sp, #88]
  403500:	tbnz	w8, #0, 4032e0 <__fxstatat@plt+0x1840>
  403504:	mov	w21, wzr
  403508:	b	403340 <__fxstatat@plt+0x18a0>
  40350c:	mov	w8, wzr
  403510:	mov	w9, #0x1                   	// #1
  403514:	mov	w21, #0x27                  	// #39
  403518:	str	w9, [sp, #84]
  40351c:	mov	w26, #0x1                   	// #1
  403520:	b	403240 <__fxstatat@plt+0x17a0>
  403524:	cmn	x23, #0x1
  403528:	stur	xzr, [x29, #-16]
  40352c:	b.eq	4037a4 <__fxstatat@plt+0x1d04>  // b.none
  403530:	ldr	w8, [sp, #60]
  403534:	stp	x23, x19, [sp, #40]
  403538:	tbz	w8, #0, 4037bc <__fxstatat@plt+0x1d1c>
  40353c:	ldur	x8, [x29, #-80]
  403540:	mov	x20, xzr
  403544:	mov	w26, #0x1                   	// #1
  403548:	add	x8, x8, x22
  40354c:	str	x8, [sp, #16]
  403550:	b	40357c <__fxstatat@plt+0x1adc>
  403554:	ldur	w0, [x29, #-20]
  403558:	bl	401a40 <iswprint@plt>
  40355c:	cmp	w0, #0x0
  403560:	cset	w8, ne  // ne = any
  403564:	sub	x0, x29, #0x10
  403568:	and	w26, w26, w8
  40356c:	add	x20, x23, x20
  403570:	bl	4018c0 <mbsinit@plt>
  403574:	ldr	x23, [sp, #40]
  403578:	cbnz	w0, 40387c <__fxstatat@plt+0x1ddc>
  40357c:	ldr	x8, [sp, #48]
  403580:	mov	x19, x28
  403584:	add	x28, x20, x22
  403588:	sub	x2, x23, x28
  40358c:	add	x1, x8, x28
  403590:	sub	x0, x29, #0x14
  403594:	sub	x3, x29, #0x10
  403598:	bl	407394 <__fxstatat@plt+0x58f4>
  40359c:	cmn	x0, #0x2
  4035a0:	b.eq	40383c <__fxstatat@plt+0x1d9c>  // b.none
  4035a4:	mov	x23, x0
  4035a8:	cmn	x0, #0x1
  4035ac:	b.eq	40382c <__fxstatat@plt+0x1d8c>  // b.none
  4035b0:	mov	x28, x19
  4035b4:	cbz	x23, 403834 <__fxstatat@plt+0x1d94>
  4035b8:	ldr	x19, [sp, #48]
  4035bc:	cmp	x23, #0x2
  4035c0:	b.cc	403554 <__fxstatat@plt+0x1ab4>  // b.lo, b.ul, b.last
  4035c4:	ldr	x9, [sp, #16]
  4035c8:	sub	x8, x23, #0x1
  4035cc:	add	x9, x9, x20
  4035d0:	b	4035e0 <__fxstatat@plt+0x1b40>
  4035d4:	subs	x8, x8, #0x1
  4035d8:	add	x9, x9, #0x1
  4035dc:	b.eq	403554 <__fxstatat@plt+0x1ab4>  // b.none
  4035e0:	ldrb	w10, [x9]
  4035e4:	sub	w10, w10, #0x5b
  4035e8:	cmp	w10, #0x21
  4035ec:	b.hi	4035d4 <__fxstatat@plt+0x1b34>  // b.pmore
  4035f0:	mov	w11, #0x1                   	// #1
  4035f4:	lsl	x10, x11, x10
  4035f8:	mov	x11, #0x2b                  	// #43
  4035fc:	movk	x11, #0x2, lsl #32
  403600:	tst	x10, x11
  403604:	b.eq	4035d4 <__fxstatat@plt+0x1b34>  // b.none
  403608:	b	403b58 <__fxstatat@plt+0x20b8>
  40360c:	add	x8, x27, #0x1
  403610:	cmp	x8, x24
  403614:	b.cs	403440 <__fxstatat@plt+0x19a0>  // b.hs, b.nlast
  403618:	mov	w9, #0x5c                  	// #92
  40361c:	strb	w9, [x28, x8]
  403620:	add	x8, x27, #0x2
  403624:	cmp	x8, x24
  403628:	b.cc	40344c <__fxstatat@plt+0x19ac>  // b.lo, b.ul, b.last
  40362c:	b	403454 <__fxstatat@plt+0x19b4>
  403630:	ldr	w8, [sp, #88]
  403634:	tbz	w8, #2, 4036c0 <__fxstatat@plt+0x1c20>
  403638:	add	x9, x22, #0x2
  40363c:	cmp	x9, x23
  403640:	b.cs	4036c0 <__fxstatat@plt+0x1c20>  // b.hs, b.nlast
  403644:	add	x8, x22, x19
  403648:	ldrb	w8, [x8, #1]
  40364c:	cmp	w8, #0x3f
  403650:	b.ne	4036c0 <__fxstatat@plt+0x1c20>  // b.any
  403654:	ldrb	w21, [x19, x9]
  403658:	mov	w8, wzr
  40365c:	cmp	w21, #0x3e
  403660:	b.hi	403a9c <__fxstatat@plt+0x1ffc>  // b.pmore
  403664:	mov	w10, #0x1                   	// #1
  403668:	mov	x11, #0xa38200000000        	// #179778741075968
  40366c:	lsl	x10, x10, x21
  403670:	movk	x11, #0x7000, lsl #48
  403674:	tst	x10, x11
  403678:	b.eq	403a9c <__fxstatat@plt+0x1ffc>  // b.none
  40367c:	tbnz	w17, #0, 403b30 <__fxstatat@plt+0x2090>
  403680:	cmp	x27, x24
  403684:	b.cs	403a54 <__fxstatat@plt+0x1fb4>  // b.hs, b.nlast
  403688:	mov	w8, #0x3f                  	// #63
  40368c:	strb	w8, [x28, x27]
  403690:	add	x8, x27, #0x1
  403694:	cmp	x8, x24
  403698:	b.cc	403a60 <__fxstatat@plt+0x1fc0>  // b.lo, b.ul, b.last
  40369c:	add	x8, x27, #0x2
  4036a0:	cmp	x8, x24
  4036a4:	b.cs	403a74 <__fxstatat@plt+0x1fd4>  // b.hs, b.nlast
  4036a8:	mov	w10, #0x22                  	// #34
  4036ac:	strb	w10, [x28, x8]
  4036b0:	add	x8, x27, #0x3
  4036b4:	cmp	x8, x24
  4036b8:	b.cc	403a80 <__fxstatat@plt+0x1fe0>  // b.lo, b.ul, b.last
  4036bc:	b	403a88 <__fxstatat@plt+0x1fe8>
  4036c0:	mov	w8, wzr
  4036c4:	mov	w26, wzr
  4036c8:	mov	w21, #0x3f                  	// #63
  4036cc:	b	403240 <__fxstatat@plt+0x17a0>
  4036d0:	cmp	x27, x24
  4036d4:	b.cs	403780 <__fxstatat@plt+0x1ce0>  // b.hs, b.nlast
  4036d8:	mov	w8, #0x27                  	// #39
  4036dc:	strb	w8, [x28, x27]
  4036e0:	add	x8, x27, #0x1
  4036e4:	cmp	x8, x24
  4036e8:	b.cc	40378c <__fxstatat@plt+0x1cec>  // b.lo, b.ul, b.last
  4036ec:	add	x8, x27, #0x2
  4036f0:	cmp	x8, x24
  4036f4:	b.cs	403700 <__fxstatat@plt+0x1c60>  // b.hs, b.nlast
  4036f8:	mov	w9, #0x27                  	// #39
  4036fc:	strb	w9, [x28, x8]
  403700:	add	x8, x27, #0x3
  403704:	mov	w15, #0x1                   	// #1
  403708:	cmp	x8, x24
  40370c:	b.cs	403718 <__fxstatat@plt+0x1c78>  // b.hs, b.nlast
  403710:	mov	w9, #0x5c                  	// #92
  403714:	strb	w9, [x28, x8]
  403718:	cmp	w20, #0x2
  40371c:	add	x27, x8, #0x1
  403720:	b.eq	403770 <__fxstatat@plt+0x1cd0>  // b.none
  403724:	add	x9, x22, #0x1
  403728:	cmp	x9, x23
  40372c:	b.cs	403770 <__fxstatat@plt+0x1cd0>  // b.hs, b.nlast
  403730:	ldrb	w9, [x19, x9]
  403734:	sub	w9, w9, #0x30
  403738:	cmp	w9, #0x9
  40373c:	b.hi	403770 <__fxstatat@plt+0x1cd0>  // b.pmore
  403740:	cmp	x27, x24
  403744:	b.cs	403750 <__fxstatat@plt+0x1cb0>  // b.hs, b.nlast
  403748:	mov	w9, #0x30                  	// #48
  40374c:	strb	w9, [x28, x27]
  403750:	add	x9, x8, #0x2
  403754:	cmp	x9, x24
  403758:	b.cs	403764 <__fxstatat@plt+0x1cc4>  // b.hs, b.nlast
  40375c:	mov	w10, #0x30                  	// #48
  403760:	strb	w10, [x28, x9]
  403764:	mov	w26, wzr
  403768:	add	x27, x8, #0x3
  40376c:	b	403774 <__fxstatat@plt+0x1cd4>
  403770:	mov	w26, wzr
  403774:	mov	w8, #0x1                   	// #1
  403778:	mov	w21, #0x30                  	// #48
  40377c:	b	403240 <__fxstatat@plt+0x17a0>
  403780:	add	x8, x27, #0x1
  403784:	cmp	x8, x24
  403788:	b.cs	4036ec <__fxstatat@plt+0x1c4c>  // b.hs, b.nlast
  40378c:	mov	w9, #0x24                  	// #36
  403790:	strb	w9, [x28, x8]
  403794:	add	x8, x27, #0x2
  403798:	cmp	x8, x24
  40379c:	b.cc	4036f8 <__fxstatat@plt+0x1c58>  // b.lo, b.ul, b.last
  4037a0:	b	403700 <__fxstatat@plt+0x1c60>
  4037a4:	mov	x0, x19
  4037a8:	bl	4016e0 <strlen@plt>
  4037ac:	mov	x23, x0
  4037b0:	ldr	w8, [sp, #60]
  4037b4:	stp	x23, x19, [sp, #40]
  4037b8:	tbnz	w8, #0, 40353c <__fxstatat@plt+0x1a9c>
  4037bc:	mov	x20, xzr
  4037c0:	mov	w26, #0x1                   	// #1
  4037c4:	ldr	x8, [sp, #48]
  4037c8:	mov	x19, x28
  4037cc:	add	x28, x20, x22
  4037d0:	sub	x2, x23, x28
  4037d4:	add	x1, x8, x28
  4037d8:	sub	x0, x29, #0x14
  4037dc:	sub	x3, x29, #0x10
  4037e0:	bl	407394 <__fxstatat@plt+0x58f4>
  4037e4:	cmn	x0, #0x2
  4037e8:	b.eq	40383c <__fxstatat@plt+0x1d9c>  // b.none
  4037ec:	mov	x23, x0
  4037f0:	cmn	x0, #0x1
  4037f4:	b.eq	40382c <__fxstatat@plt+0x1d8c>  // b.none
  4037f8:	mov	x28, x19
  4037fc:	cbz	x23, 403834 <__fxstatat@plt+0x1d94>
  403800:	ldur	w0, [x29, #-20]
  403804:	bl	401a40 <iswprint@plt>
  403808:	cmp	w0, #0x0
  40380c:	cset	w8, ne  // ne = any
  403810:	sub	x0, x29, #0x10
  403814:	and	w26, w26, w8
  403818:	add	x20, x23, x20
  40381c:	bl	4018c0 <mbsinit@plt>
  403820:	ldr	x23, [sp, #40]
  403824:	cbz	w0, 4037c4 <__fxstatat@plt+0x1d24>
  403828:	b	40387c <__fxstatat@plt+0x1ddc>
  40382c:	mov	w26, wzr
  403830:	mov	x28, x19
  403834:	ldr	x23, [sp, #40]
  403838:	b	40387c <__fxstatat@plt+0x1ddc>
  40383c:	ldr	x23, [sp, #40]
  403840:	cmp	x28, x23
  403844:	b.cs	403874 <__fxstatat@plt+0x1dd4>  // b.hs, b.nlast
  403848:	sub	x8, x23, x22
  40384c:	ldr	x9, [sp, #48]
  403850:	ldrb	w9, [x9, x28]
  403854:	cbz	w9, 403874 <__fxstatat@plt+0x1dd4>
  403858:	add	x20, x20, #0x1
  40385c:	add	x28, x20, x22
  403860:	cmp	x28, x23
  403864:	b.cc	40384c <__fxstatat@plt+0x1dac>  // b.lo, b.ul, b.last
  403868:	mov	w26, wzr
  40386c:	mov	x20, x8
  403870:	b	403878 <__fxstatat@plt+0x1dd8>
  403874:	mov	w26, wzr
  403878:	mov	x28, x19
  40387c:	ldr	x19, [sp, #48]
  403880:	ldr	w8, [sp, #68]
  403884:	ldp	w15, w14, [sp, #24]
  403888:	ldp	w18, w17, [x29, #-52]
  40388c:	cmp	x20, #0x1
  403890:	orr	w8, w26, w8
  403894:	b.hi	4038a8 <__fxstatat@plt+0x1e08>  // b.pmore
  403898:	tbz	w8, #0, 4038a8 <__fxstatat@plt+0x1e08>
  40389c:	ldur	w20, [x29, #-44]
  4038a0:	mov	w8, wzr
  4038a4:	b	403240 <__fxstatat@plt+0x17a0>
  4038a8:	add	x9, x20, x22
  4038ac:	ldur	w20, [x29, #-44]
  4038b0:	mov	w10, wzr
  4038b4:	b	4038c8 <__fxstatat@plt+0x1e28>
  4038b8:	ldur	x12, [x29, #-80]
  4038bc:	add	x27, x27, #0x1
  4038c0:	ldrb	w21, [x12, x22]
  4038c4:	mov	x22, x11
  4038c8:	tbz	w8, #0, 4038f8 <__fxstatat@plt+0x1e58>
  4038cc:	tbz	w25, #0, 403964 <__fxstatat@plt+0x1ec4>
  4038d0:	cmp	x27, x24
  4038d4:	b.cs	4038e0 <__fxstatat@plt+0x1e40>  // b.hs, b.nlast
  4038d8:	mov	w11, #0x5c                  	// #92
  4038dc:	strb	w11, [x28, x27]
  4038e0:	mov	w25, wzr
  4038e4:	add	x27, x27, #0x1
  4038e8:	add	x11, x22, #0x1
  4038ec:	cmp	x9, x11
  4038f0:	b.hi	403974 <__fxstatat@plt+0x1ed4>  // b.pmore
  4038f4:	b	403a48 <__fxstatat@plt+0x1fa8>
  4038f8:	tbnz	w17, #0, 403b30 <__fxstatat@plt+0x2090>
  4038fc:	cmp	w20, #0x2
  403900:	cset	w10, ne  // ne = any
  403904:	orr	w10, w10, w15
  403908:	tbz	w10, #0, 4039bc <__fxstatat@plt+0x1f1c>
  40390c:	cmp	x27, x24
  403910:	b.cs	4039fc <__fxstatat@plt+0x1f5c>  // b.hs, b.nlast
  403914:	mov	w10, #0x5c                  	// #92
  403918:	strb	w10, [x28, x27]
  40391c:	add	x10, x27, #0x1
  403920:	cmp	x10, x24
  403924:	b.cc	403a08 <__fxstatat@plt+0x1f68>  // b.lo, b.ul, b.last
  403928:	add	x10, x27, #0x2
  40392c:	cmp	x10, x24
  403930:	b.cs	403940 <__fxstatat@plt+0x1ea0>  // b.hs, b.nlast
  403934:	mov	w11, #0x30                  	// #48
  403938:	bfxil	w11, w21, #3, #3
  40393c:	strb	w11, [x28, x10]
  403940:	mov	w11, #0x30                  	// #48
  403944:	bfxil	w11, w21, #0, #3
  403948:	add	x27, x27, #0x3
  40394c:	mov	w10, #0x1                   	// #1
  403950:	mov	w21, w11
  403954:	add	x11, x22, #0x1
  403958:	cmp	x9, x11
  40395c:	b.hi	403974 <__fxstatat@plt+0x1ed4>  // b.pmore
  403960:	b	403a48 <__fxstatat@plt+0x1fa8>
  403964:	mov	w25, wzr
  403968:	add	x11, x22, #0x1
  40396c:	cmp	x9, x11
  403970:	b.ls	403a48 <__fxstatat@plt+0x1fa8>  // b.plast
  403974:	and	w12, w10, #0x1
  403978:	orn	w12, w12, w15
  40397c:	tbnz	w12, #0, 4039ac <__fxstatat@plt+0x1f0c>
  403980:	cmp	x27, x24
  403984:	b.cs	403990 <__fxstatat@plt+0x1ef0>  // b.hs, b.nlast
  403988:	mov	w12, #0x27                  	// #39
  40398c:	strb	w12, [x28, x27]
  403990:	add	x12, x27, #0x1
  403994:	cmp	x12, x24
  403998:	b.cs	4039a4 <__fxstatat@plt+0x1f04>  // b.hs, b.nlast
  40399c:	mov	w13, #0x27                  	// #39
  4039a0:	strb	w13, [x28, x12]
  4039a4:	mov	w15, wzr
  4039a8:	add	x27, x27, #0x2
  4039ac:	cmp	x27, x24
  4039b0:	b.cs	4038b8 <__fxstatat@plt+0x1e18>  // b.hs, b.nlast
  4039b4:	strb	w21, [x28, x27]
  4039b8:	b	4038b8 <__fxstatat@plt+0x1e18>
  4039bc:	cmp	x27, x24
  4039c0:	b.cs	403a24 <__fxstatat@plt+0x1f84>  // b.hs, b.nlast
  4039c4:	mov	w10, #0x27                  	// #39
  4039c8:	strb	w10, [x28, x27]
  4039cc:	add	x10, x27, #0x1
  4039d0:	cmp	x10, x24
  4039d4:	b.cc	403a30 <__fxstatat@plt+0x1f90>  // b.lo, b.ul, b.last
  4039d8:	add	x10, x27, #0x2
  4039dc:	cmp	x10, x24
  4039e0:	b.cs	4039ec <__fxstatat@plt+0x1f4c>  // b.hs, b.nlast
  4039e4:	mov	w11, #0x27                  	// #39
  4039e8:	strb	w11, [x28, x10]
  4039ec:	add	x27, x27, #0x3
  4039f0:	mov	w15, #0x1                   	// #1
  4039f4:	cmp	x27, x24
  4039f8:	b.cc	403914 <__fxstatat@plt+0x1e74>  // b.lo, b.ul, b.last
  4039fc:	add	x10, x27, #0x1
  403a00:	cmp	x10, x24
  403a04:	b.cs	403928 <__fxstatat@plt+0x1e88>  // b.hs, b.nlast
  403a08:	mov	w11, #0x30                  	// #48
  403a0c:	bfxil	w11, w21, #6, #2
  403a10:	strb	w11, [x28, x10]
  403a14:	add	x10, x27, #0x2
  403a18:	cmp	x10, x24
  403a1c:	b.cc	403934 <__fxstatat@plt+0x1e94>  // b.lo, b.ul, b.last
  403a20:	b	403940 <__fxstatat@plt+0x1ea0>
  403a24:	add	x10, x27, #0x1
  403a28:	cmp	x10, x24
  403a2c:	b.cs	4039d8 <__fxstatat@plt+0x1f38>  // b.hs, b.nlast
  403a30:	mov	w11, #0x24                  	// #36
  403a34:	strb	w11, [x28, x10]
  403a38:	add	x10, x27, #0x2
  403a3c:	cmp	x10, x24
  403a40:	b.cc	4039e4 <__fxstatat@plt+0x1f44>  // b.lo, b.ul, b.last
  403a44:	b	4039ec <__fxstatat@plt+0x1f4c>
  403a48:	and	w8, w10, #0x1
  403a4c:	tbz	w8, #0, 4034a8 <__fxstatat@plt+0x1a08>
  403a50:	b	4034d8 <__fxstatat@plt+0x1a38>
  403a54:	add	x8, x27, #0x1
  403a58:	cmp	x8, x24
  403a5c:	b.cs	40369c <__fxstatat@plt+0x1bfc>  // b.hs, b.nlast
  403a60:	mov	w10, #0x22                  	// #34
  403a64:	strb	w10, [x28, x8]
  403a68:	add	x8, x27, #0x2
  403a6c:	cmp	x8, x24
  403a70:	b.cc	4036a8 <__fxstatat@plt+0x1c08>  // b.lo, b.ul, b.last
  403a74:	add	x8, x27, #0x3
  403a78:	cmp	x8, x24
  403a7c:	b.cs	403a88 <__fxstatat@plt+0x1fe8>  // b.hs, b.nlast
  403a80:	mov	w10, #0x3f                  	// #63
  403a84:	strb	w10, [x28, x8]
  403a88:	mov	w8, wzr
  403a8c:	mov	w26, wzr
  403a90:	add	x27, x27, #0x4
  403a94:	mov	x22, x9
  403a98:	b	403240 <__fxstatat@plt+0x17a0>
  403a9c:	mov	w21, #0x3f                  	// #63
  403aa0:	mov	w26, w8
  403aa4:	b	403240 <__fxstatat@plt+0x17a0>
  403aa8:	mov	x23, x22
  403aac:	b	403ab4 <__fxstatat@plt+0x2014>
  403ab0:	mov	x23, #0xffffffffffffffff    	// #-1
  403ab4:	cmp	w20, #0x2
  403ab8:	cset	w8, eq  // eq = none
  403abc:	cmp	x27, #0x0
  403ac0:	cset	w9, eq  // eq = none
  403ac4:	and	w8, w8, w9
  403ac8:	and	w8, w17, w8
  403acc:	tbnz	w8, #0, 403b30 <__fxstatat@plt+0x2090>
  403ad0:	cmp	w20, #0x2
  403ad4:	cset	w8, ne  // ne = any
  403ad8:	orr	w8, w17, w8
  403adc:	tbnz	w8, #0, 403bf8 <__fxstatat@plt+0x2158>
  403ae0:	ldr	w8, [sp, #84]
  403ae4:	eor	w8, w8, #0x1
  403ae8:	tbnz	w8, #0, 403bf8 <__fxstatat@plt+0x2158>
  403aec:	mov	x22, x23
  403af0:	tbnz	w14, #0, 403bc8 <__fxstatat@plt+0x2128>
  403af4:	ldr	x23, [sp, #72]
  403af8:	mov	w21, wzr
  403afc:	cbz	x23, 403bf4 <__fxstatat@plt+0x2154>
  403b00:	ldur	w8, [x29, #-72]
  403b04:	mov	w20, #0x2                   	// #2
  403b08:	mov	w14, w21
  403b0c:	mov	w17, w21
  403b10:	cbz	x24, 402d1c <__fxstatat@plt+0x127c>
  403b14:	b	403bf8 <__fxstatat@plt+0x2158>
  403b18:	adrp	x20, 40a000 <__fxstatat@plt+0x8560>
  403b1c:	add	x20, x20, #0xa90
  403b20:	b	402f50 <__fxstatat@plt+0x14b0>
  403b24:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  403b28:	add	x8, x8, #0xa94
  403b2c:	b	402fe4 <__fxstatat@plt+0x1544>
  403b30:	ldur	w8, [x29, #-72]
  403b34:	ldr	x7, [sp, #96]
  403b38:	mov	w9, #0x4                   	// #4
  403b3c:	tst	w8, #0x1
  403b40:	mov	w8, #0x2                   	// #2
  403b44:	csel	w8, w9, w8, ne  // ne = any
  403b48:	cmp	w20, #0x2
  403b4c:	b.ne	403b74 <__fxstatat@plt+0x20d4>  // b.any
  403b50:	mov	w20, w8
  403b54:	b	403b74 <__fxstatat@plt+0x20d4>
  403b58:	ldur	w8, [x29, #-72]
  403b5c:	ldr	x23, [sp, #40]
  403b60:	mov	w9, #0x4                   	// #4
  403b64:	tst	w8, #0x1
  403b68:	mov	w8, #0x2                   	// #2
  403b6c:	csel	w20, w9, w8, ne  // ne = any
  403b70:	ldr	x7, [sp, #96]
  403b74:	ldr	w8, [sp, #88]
  403b78:	mov	x0, x28
  403b7c:	mov	x1, x24
  403b80:	mov	x2, x19
  403b84:	and	w5, w8, #0xfffffffd
  403b88:	ldur	x8, [x29, #-88]
  403b8c:	mov	x3, x23
  403b90:	mov	w4, w20
  403b94:	mov	x6, xzr
  403b98:	str	x8, [sp]
  403b9c:	bl	402ca0 <__fxstatat@plt+0x1200>
  403ba0:	mov	x27, x0
  403ba4:	mov	x0, x27
  403ba8:	ldp	x20, x19, [sp, #272]
  403bac:	ldp	x22, x21, [sp, #256]
  403bb0:	ldp	x24, x23, [sp, #240]
  403bb4:	ldp	x26, x25, [sp, #224]
  403bb8:	ldp	x28, x27, [sp, #208]
  403bbc:	ldp	x29, x30, [sp, #192]
  403bc0:	add	sp, sp, #0x120
  403bc4:	ret
  403bc8:	ldur	x8, [x29, #-88]
  403bcc:	ldr	x1, [sp, #72]
  403bd0:	ldr	w5, [sp, #88]
  403bd4:	ldur	x6, [x29, #-40]
  403bd8:	ldr	x7, [sp, #96]
  403bdc:	mov	w4, #0x5                   	// #5
  403be0:	str	x8, [sp]
  403be4:	mov	x0, x28
  403be8:	mov	x2, x19
  403bec:	mov	x3, x22
  403bf0:	b	403b9c <__fxstatat@plt+0x20fc>
  403bf4:	mov	w17, w21
  403bf8:	ldur	x8, [x29, #-64]
  403bfc:	cbz	x8, 403c30 <__fxstatat@plt+0x2190>
  403c00:	tbnz	w17, #0, 403c30 <__fxstatat@plt+0x2190>
  403c04:	ldrb	w9, [x8]
  403c08:	cbz	w9, 403c30 <__fxstatat@plt+0x2190>
  403c0c:	add	x8, x8, #0x1
  403c10:	b	403c20 <__fxstatat@plt+0x2180>
  403c14:	ldrb	w9, [x8], #1
  403c18:	add	x27, x27, #0x1
  403c1c:	cbz	w9, 403c30 <__fxstatat@plt+0x2190>
  403c20:	cmp	x27, x24
  403c24:	b.cs	403c14 <__fxstatat@plt+0x2174>  // b.hs, b.nlast
  403c28:	strb	w9, [x28, x27]
  403c2c:	b	403c14 <__fxstatat@plt+0x2174>
  403c30:	cmp	x27, x24
  403c34:	b.cs	403ba4 <__fxstatat@plt+0x2104>  // b.hs, b.nlast
  403c38:	strb	wzr, [x28, x27]
  403c3c:	b	403ba4 <__fxstatat@plt+0x2104>
  403c40:	b.ne	403b70 <__fxstatat@plt+0x20d0>  // b.any
  403c44:	mov	w20, #0x4                   	// #4
  403c48:	b	403b70 <__fxstatat@plt+0x20d0>
  403c4c:	bl	4018b0 <abort@plt>
  403c50:	sub	sp, sp, #0x60
  403c54:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  403c58:	add	x8, x8, #0x320
  403c5c:	cmp	x2, #0x0
  403c60:	stp	x29, x30, [sp, #16]
  403c64:	stp	x26, x25, [sp, #32]
  403c68:	stp	x24, x23, [sp, #48]
  403c6c:	stp	x22, x21, [sp, #64]
  403c70:	stp	x20, x19, [sp, #80]
  403c74:	add	x29, sp, #0x10
  403c78:	mov	x19, x1
  403c7c:	mov	x20, x0
  403c80:	csel	x25, x8, x2, eq  // eq = none
  403c84:	bl	401a70 <__errno_location@plt>
  403c88:	ldp	w4, w8, [x25]
  403c8c:	ldp	x7, x9, [x25, #40]
  403c90:	ldr	w26, [x0]
  403c94:	add	x23, x25, #0x8
  403c98:	orr	w22, w8, #0x1
  403c9c:	mov	x21, x0
  403ca0:	mov	x0, xzr
  403ca4:	mov	x1, xzr
  403ca8:	mov	x2, x20
  403cac:	mov	x3, x19
  403cb0:	mov	w5, w22
  403cb4:	mov	x6, x23
  403cb8:	str	x9, [sp]
  403cbc:	bl	402ca0 <__fxstatat@plt+0x1200>
  403cc0:	add	x24, x0, #0x1
  403cc4:	mov	x0, x24
  403cc8:	bl	404d38 <__fxstatat@plt+0x3298>
  403ccc:	ldr	w4, [x25]
  403cd0:	ldp	x7, x8, [x25, #40]
  403cd4:	mov	x1, x24
  403cd8:	mov	x2, x20
  403cdc:	mov	x3, x19
  403ce0:	mov	w5, w22
  403ce4:	mov	x6, x23
  403ce8:	mov	x25, x0
  403cec:	str	x8, [sp]
  403cf0:	bl	402ca0 <__fxstatat@plt+0x1200>
  403cf4:	str	w26, [x21]
  403cf8:	mov	x0, x25
  403cfc:	ldp	x20, x19, [sp, #80]
  403d00:	ldp	x22, x21, [sp, #64]
  403d04:	ldp	x24, x23, [sp, #48]
  403d08:	ldp	x26, x25, [sp, #32]
  403d0c:	ldp	x29, x30, [sp, #16]
  403d10:	add	sp, sp, #0x60
  403d14:	ret
  403d18:	sub	sp, sp, #0x70
  403d1c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  403d20:	add	x8, x8, #0x320
  403d24:	cmp	x3, #0x0
  403d28:	stp	x29, x30, [sp, #16]
  403d2c:	stp	x28, x27, [sp, #32]
  403d30:	stp	x26, x25, [sp, #48]
  403d34:	stp	x24, x23, [sp, #64]
  403d38:	stp	x22, x21, [sp, #80]
  403d3c:	stp	x20, x19, [sp, #96]
  403d40:	add	x29, sp, #0x10
  403d44:	mov	x19, x2
  403d48:	mov	x22, x1
  403d4c:	mov	x23, x0
  403d50:	csel	x21, x8, x3, eq  // eq = none
  403d54:	bl	401a70 <__errno_location@plt>
  403d58:	ldp	w4, w8, [x21]
  403d5c:	cmp	x19, #0x0
  403d60:	ldp	x7, x9, [x21, #40]
  403d64:	ldr	w28, [x0]
  403d68:	cset	w10, eq  // eq = none
  403d6c:	orr	w25, w8, w10
  403d70:	add	x26, x21, #0x8
  403d74:	mov	x24, x0
  403d78:	mov	x0, xzr
  403d7c:	mov	x1, xzr
  403d80:	mov	x2, x23
  403d84:	mov	x3, x22
  403d88:	mov	w5, w25
  403d8c:	mov	x6, x26
  403d90:	str	x9, [sp]
  403d94:	bl	402ca0 <__fxstatat@plt+0x1200>
  403d98:	add	x27, x0, #0x1
  403d9c:	mov	x20, x0
  403da0:	mov	x0, x27
  403da4:	bl	404d38 <__fxstatat@plt+0x3298>
  403da8:	ldr	w4, [x21]
  403dac:	ldp	x7, x8, [x21, #40]
  403db0:	mov	x1, x27
  403db4:	mov	x2, x23
  403db8:	mov	x3, x22
  403dbc:	mov	w5, w25
  403dc0:	mov	x6, x26
  403dc4:	mov	x21, x0
  403dc8:	str	x8, [sp]
  403dcc:	bl	402ca0 <__fxstatat@plt+0x1200>
  403dd0:	str	w28, [x24]
  403dd4:	cbz	x19, 403ddc <__fxstatat@plt+0x233c>
  403dd8:	str	x20, [x19]
  403ddc:	mov	x0, x21
  403de0:	ldp	x20, x19, [sp, #96]
  403de4:	ldp	x22, x21, [sp, #80]
  403de8:	ldp	x24, x23, [sp, #64]
  403dec:	ldp	x26, x25, [sp, #48]
  403df0:	ldp	x28, x27, [sp, #32]
  403df4:	ldp	x29, x30, [sp, #16]
  403df8:	add	sp, sp, #0x70
  403dfc:	ret
  403e00:	stp	x29, x30, [sp, #-48]!
  403e04:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  403e08:	add	x8, x8, #0x268
  403e0c:	ldr	w9, [x8]
  403e10:	stp	x20, x19, [sp, #32]
  403e14:	ldr	x19, [x8, #8]
  403e18:	adrp	x20, 41c000 <__fxstatat@plt+0x1a560>
  403e1c:	cmp	w9, #0x2
  403e20:	stp	x22, x21, [sp, #16]
  403e24:	mov	x29, sp
  403e28:	b.lt	403e4c <__fxstatat@plt+0x23ac>  // b.tstop
  403e2c:	add	x21, x19, #0x18
  403e30:	mov	w22, #0x1                   	// #1
  403e34:	ldr	x0, [x21], #16
  403e38:	bl	401950 <free@plt>
  403e3c:	ldrsw	x8, [x20, #616]
  403e40:	add	x22, x22, #0x1
  403e44:	cmp	x22, x8
  403e48:	b.lt	403e34 <__fxstatat@plt+0x2394>  // b.tstop
  403e4c:	ldr	x0, [x19, #8]
  403e50:	adrp	x21, 41c000 <__fxstatat@plt+0x1a560>
  403e54:	add	x21, x21, #0x358
  403e58:	adrp	x22, 41c000 <__fxstatat@plt+0x1a560>
  403e5c:	cmp	x0, x21
  403e60:	add	x22, x22, #0x278
  403e64:	b.eq	403e74 <__fxstatat@plt+0x23d4>  // b.none
  403e68:	bl	401950 <free@plt>
  403e6c:	mov	w8, #0x100                 	// #256
  403e70:	stp	x8, x21, [x22]
  403e74:	cmp	x19, x22
  403e78:	b.eq	403e94 <__fxstatat@plt+0x23f4>  // b.none
  403e7c:	mov	x0, x19
  403e80:	bl	401950 <free@plt>
  403e84:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  403e88:	add	x8, x8, #0x270
  403e8c:	add	x9, x8, #0x8
  403e90:	str	x9, [x8]
  403e94:	mov	w8, #0x1                   	// #1
  403e98:	str	w8, [x20, #616]
  403e9c:	ldp	x20, x19, [sp, #32]
  403ea0:	ldp	x22, x21, [sp, #16]
  403ea4:	ldp	x29, x30, [sp], #48
  403ea8:	ret
  403eac:	adrp	x3, 41c000 <__fxstatat@plt+0x1a560>
  403eb0:	add	x3, x3, #0x320
  403eb4:	mov	x2, #0xffffffffffffffff    	// #-1
  403eb8:	b	403ebc <__fxstatat@plt+0x241c>
  403ebc:	sub	sp, sp, #0x80
  403ec0:	stp	x29, x30, [sp, #32]
  403ec4:	add	x29, sp, #0x20
  403ec8:	stp	x28, x27, [sp, #48]
  403ecc:	stp	x26, x25, [sp, #64]
  403ed0:	stp	x24, x23, [sp, #80]
  403ed4:	stp	x22, x21, [sp, #96]
  403ed8:	stp	x20, x19, [sp, #112]
  403edc:	mov	x22, x3
  403ee0:	stur	x2, [x29, #-8]
  403ee4:	mov	x21, x1
  403ee8:	mov	w23, w0
  403eec:	bl	401a70 <__errno_location@plt>
  403ef0:	tbnz	w23, #31, 40404c <__fxstatat@plt+0x25ac>
  403ef4:	adrp	x25, 41c000 <__fxstatat@plt+0x1a560>
  403ef8:	ldr	w8, [x25, #616]
  403efc:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  403f00:	ldr	w20, [x0]
  403f04:	ldr	x27, [x9, #624]
  403f08:	mov	x19, x0
  403f0c:	cmp	w8, w23
  403f10:	b.gt	403f88 <__fxstatat@plt+0x24e8>
  403f14:	mov	w8, #0x7fffffff            	// #2147483647
  403f18:	cmp	w23, w8
  403f1c:	stur	w20, [x29, #-12]
  403f20:	b.eq	404050 <__fxstatat@plt+0x25b0>  // b.none
  403f24:	adrp	x28, 41c000 <__fxstatat@plt+0x1a560>
  403f28:	add	x28, x28, #0x270
  403f2c:	add	x20, x28, #0x8
  403f30:	add	w26, w23, #0x1
  403f34:	cmp	x27, x20
  403f38:	csel	x0, xzr, x27, eq  // eq = none
  403f3c:	sbfiz	x1, x26, #4, #32
  403f40:	bl	404db8 <__fxstatat@plt+0x3318>
  403f44:	mov	x24, x0
  403f48:	cmp	x27, x20
  403f4c:	str	x0, [x28]
  403f50:	b.ne	403f64 <__fxstatat@plt+0x24c4>  // b.any
  403f54:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  403f58:	add	x8, x8, #0x278
  403f5c:	ldr	q0, [x8]
  403f60:	str	q0, [x24]
  403f64:	ldrsw	x8, [x25, #616]
  403f68:	mov	w1, wzr
  403f6c:	add	x0, x24, x8, lsl #4
  403f70:	sub	w8, w26, w8
  403f74:	sbfiz	x2, x8, #4, #32
  403f78:	bl	401810 <memset@plt>
  403f7c:	ldur	w20, [x29, #-12]
  403f80:	mov	x27, x24
  403f84:	str	w26, [x25, #616]
  403f88:	add	x28, x27, w23, uxtw #4
  403f8c:	mov	x27, x28
  403f90:	ldr	x26, [x28]
  403f94:	ldr	x23, [x27, #8]!
  403f98:	ldp	w4, w8, [x22]
  403f9c:	ldp	x7, x9, [x22, #40]
  403fa0:	ldur	x3, [x29, #-8]
  403fa4:	add	x24, x22, #0x8
  403fa8:	orr	w25, w8, #0x1
  403fac:	mov	x0, x23
  403fb0:	mov	x1, x26
  403fb4:	mov	x2, x21
  403fb8:	mov	w5, w25
  403fbc:	mov	x6, x24
  403fc0:	str	x9, [sp]
  403fc4:	bl	402ca0 <__fxstatat@plt+0x1200>
  403fc8:	cmp	x26, x0
  403fcc:	b.hi	404024 <__fxstatat@plt+0x2584>  // b.pmore
  403fd0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  403fd4:	add	x8, x8, #0x358
  403fd8:	add	x26, x0, #0x1
  403fdc:	cmp	x23, x8
  403fe0:	str	x26, [x28]
  403fe4:	b.eq	403ff0 <__fxstatat@plt+0x2550>  // b.none
  403fe8:	mov	x0, x23
  403fec:	bl	401950 <free@plt>
  403ff0:	mov	x0, x26
  403ff4:	bl	404d38 <__fxstatat@plt+0x3298>
  403ff8:	str	x0, [x27]
  403ffc:	ldr	w4, [x22]
  404000:	ldp	x7, x8, [x22, #40]
  404004:	ldur	x3, [x29, #-8]
  404008:	mov	x1, x26
  40400c:	mov	x2, x21
  404010:	mov	w5, w25
  404014:	mov	x6, x24
  404018:	mov	x23, x0
  40401c:	str	x8, [sp]
  404020:	bl	402ca0 <__fxstatat@plt+0x1200>
  404024:	str	w20, [x19]
  404028:	mov	x0, x23
  40402c:	ldp	x20, x19, [sp, #112]
  404030:	ldp	x22, x21, [sp, #96]
  404034:	ldp	x24, x23, [sp, #80]
  404038:	ldp	x26, x25, [sp, #64]
  40403c:	ldp	x28, x27, [sp, #48]
  404040:	ldp	x29, x30, [sp, #32]
  404044:	add	sp, sp, #0x80
  404048:	ret
  40404c:	bl	4018b0 <abort@plt>
  404050:	bl	405074 <__fxstatat@plt+0x35d4>
  404054:	adrp	x3, 41c000 <__fxstatat@plt+0x1a560>
  404058:	add	x3, x3, #0x320
  40405c:	b	403ebc <__fxstatat@plt+0x241c>
  404060:	adrp	x3, 41c000 <__fxstatat@plt+0x1a560>
  404064:	add	x3, x3, #0x320
  404068:	mov	x2, #0xffffffffffffffff    	// #-1
  40406c:	mov	x1, x0
  404070:	mov	w0, wzr
  404074:	b	403ebc <__fxstatat@plt+0x241c>
  404078:	adrp	x3, 41c000 <__fxstatat@plt+0x1a560>
  40407c:	mov	x2, x1
  404080:	add	x3, x3, #0x320
  404084:	mov	x1, x0
  404088:	mov	w0, wzr
  40408c:	b	403ebc <__fxstatat@plt+0x241c>
  404090:	sub	sp, sp, #0x50
  404094:	movi	v0.2d, #0x0
  404098:	cmp	w1, #0xa
  40409c:	stp	x29, x30, [sp, #64]
  4040a0:	add	x29, sp, #0x40
  4040a4:	str	xzr, [sp, #48]
  4040a8:	stp	q0, q0, [sp, #16]
  4040ac:	str	q0, [sp]
  4040b0:	b.eq	4040d8 <__fxstatat@plt+0x2638>  // b.none
  4040b4:	mov	x8, x2
  4040b8:	str	w1, [sp]
  4040bc:	mov	x3, sp
  4040c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4040c4:	mov	x1, x8
  4040c8:	bl	403ebc <__fxstatat@plt+0x241c>
  4040cc:	ldp	x29, x30, [sp, #64]
  4040d0:	add	sp, sp, #0x50
  4040d4:	ret
  4040d8:	bl	4018b0 <abort@plt>
  4040dc:	sub	sp, sp, #0x50
  4040e0:	movi	v0.2d, #0x0
  4040e4:	cmp	w1, #0xa
  4040e8:	stp	x29, x30, [sp, #64]
  4040ec:	add	x29, sp, #0x40
  4040f0:	str	xzr, [sp, #48]
  4040f4:	stp	q0, q0, [sp, #16]
  4040f8:	str	q0, [sp]
  4040fc:	b.eq	404124 <__fxstatat@plt+0x2684>  // b.none
  404100:	mov	x8, x3
  404104:	str	w1, [sp]
  404108:	mov	x3, sp
  40410c:	mov	x1, x2
  404110:	mov	x2, x8
  404114:	bl	403ebc <__fxstatat@plt+0x241c>
  404118:	ldp	x29, x30, [sp, #64]
  40411c:	add	sp, sp, #0x50
  404120:	ret
  404124:	bl	4018b0 <abort@plt>
  404128:	sub	sp, sp, #0x50
  40412c:	movi	v0.2d, #0x0
  404130:	cmp	w0, #0xa
  404134:	stp	x29, x30, [sp, #64]
  404138:	add	x29, sp, #0x40
  40413c:	str	xzr, [sp, #48]
  404140:	stp	q0, q0, [sp, #16]
  404144:	str	q0, [sp]
  404148:	b.eq	40416c <__fxstatat@plt+0x26cc>  // b.none
  40414c:	str	w0, [sp]
  404150:	mov	x3, sp
  404154:	mov	x2, #0xffffffffffffffff    	// #-1
  404158:	mov	w0, wzr
  40415c:	bl	403ebc <__fxstatat@plt+0x241c>
  404160:	ldp	x29, x30, [sp, #64]
  404164:	add	sp, sp, #0x50
  404168:	ret
  40416c:	bl	4018b0 <abort@plt>
  404170:	sub	sp, sp, #0x50
  404174:	movi	v0.2d, #0x0
  404178:	cmp	w0, #0xa
  40417c:	stp	x29, x30, [sp, #64]
  404180:	add	x29, sp, #0x40
  404184:	str	xzr, [sp, #48]
  404188:	stp	q0, q0, [sp, #16]
  40418c:	str	q0, [sp]
  404190:	b.eq	4041b0 <__fxstatat@plt+0x2710>  // b.none
  404194:	str	w0, [sp]
  404198:	mov	x3, sp
  40419c:	mov	w0, wzr
  4041a0:	bl	403ebc <__fxstatat@plt+0x241c>
  4041a4:	ldp	x29, x30, [sp, #64]
  4041a8:	add	sp, sp, #0x50
  4041ac:	ret
  4041b0:	bl	4018b0 <abort@plt>
  4041b4:	sub	sp, sp, #0x50
  4041b8:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  4041bc:	add	x9, x9, #0x320
  4041c0:	ldp	q0, q1, [x9]
  4041c4:	ubfx	w10, w2, #5, #3
  4041c8:	mov	x11, sp
  4041cc:	mov	x8, x1
  4041d0:	stp	q0, q1, [sp]
  4041d4:	ldr	q0, [x9, #32]
  4041d8:	ldr	x9, [x9, #48]
  4041dc:	mov	x1, x0
  4041e0:	mov	x3, sp
  4041e4:	str	q0, [sp, #32]
  4041e8:	str	x9, [sp, #48]
  4041ec:	add	x9, x11, w10, uxtw #2
  4041f0:	ldr	w10, [x9, #8]
  4041f4:	mov	w0, wzr
  4041f8:	stp	x29, x30, [sp, #64]
  4041fc:	add	x29, sp, #0x40
  404200:	lsr	w11, w10, w2
  404204:	mvn	w11, w11
  404208:	and	w11, w11, #0x1
  40420c:	lsl	w11, w11, w2
  404210:	eor	w10, w11, w10
  404214:	mov	x2, x8
  404218:	str	w10, [x9, #8]
  40421c:	bl	403ebc <__fxstatat@plt+0x241c>
  404220:	ldp	x29, x30, [sp, #64]
  404224:	add	sp, sp, #0x50
  404228:	ret
  40422c:	sub	sp, sp, #0x50
  404230:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  404234:	add	x9, x9, #0x320
  404238:	ldp	q0, q1, [x9]
  40423c:	ubfx	w10, w1, #5, #3
  404240:	mov	x11, sp
  404244:	mov	x8, x0
  404248:	stp	q0, q1, [sp]
  40424c:	ldr	q0, [x9, #32]
  404250:	ldr	x9, [x9, #48]
  404254:	mov	x3, sp
  404258:	mov	x2, #0xffffffffffffffff    	// #-1
  40425c:	str	q0, [sp, #32]
  404260:	str	x9, [sp, #48]
  404264:	add	x9, x11, w10, uxtw #2
  404268:	ldr	w10, [x9, #8]
  40426c:	mov	w0, wzr
  404270:	stp	x29, x30, [sp, #64]
  404274:	add	x29, sp, #0x40
  404278:	lsr	w11, w10, w1
  40427c:	mvn	w11, w11
  404280:	and	w11, w11, #0x1
  404284:	lsl	w11, w11, w1
  404288:	eor	w10, w11, w10
  40428c:	mov	x1, x8
  404290:	str	w10, [x9, #8]
  404294:	bl	403ebc <__fxstatat@plt+0x241c>
  404298:	ldp	x29, x30, [sp, #64]
  40429c:	add	sp, sp, #0x50
  4042a0:	ret
  4042a4:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  4042a8:	add	x8, x8, #0x320
  4042ac:	ldp	q0, q1, [x8]
  4042b0:	ldr	q2, [x8, #32]
  4042b4:	ldr	x8, [x8, #48]
  4042b8:	mov	x1, x0
  4042bc:	stp	q0, q1, [sp, #-80]!
  4042c0:	ldr	w9, [sp, #12]
  4042c4:	str	x8, [sp, #48]
  4042c8:	mov	x3, sp
  4042cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4042d0:	orr	w8, w9, #0x4000000
  4042d4:	mov	w0, wzr
  4042d8:	stp	x29, x30, [sp, #64]
  4042dc:	add	x29, sp, #0x40
  4042e0:	str	q2, [sp, #32]
  4042e4:	str	w8, [sp, #12]
  4042e8:	bl	403ebc <__fxstatat@plt+0x241c>
  4042ec:	ldp	x29, x30, [sp, #64]
  4042f0:	add	sp, sp, #0x50
  4042f4:	ret
  4042f8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  4042fc:	add	x8, x8, #0x320
  404300:	ldp	q0, q1, [x8]
  404304:	ldr	q2, [x8, #32]
  404308:	ldr	x8, [x8, #48]
  40430c:	mov	x2, x1
  404310:	stp	q0, q1, [sp, #-80]!
  404314:	ldr	w9, [sp, #12]
  404318:	mov	x1, x0
  40431c:	str	x8, [sp, #48]
  404320:	mov	x3, sp
  404324:	orr	w8, w9, #0x4000000
  404328:	mov	w0, wzr
  40432c:	stp	x29, x30, [sp, #64]
  404330:	add	x29, sp, #0x40
  404334:	str	q2, [sp, #32]
  404338:	str	w8, [sp, #12]
  40433c:	bl	403ebc <__fxstatat@plt+0x241c>
  404340:	ldp	x29, x30, [sp, #64]
  404344:	add	sp, sp, #0x50
  404348:	ret
  40434c:	sub	sp, sp, #0x80
  404350:	movi	v0.2d, #0x0
  404354:	cmp	w1, #0xa
  404358:	stp	x29, x30, [sp, #112]
  40435c:	add	x29, sp, #0x70
  404360:	str	wzr, [sp, #48]
  404364:	stp	q0, q0, [sp, #16]
  404368:	str	q0, [sp]
  40436c:	b.eq	4043bc <__fxstatat@plt+0x291c>  // b.none
  404370:	ldp	q0, q1, [sp]
  404374:	ldr	w9, [sp, #48]
  404378:	ldr	q2, [sp, #32]
  40437c:	mov	x8, x2
  404380:	stur	q0, [sp, #60]
  404384:	ldr	w10, [sp, #68]
  404388:	str	w1, [sp, #56]
  40438c:	str	w9, [sp, #108]
  404390:	add	x3, sp, #0x38
  404394:	orr	w9, w10, #0x4000000
  404398:	mov	x2, #0xffffffffffffffff    	// #-1
  40439c:	mov	x1, x8
  4043a0:	stur	q1, [sp, #76]
  4043a4:	stur	q2, [sp, #92]
  4043a8:	str	w9, [sp, #68]
  4043ac:	bl	403ebc <__fxstatat@plt+0x241c>
  4043b0:	ldp	x29, x30, [sp, #112]
  4043b4:	add	sp, sp, #0x80
  4043b8:	ret
  4043bc:	bl	4018b0 <abort@plt>
  4043c0:	sub	sp, sp, #0x50
  4043c4:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  4043c8:	add	x9, x9, #0x320
  4043cc:	ldp	q0, q1, [x9]
  4043d0:	ldr	q2, [x9, #32]
  4043d4:	ldr	x9, [x9, #48]
  4043d8:	mov	w10, #0xa                   	// #10
  4043dc:	stp	x29, x30, [sp, #64]
  4043e0:	add	x29, sp, #0x40
  4043e4:	stp	q0, q1, [sp]
  4043e8:	str	q2, [sp, #32]
  4043ec:	str	x9, [sp, #48]
  4043f0:	str	w10, [sp]
  4043f4:	cbz	x1, 404420 <__fxstatat@plt+0x2980>
  4043f8:	cbz	x2, 404420 <__fxstatat@plt+0x2980>
  4043fc:	mov	x8, x3
  404400:	stp	x1, x2, [sp, #40]
  404404:	mov	x3, sp
  404408:	mov	x2, #0xffffffffffffffff    	// #-1
  40440c:	mov	x1, x8
  404410:	bl	403ebc <__fxstatat@plt+0x241c>
  404414:	ldp	x29, x30, [sp, #64]
  404418:	add	sp, sp, #0x50
  40441c:	ret
  404420:	bl	4018b0 <abort@plt>
  404424:	sub	sp, sp, #0x50
  404428:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  40442c:	add	x9, x9, #0x320
  404430:	ldp	q0, q1, [x9]
  404434:	ldr	x10, [x9, #48]
  404438:	stp	x29, x30, [sp, #64]
  40443c:	add	x29, sp, #0x40
  404440:	stp	q0, q1, [sp]
  404444:	ldr	q0, [x9, #32]
  404448:	mov	w9, #0xa                   	// #10
  40444c:	str	x10, [sp, #48]
  404450:	str	w9, [sp]
  404454:	str	q0, [sp, #32]
  404458:	cbz	x1, 404484 <__fxstatat@plt+0x29e4>
  40445c:	cbz	x2, 404484 <__fxstatat@plt+0x29e4>
  404460:	mov	x8, x3
  404464:	stp	x1, x2, [sp, #40]
  404468:	mov	x3, sp
  40446c:	mov	x1, x8
  404470:	mov	x2, x4
  404474:	bl	403ebc <__fxstatat@plt+0x241c>
  404478:	ldp	x29, x30, [sp, #64]
  40447c:	add	sp, sp, #0x50
  404480:	ret
  404484:	bl	4018b0 <abort@plt>
  404488:	sub	sp, sp, #0x50
  40448c:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  404490:	add	x9, x9, #0x320
  404494:	ldp	q0, q1, [x9]
  404498:	ldr	q2, [x9, #32]
  40449c:	ldr	x9, [x9, #48]
  4044a0:	mov	w10, #0xa                   	// #10
  4044a4:	stp	x29, x30, [sp, #64]
  4044a8:	add	x29, sp, #0x40
  4044ac:	stp	q0, q1, [sp]
  4044b0:	str	q2, [sp, #32]
  4044b4:	str	x9, [sp, #48]
  4044b8:	str	w10, [sp]
  4044bc:	cbz	x0, 4044ec <__fxstatat@plt+0x2a4c>
  4044c0:	cbz	x1, 4044ec <__fxstatat@plt+0x2a4c>
  4044c4:	mov	x8, x2
  4044c8:	stp	x0, x1, [sp, #40]
  4044cc:	mov	x3, sp
  4044d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4044d4:	mov	w0, wzr
  4044d8:	mov	x1, x8
  4044dc:	bl	403ebc <__fxstatat@plt+0x241c>
  4044e0:	ldp	x29, x30, [sp, #64]
  4044e4:	add	sp, sp, #0x50
  4044e8:	ret
  4044ec:	bl	4018b0 <abort@plt>
  4044f0:	sub	sp, sp, #0x50
  4044f4:	adrp	x9, 41c000 <__fxstatat@plt+0x1a560>
  4044f8:	add	x9, x9, #0x320
  4044fc:	ldp	q0, q1, [x9]
  404500:	ldr	q2, [x9, #32]
  404504:	ldr	x9, [x9, #48]
  404508:	mov	w10, #0xa                   	// #10
  40450c:	stp	x29, x30, [sp, #64]
  404510:	add	x29, sp, #0x40
  404514:	stp	q0, q1, [sp]
  404518:	str	q2, [sp, #32]
  40451c:	str	x9, [sp, #48]
  404520:	str	w10, [sp]
  404524:	cbz	x0, 404554 <__fxstatat@plt+0x2ab4>
  404528:	cbz	x1, 404554 <__fxstatat@plt+0x2ab4>
  40452c:	mov	x8, x3
  404530:	stp	x0, x1, [sp, #40]
  404534:	mov	x3, sp
  404538:	mov	w0, wzr
  40453c:	mov	x1, x2
  404540:	mov	x2, x8
  404544:	bl	403ebc <__fxstatat@plt+0x241c>
  404548:	ldp	x29, x30, [sp, #64]
  40454c:	add	sp, sp, #0x50
  404550:	ret
  404554:	bl	4018b0 <abort@plt>
  404558:	adrp	x3, 41c000 <__fxstatat@plt+0x1a560>
  40455c:	add	x3, x3, #0x230
  404560:	b	403ebc <__fxstatat@plt+0x241c>
  404564:	adrp	x3, 41c000 <__fxstatat@plt+0x1a560>
  404568:	mov	x2, x1
  40456c:	add	x3, x3, #0x230
  404570:	mov	x1, x0
  404574:	mov	w0, wzr
  404578:	b	403ebc <__fxstatat@plt+0x241c>
  40457c:	adrp	x3, 41c000 <__fxstatat@plt+0x1a560>
  404580:	add	x3, x3, #0x230
  404584:	mov	x2, #0xffffffffffffffff    	// #-1
  404588:	b	403ebc <__fxstatat@plt+0x241c>
  40458c:	adrp	x3, 41c000 <__fxstatat@plt+0x1a560>
  404590:	add	x3, x3, #0x230
  404594:	mov	x2, #0xffffffffffffffff    	// #-1
  404598:	mov	x1, x0
  40459c:	mov	w0, wzr
  4045a0:	b	403ebc <__fxstatat@plt+0x241c>
  4045a4:	sub	sp, sp, #0xa0
  4045a8:	adrp	x1, 40b000 <__fxstatat@plt+0x9560>
  4045ac:	str	x19, [sp, #144]
  4045b0:	mov	x19, x0
  4045b4:	add	x1, x1, #0x80
  4045b8:	mov	x2, sp
  4045bc:	mov	w0, wzr
  4045c0:	stp	x29, x30, [sp, #128]
  4045c4:	add	x29, sp, #0x80
  4045c8:	bl	4019e0 <__lxstat@plt>
  4045cc:	cbz	w0, 4045d8 <__fxstatat@plt+0x2b38>
  4045d0:	mov	x19, xzr
  4045d4:	b	4045e4 <__fxstatat@plt+0x2b44>
  4045d8:	ldr	q0, [sp]
  4045dc:	ext	v0.16b, v0.16b, v0.16b, #8
  4045e0:	str	q0, [x19]
  4045e4:	mov	x0, x19
  4045e8:	ldr	x19, [sp, #144]
  4045ec:	ldp	x29, x30, [sp, #128]
  4045f0:	add	sp, sp, #0xa0
  4045f4:	ret
  4045f8:	sub	sp, sp, #0x50
  4045fc:	str	x21, [sp, #48]
  404600:	stp	x20, x19, [sp, #64]
  404604:	mov	x21, x5
  404608:	mov	x20, x4
  40460c:	mov	x5, x3
  404610:	mov	x4, x2
  404614:	mov	x19, x0
  404618:	stp	x29, x30, [sp, #32]
  40461c:	add	x29, sp, #0x20
  404620:	cbz	x1, 404640 <__fxstatat@plt+0x2ba0>
  404624:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404628:	mov	x3, x1
  40462c:	add	x2, x2, #0xaa1
  404630:	mov	w1, #0x1                   	// #1
  404634:	mov	x0, x19
  404638:	bl	401900 <__fprintf_chk@plt>
  40463c:	b	40465c <__fxstatat@plt+0x2bbc>
  404640:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404644:	add	x2, x2, #0xaad
  404648:	mov	w1, #0x1                   	// #1
  40464c:	mov	x0, x19
  404650:	mov	x3, x4
  404654:	mov	x4, x5
  404658:	bl	401900 <__fprintf_chk@plt>
  40465c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404660:	add	x1, x1, #0xab4
  404664:	mov	w2, #0x5                   	// #5
  404668:	mov	x0, xzr
  40466c:	bl	401a10 <dcgettext@plt>
  404670:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404674:	mov	x3, x0
  404678:	add	x2, x2, #0xd7f
  40467c:	mov	w1, #0x1                   	// #1
  404680:	mov	w4, #0x7e3                 	// #2019
  404684:	mov	x0, x19
  404688:	bl	401900 <__fprintf_chk@plt>
  40468c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404690:	add	x1, x1, #0xab8
  404694:	mov	w2, #0x5                   	// #5
  404698:	mov	x0, xzr
  40469c:	bl	401a10 <dcgettext@plt>
  4046a0:	mov	x1, x19
  4046a4:	bl	401a20 <fputs_unlocked@plt>
  4046a8:	cmp	x21, #0x9
  4046ac:	b.hi	404700 <__fxstatat@plt+0x2c60>  // b.pmore
  4046b0:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  4046b4:	add	x8, x8, #0xa97
  4046b8:	adr	x9, 4046c8 <__fxstatat@plt+0x2c28>
  4046bc:	ldrb	w10, [x8, x21]
  4046c0:	add	x9, x9, x10, lsl #2
  4046c4:	br	x9
  4046c8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4046cc:	add	x1, x1, #0xb84
  4046d0:	mov	w2, #0x5                   	// #5
  4046d4:	mov	x0, xzr
  4046d8:	bl	401a10 <dcgettext@plt>
  4046dc:	ldr	x3, [x20]
  4046e0:	mov	x2, x0
  4046e4:	mov	x0, x19
  4046e8:	ldp	x20, x19, [sp, #64]
  4046ec:	ldr	x21, [sp, #48]
  4046f0:	ldp	x29, x30, [sp, #32]
  4046f4:	mov	w1, #0x1                   	// #1
  4046f8:	add	sp, sp, #0x50
  4046fc:	b	401900 <__fprintf_chk@plt>
  404700:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404704:	add	x1, x1, #0xcc3
  404708:	b	404864 <__fxstatat@plt+0x2dc4>
  40470c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404710:	add	x1, x1, #0xb94
  404714:	mov	w2, #0x5                   	// #5
  404718:	mov	x0, xzr
  40471c:	bl	401a10 <dcgettext@plt>
  404720:	ldp	x3, x4, [x20]
  404724:	mov	x2, x0
  404728:	mov	x0, x19
  40472c:	ldp	x20, x19, [sp, #64]
  404730:	ldr	x21, [sp, #48]
  404734:	ldp	x29, x30, [sp, #32]
  404738:	mov	w1, #0x1                   	// #1
  40473c:	add	sp, sp, #0x50
  404740:	b	401900 <__fprintf_chk@plt>
  404744:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404748:	add	x1, x1, #0xbab
  40474c:	mov	w2, #0x5                   	// #5
  404750:	mov	x0, xzr
  404754:	bl	401a10 <dcgettext@plt>
  404758:	ldp	x3, x4, [x20]
  40475c:	ldr	x5, [x20, #16]
  404760:	mov	x2, x0
  404764:	mov	x0, x19
  404768:	ldp	x20, x19, [sp, #64]
  40476c:	ldr	x21, [sp, #48]
  404770:	ldp	x29, x30, [sp, #32]
  404774:	mov	w1, #0x1                   	// #1
  404778:	add	sp, sp, #0x50
  40477c:	b	401900 <__fprintf_chk@plt>
  404780:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404784:	add	x1, x1, #0xbc7
  404788:	mov	w2, #0x5                   	// #5
  40478c:	mov	x0, xzr
  404790:	bl	401a10 <dcgettext@plt>
  404794:	ldp	x3, x4, [x20]
  404798:	ldp	x5, x6, [x20, #16]
  40479c:	mov	x2, x0
  4047a0:	mov	x0, x19
  4047a4:	ldp	x20, x19, [sp, #64]
  4047a8:	ldr	x21, [sp, #48]
  4047ac:	ldp	x29, x30, [sp, #32]
  4047b0:	mov	w1, #0x1                   	// #1
  4047b4:	add	sp, sp, #0x50
  4047b8:	b	401900 <__fprintf_chk@plt>
  4047bc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4047c0:	add	x1, x1, #0xbe7
  4047c4:	mov	w2, #0x5                   	// #5
  4047c8:	mov	x0, xzr
  4047cc:	bl	401a10 <dcgettext@plt>
  4047d0:	ldp	x3, x4, [x20]
  4047d4:	ldp	x5, x6, [x20, #16]
  4047d8:	ldr	x7, [x20, #32]
  4047dc:	mov	x2, x0
  4047e0:	mov	x0, x19
  4047e4:	ldp	x20, x19, [sp, #64]
  4047e8:	ldr	x21, [sp, #48]
  4047ec:	ldp	x29, x30, [sp, #32]
  4047f0:	mov	w1, #0x1                   	// #1
  4047f4:	add	sp, sp, #0x50
  4047f8:	b	401900 <__fprintf_chk@plt>
  4047fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404800:	add	x1, x1, #0xc0b
  404804:	mov	w2, #0x5                   	// #5
  404808:	mov	x0, xzr
  40480c:	bl	401a10 <dcgettext@plt>
  404810:	ldp	x3, x4, [x20]
  404814:	ldp	x5, x6, [x20, #16]
  404818:	ldp	x7, x8, [x20, #32]
  40481c:	mov	x2, x0
  404820:	b	404850 <__fxstatat@plt+0x2db0>
  404824:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404828:	add	x1, x1, #0xc33
  40482c:	mov	w2, #0x5                   	// #5
  404830:	mov	x0, xzr
  404834:	bl	401a10 <dcgettext@plt>
  404838:	ldr	x9, [x20, #48]
  40483c:	ldp	x3, x4, [x20]
  404840:	ldp	x5, x6, [x20, #16]
  404844:	ldp	x7, x8, [x20, #32]
  404848:	mov	x2, x0
  40484c:	str	x9, [sp, #8]
  404850:	mov	w1, #0x1                   	// #1
  404854:	str	x8, [sp]
  404858:	b	4048c8 <__fxstatat@plt+0x2e28>
  40485c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404860:	add	x1, x1, #0xc8f
  404864:	mov	w2, #0x5                   	// #5
  404868:	mov	x0, xzr
  40486c:	bl	401a10 <dcgettext@plt>
  404870:	ldp	x8, x9, [x20, #56]
  404874:	ldp	x3, x4, [x20]
  404878:	ldp	x5, x6, [x20, #16]
  40487c:	ldr	x7, [x20, #32]
  404880:	ldur	q0, [x20, #40]
  404884:	mov	x2, x0
  404888:	str	x9, [sp, #24]
  40488c:	b	4048bc <__fxstatat@plt+0x2e1c>
  404890:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404894:	add	x1, x1, #0xc5f
  404898:	mov	w2, #0x5                   	// #5
  40489c:	mov	x0, xzr
  4048a0:	bl	401a10 <dcgettext@plt>
  4048a4:	ldp	x3, x4, [x20]
  4048a8:	ldp	x5, x6, [x20, #16]
  4048ac:	ldr	x7, [x20, #32]
  4048b0:	ldur	q0, [x20, #40]
  4048b4:	ldr	x8, [x20, #56]
  4048b8:	mov	x2, x0
  4048bc:	str	x8, [sp, #16]
  4048c0:	mov	w1, #0x1                   	// #1
  4048c4:	str	q0, [sp]
  4048c8:	mov	x0, x19
  4048cc:	bl	401900 <__fprintf_chk@plt>
  4048d0:	ldp	x20, x19, [sp, #64]
  4048d4:	ldr	x21, [sp, #48]
  4048d8:	ldp	x29, x30, [sp, #32]
  4048dc:	add	sp, sp, #0x50
  4048e0:	ret
  4048e4:	mov	x8, xzr
  4048e8:	ldr	x9, [x4, x8, lsl #3]
  4048ec:	add	x8, x8, #0x1
  4048f0:	cbnz	x9, 4048e8 <__fxstatat@plt+0x2e48>
  4048f4:	sub	x5, x8, #0x1
  4048f8:	b	4045f8 <__fxstatat@plt+0x2b58>
  4048fc:	sub	sp, sp, #0x60
  404900:	stp	x29, x30, [sp, #80]
  404904:	ldr	w9, [x4, #24]
  404908:	add	x29, sp, #0x50
  40490c:	mov	w8, w9
  404910:	tbz	w9, #31, 404944 <__fxstatat@plt+0x2ea4>
  404914:	add	w8, w9, #0x8
  404918:	cmn	w9, #0x8
  40491c:	str	w8, [x4, #24]
  404920:	b.gt	404944 <__fxstatat@plt+0x2ea4>
  404924:	ldr	x10, [x4, #8]
  404928:	sxtw	x9, w9
  40492c:	add	x9, x10, x9
  404930:	ldr	x9, [x9]
  404934:	str	x9, [sp]
  404938:	cbnz	x9, 40495c <__fxstatat@plt+0x2ebc>
  40493c:	mov	x5, xzr
  404940:	b	404bfc <__fxstatat@plt+0x315c>
  404944:	ldr	x9, [x4]
  404948:	add	x10, x9, #0x8
  40494c:	str	x10, [x4]
  404950:	ldr	x9, [x9]
  404954:	str	x9, [sp]
  404958:	cbz	x9, 40493c <__fxstatat@plt+0x2e9c>
  40495c:	tbnz	w8, #31, 404968 <__fxstatat@plt+0x2ec8>
  404960:	mov	w9, w8
  404964:	b	404994 <__fxstatat@plt+0x2ef4>
  404968:	add	w9, w8, #0x8
  40496c:	cmn	w8, #0x8
  404970:	str	w9, [x4, #24]
  404974:	b.gt	404994 <__fxstatat@plt+0x2ef4>
  404978:	ldr	x10, [x4, #8]
  40497c:	add	x8, x10, w8, sxtw
  404980:	ldr	x8, [x8]
  404984:	str	x8, [sp, #8]
  404988:	cbnz	x8, 4049ac <__fxstatat@plt+0x2f0c>
  40498c:	mov	w5, #0x1                   	// #1
  404990:	b	404bfc <__fxstatat@plt+0x315c>
  404994:	ldr	x8, [x4]
  404998:	add	x10, x8, #0x8
  40499c:	str	x10, [x4]
  4049a0:	ldr	x8, [x8]
  4049a4:	str	x8, [sp, #8]
  4049a8:	cbz	x8, 40498c <__fxstatat@plt+0x2eec>
  4049ac:	tbnz	w9, #31, 4049b8 <__fxstatat@plt+0x2f18>
  4049b0:	mov	w8, w9
  4049b4:	b	4049e4 <__fxstatat@plt+0x2f44>
  4049b8:	add	w8, w9, #0x8
  4049bc:	cmn	w9, #0x8
  4049c0:	str	w8, [x4, #24]
  4049c4:	b.gt	4049e4 <__fxstatat@plt+0x2f44>
  4049c8:	ldr	x10, [x4, #8]
  4049cc:	add	x9, x10, w9, sxtw
  4049d0:	ldr	x9, [x9]
  4049d4:	str	x9, [sp, #16]
  4049d8:	cbnz	x9, 4049fc <__fxstatat@plt+0x2f5c>
  4049dc:	mov	w5, #0x2                   	// #2
  4049e0:	b	404bfc <__fxstatat@plt+0x315c>
  4049e4:	ldr	x9, [x4]
  4049e8:	add	x10, x9, #0x8
  4049ec:	str	x10, [x4]
  4049f0:	ldr	x9, [x9]
  4049f4:	str	x9, [sp, #16]
  4049f8:	cbz	x9, 4049dc <__fxstatat@plt+0x2f3c>
  4049fc:	tbnz	w8, #31, 404a08 <__fxstatat@plt+0x2f68>
  404a00:	mov	w9, w8
  404a04:	b	404a34 <__fxstatat@plt+0x2f94>
  404a08:	add	w9, w8, #0x8
  404a0c:	cmn	w8, #0x8
  404a10:	str	w9, [x4, #24]
  404a14:	b.gt	404a34 <__fxstatat@plt+0x2f94>
  404a18:	ldr	x10, [x4, #8]
  404a1c:	add	x8, x10, w8, sxtw
  404a20:	ldr	x8, [x8]
  404a24:	str	x8, [sp, #24]
  404a28:	cbnz	x8, 404a4c <__fxstatat@plt+0x2fac>
  404a2c:	mov	w5, #0x3                   	// #3
  404a30:	b	404bfc <__fxstatat@plt+0x315c>
  404a34:	ldr	x8, [x4]
  404a38:	add	x10, x8, #0x8
  404a3c:	str	x10, [x4]
  404a40:	ldr	x8, [x8]
  404a44:	str	x8, [sp, #24]
  404a48:	cbz	x8, 404a2c <__fxstatat@plt+0x2f8c>
  404a4c:	tbnz	w9, #31, 404a58 <__fxstatat@plt+0x2fb8>
  404a50:	mov	w8, w9
  404a54:	b	404a84 <__fxstatat@plt+0x2fe4>
  404a58:	add	w8, w9, #0x8
  404a5c:	cmn	w9, #0x8
  404a60:	str	w8, [x4, #24]
  404a64:	b.gt	404a84 <__fxstatat@plt+0x2fe4>
  404a68:	ldr	x10, [x4, #8]
  404a6c:	add	x9, x10, w9, sxtw
  404a70:	ldr	x9, [x9]
  404a74:	str	x9, [sp, #32]
  404a78:	cbnz	x9, 404a9c <__fxstatat@plt+0x2ffc>
  404a7c:	mov	w5, #0x4                   	// #4
  404a80:	b	404bfc <__fxstatat@plt+0x315c>
  404a84:	ldr	x9, [x4]
  404a88:	add	x10, x9, #0x8
  404a8c:	str	x10, [x4]
  404a90:	ldr	x9, [x9]
  404a94:	str	x9, [sp, #32]
  404a98:	cbz	x9, 404a7c <__fxstatat@plt+0x2fdc>
  404a9c:	tbnz	w8, #31, 404aa8 <__fxstatat@plt+0x3008>
  404aa0:	mov	w9, w8
  404aa4:	b	404ac4 <__fxstatat@plt+0x3024>
  404aa8:	add	w9, w8, #0x8
  404aac:	cmn	w8, #0x8
  404ab0:	str	w9, [x4, #24]
  404ab4:	b.gt	404ac4 <__fxstatat@plt+0x3024>
  404ab8:	ldr	x10, [x4, #8]
  404abc:	add	x8, x10, w8, sxtw
  404ac0:	b	404ad0 <__fxstatat@plt+0x3030>
  404ac4:	ldr	x8, [x4]
  404ac8:	add	x10, x8, #0x8
  404acc:	str	x10, [x4]
  404ad0:	ldr	x8, [x8]
  404ad4:	str	x8, [sp, #40]
  404ad8:	cbz	x8, 404ae8 <__fxstatat@plt+0x3048>
  404adc:	tbnz	w9, #31, 404af0 <__fxstatat@plt+0x3050>
  404ae0:	mov	w8, w9
  404ae4:	b	404b0c <__fxstatat@plt+0x306c>
  404ae8:	mov	w5, #0x5                   	// #5
  404aec:	b	404bfc <__fxstatat@plt+0x315c>
  404af0:	add	w8, w9, #0x8
  404af4:	cmn	w9, #0x8
  404af8:	str	w8, [x4, #24]
  404afc:	b.gt	404b0c <__fxstatat@plt+0x306c>
  404b00:	ldr	x10, [x4, #8]
  404b04:	add	x9, x10, w9, sxtw
  404b08:	b	404b18 <__fxstatat@plt+0x3078>
  404b0c:	ldr	x9, [x4]
  404b10:	add	x10, x9, #0x8
  404b14:	str	x10, [x4]
  404b18:	ldr	x9, [x9]
  404b1c:	str	x9, [sp, #48]
  404b20:	cbz	x9, 404b30 <__fxstatat@plt+0x3090>
  404b24:	tbnz	w8, #31, 404b38 <__fxstatat@plt+0x3098>
  404b28:	mov	w9, w8
  404b2c:	b	404b54 <__fxstatat@plt+0x30b4>
  404b30:	mov	w5, #0x6                   	// #6
  404b34:	b	404bfc <__fxstatat@plt+0x315c>
  404b38:	add	w9, w8, #0x8
  404b3c:	cmn	w8, #0x8
  404b40:	str	w9, [x4, #24]
  404b44:	b.gt	404b54 <__fxstatat@plt+0x30b4>
  404b48:	ldr	x10, [x4, #8]
  404b4c:	add	x8, x10, w8, sxtw
  404b50:	b	404b60 <__fxstatat@plt+0x30c0>
  404b54:	ldr	x8, [x4]
  404b58:	add	x10, x8, #0x8
  404b5c:	str	x10, [x4]
  404b60:	ldr	x8, [x8]
  404b64:	str	x8, [sp, #56]
  404b68:	cbz	x8, 404b78 <__fxstatat@plt+0x30d8>
  404b6c:	tbnz	w9, #31, 404b80 <__fxstatat@plt+0x30e0>
  404b70:	mov	w8, w9
  404b74:	b	404b9c <__fxstatat@plt+0x30fc>
  404b78:	mov	w5, #0x7                   	// #7
  404b7c:	b	404bfc <__fxstatat@plt+0x315c>
  404b80:	add	w8, w9, #0x8
  404b84:	cmn	w9, #0x8
  404b88:	str	w8, [x4, #24]
  404b8c:	b.gt	404b9c <__fxstatat@plt+0x30fc>
  404b90:	ldr	x10, [x4, #8]
  404b94:	add	x9, x10, w9, sxtw
  404b98:	b	404ba8 <__fxstatat@plt+0x3108>
  404b9c:	ldr	x9, [x4]
  404ba0:	add	x10, x9, #0x8
  404ba4:	str	x10, [x4]
  404ba8:	ldr	x9, [x9]
  404bac:	str	x9, [sp, #64]
  404bb0:	cbz	x9, 404bf8 <__fxstatat@plt+0x3158>
  404bb4:	tbz	w8, #31, 404bd4 <__fxstatat@plt+0x3134>
  404bb8:	add	w9, w8, #0x8
  404bbc:	cmn	w8, #0x8
  404bc0:	str	w9, [x4, #24]
  404bc4:	b.gt	404bd4 <__fxstatat@plt+0x3134>
  404bc8:	ldr	x9, [x4, #8]
  404bcc:	add	x8, x9, w8, sxtw
  404bd0:	b	404be0 <__fxstatat@plt+0x3140>
  404bd4:	ldr	x8, [x4]
  404bd8:	add	x9, x8, #0x8
  404bdc:	str	x9, [x4]
  404be0:	ldr	x8, [x8]
  404be4:	str	x8, [sp, #72]
  404be8:	cmp	x8, #0x0
  404bec:	mov	w8, #0x9                   	// #9
  404bf0:	cinc	x5, x8, ne  // ne = any
  404bf4:	b	404bfc <__fxstatat@plt+0x315c>
  404bf8:	mov	w5, #0x8                   	// #8
  404bfc:	mov	x4, sp
  404c00:	bl	4045f8 <__fxstatat@plt+0x2b58>
  404c04:	ldp	x29, x30, [sp, #80]
  404c08:	add	sp, sp, #0x60
  404c0c:	ret
  404c10:	sub	sp, sp, #0xf0
  404c14:	stp	x29, x30, [sp, #224]
  404c18:	add	x29, sp, #0xe0
  404c1c:	mov	x8, #0xffffffffffffffe0    	// #-32
  404c20:	mov	x9, sp
  404c24:	sub	x10, x29, #0x60
  404c28:	movk	x8, #0xff80, lsl #32
  404c2c:	add	x11, x29, #0x10
  404c30:	add	x9, x9, #0x80
  404c34:	add	x10, x10, #0x20
  404c38:	stp	x9, x8, [x29, #-16]
  404c3c:	stp	x11, x10, [x29, #-32]
  404c40:	stp	x4, x5, [x29, #-96]
  404c44:	stp	x6, x7, [x29, #-80]
  404c48:	stp	q0, q1, [sp]
  404c4c:	ldp	q0, q1, [x29, #-32]
  404c50:	sub	x4, x29, #0x40
  404c54:	stp	q2, q3, [sp, #32]
  404c58:	stp	q4, q5, [sp, #64]
  404c5c:	stp	q6, q7, [sp, #96]
  404c60:	stp	q0, q1, [x29, #-64]
  404c64:	bl	4048fc <__fxstatat@plt+0x2e5c>
  404c68:	ldp	x29, x30, [sp, #224]
  404c6c:	add	sp, sp, #0xf0
  404c70:	ret
  404c74:	stp	x29, x30, [sp, #-16]!
  404c78:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404c7c:	add	x1, x1, #0xcff
  404c80:	mov	w2, #0x5                   	// #5
  404c84:	mov	x0, xzr
  404c88:	mov	x29, sp
  404c8c:	bl	401a10 <dcgettext@plt>
  404c90:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404c94:	mov	x1, x0
  404c98:	add	x2, x2, #0xd14
  404c9c:	mov	w0, #0x1                   	// #1
  404ca0:	bl	4017f0 <__printf_chk@plt>
  404ca4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404ca8:	add	x1, x1, #0xd2a
  404cac:	mov	w2, #0x5                   	// #5
  404cb0:	mov	x0, xzr
  404cb4:	bl	401a10 <dcgettext@plt>
  404cb8:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  404cbc:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  404cc0:	mov	x1, x0
  404cc4:	add	x2, x2, #0x3d2
  404cc8:	add	x3, x3, #0x579
  404ccc:	mov	w0, #0x1                   	// #1
  404cd0:	bl	4017f0 <__printf_chk@plt>
  404cd4:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  404cd8:	add	x1, x1, #0xd3e
  404cdc:	mov	w2, #0x5                   	// #5
  404ce0:	mov	x0, xzr
  404ce4:	bl	401a10 <dcgettext@plt>
  404ce8:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  404cec:	ldr	x1, [x8, #680]
  404cf0:	ldp	x29, x30, [sp], #16
  404cf4:	b	401a20 <fputs_unlocked@plt>
  404cf8:	stp	x29, x30, [sp, #-32]!
  404cfc:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404d00:	udiv	x8, x8, x1
  404d04:	cmp	x8, x0
  404d08:	str	x19, [sp, #16]
  404d0c:	mov	x29, sp
  404d10:	b.cc	404d34 <__fxstatat@plt+0x3294>  // b.lo, b.ul, b.last
  404d14:	mul	x19, x1, x0
  404d18:	mov	x0, x19
  404d1c:	bl	4017a0 <malloc@plt>
  404d20:	cbz	x19, 404d28 <__fxstatat@plt+0x3288>
  404d24:	cbz	x0, 404d34 <__fxstatat@plt+0x3294>
  404d28:	ldr	x19, [sp, #16]
  404d2c:	ldp	x29, x30, [sp], #32
  404d30:	ret
  404d34:	bl	405074 <__fxstatat@plt+0x35d4>
  404d38:	stp	x29, x30, [sp, #-32]!
  404d3c:	str	x19, [sp, #16]
  404d40:	mov	x29, sp
  404d44:	mov	x19, x0
  404d48:	bl	4017a0 <malloc@plt>
  404d4c:	cbz	x19, 404d54 <__fxstatat@plt+0x32b4>
  404d50:	cbz	x0, 404d60 <__fxstatat@plt+0x32c0>
  404d54:	ldr	x19, [sp, #16]
  404d58:	ldp	x29, x30, [sp], #32
  404d5c:	ret
  404d60:	bl	405074 <__fxstatat@plt+0x35d4>
  404d64:	stp	x29, x30, [sp, #-32]!
  404d68:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404d6c:	udiv	x8, x8, x2
  404d70:	cmp	x8, x1
  404d74:	str	x19, [sp, #16]
  404d78:	mov	x29, sp
  404d7c:	b.cc	404db4 <__fxstatat@plt+0x3314>  // b.lo, b.ul, b.last
  404d80:	mul	x19, x2, x1
  404d84:	cbz	x0, 404d98 <__fxstatat@plt+0x32f8>
  404d88:	cbnz	x19, 404d98 <__fxstatat@plt+0x32f8>
  404d8c:	bl	401950 <free@plt>
  404d90:	mov	x0, xzr
  404d94:	b	404da8 <__fxstatat@plt+0x3308>
  404d98:	mov	x1, x19
  404d9c:	bl	401850 <realloc@plt>
  404da0:	cbz	x19, 404da8 <__fxstatat@plt+0x3308>
  404da4:	cbz	x0, 404db4 <__fxstatat@plt+0x3314>
  404da8:	ldr	x19, [sp, #16]
  404dac:	ldp	x29, x30, [sp], #32
  404db0:	ret
  404db4:	bl	405074 <__fxstatat@plt+0x35d4>
  404db8:	stp	x29, x30, [sp, #-32]!
  404dbc:	str	x19, [sp, #16]
  404dc0:	mov	x19, x1
  404dc4:	mov	x29, sp
  404dc8:	cbz	x0, 404ddc <__fxstatat@plt+0x333c>
  404dcc:	cbnz	x19, 404ddc <__fxstatat@plt+0x333c>
  404dd0:	bl	401950 <free@plt>
  404dd4:	mov	x0, xzr
  404dd8:	b	404dec <__fxstatat@plt+0x334c>
  404ddc:	mov	x1, x19
  404de0:	bl	401850 <realloc@plt>
  404de4:	cbz	x19, 404dec <__fxstatat@plt+0x334c>
  404de8:	cbz	x0, 404df8 <__fxstatat@plt+0x3358>
  404dec:	ldr	x19, [sp, #16]
  404df0:	ldp	x29, x30, [sp], #32
  404df4:	ret
  404df8:	bl	405074 <__fxstatat@plt+0x35d4>
  404dfc:	stp	x29, x30, [sp, #-32]!
  404e00:	ldr	x8, [x1]
  404e04:	str	x19, [sp, #16]
  404e08:	mov	x29, sp
  404e0c:	cbz	x0, 404e50 <__fxstatat@plt+0x33b0>
  404e10:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404e14:	movk	x9, #0x5554
  404e18:	udiv	x9, x9, x2
  404e1c:	cmp	x9, x8
  404e20:	b.ls	404e8c <__fxstatat@plt+0x33ec>  // b.plast
  404e24:	add	x8, x8, x8, lsr #1
  404e28:	add	x9, x8, #0x1
  404e2c:	mul	x8, x9, x2
  404e30:	str	x9, [x1]
  404e34:	cbz	x8, 404e90 <__fxstatat@plt+0x33f0>
  404e38:	mov	x1, x8
  404e3c:	bl	401850 <realloc@plt>
  404e40:	cbz	x0, 404e8c <__fxstatat@plt+0x33ec>
  404e44:	ldr	x19, [sp, #16]
  404e48:	ldp	x29, x30, [sp], #32
  404e4c:	ret
  404e50:	cbnz	x8, 404e64 <__fxstatat@plt+0x33c4>
  404e54:	mov	w8, #0x80                  	// #128
  404e58:	udiv	x8, x8, x2
  404e5c:	cmp	x2, #0x80
  404e60:	cinc	x8, x8, hi  // hi = pmore
  404e64:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  404e68:	udiv	x9, x9, x2
  404e6c:	cmp	x9, x8
  404e70:	b.cc	404e8c <__fxstatat@plt+0x33ec>  // b.lo, b.ul, b.last
  404e74:	mul	x19, x8, x2
  404e78:	mov	x0, x19
  404e7c:	str	x8, [x1]
  404e80:	bl	4017a0 <malloc@plt>
  404e84:	cbz	x19, 404e44 <__fxstatat@plt+0x33a4>
  404e88:	cbnz	x0, 404e44 <__fxstatat@plt+0x33a4>
  404e8c:	bl	405074 <__fxstatat@plt+0x35d4>
  404e90:	bl	401950 <free@plt>
  404e94:	mov	x0, xzr
  404e98:	ldr	x19, [sp, #16]
  404e9c:	ldp	x29, x30, [sp], #32
  404ea0:	ret
  404ea4:	stp	x29, x30, [sp, #-32]!
  404ea8:	str	x19, [sp, #16]
  404eac:	mov	x29, sp
  404eb0:	mov	x19, x0
  404eb4:	bl	4017a0 <malloc@plt>
  404eb8:	cbz	x19, 404ec0 <__fxstatat@plt+0x3420>
  404ebc:	cbz	x0, 404ecc <__fxstatat@plt+0x342c>
  404ec0:	ldr	x19, [sp, #16]
  404ec4:	ldp	x29, x30, [sp], #32
  404ec8:	ret
  404ecc:	bl	405074 <__fxstatat@plt+0x35d4>
  404ed0:	stp	x29, x30, [sp, #-16]!
  404ed4:	ldr	x8, [x1]
  404ed8:	mov	x29, sp
  404edc:	cbz	x0, 404f10 <__fxstatat@plt+0x3470>
  404ee0:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  404ee4:	movk	x9, #0x5554
  404ee8:	cmp	x8, x9
  404eec:	b.cs	404f54 <__fxstatat@plt+0x34b4>  // b.hs, b.nlast
  404ef0:	add	x8, x8, x8, lsr #1
  404ef4:	adds	x8, x8, #0x1
  404ef8:	str	x8, [x1]
  404efc:	b.eq	404f30 <__fxstatat@plt+0x3490>  // b.none
  404f00:	mov	x1, x8
  404f04:	bl	401850 <realloc@plt>
  404f08:	cbnz	x0, 404f28 <__fxstatat@plt+0x3488>
  404f0c:	b	404f54 <__fxstatat@plt+0x34b4>
  404f10:	cbz	x8, 404f40 <__fxstatat@plt+0x34a0>
  404f14:	tbnz	x8, #63, 404f54 <__fxstatat@plt+0x34b4>
  404f18:	mov	x0, x8
  404f1c:	str	x8, [x1]
  404f20:	bl	4017a0 <malloc@plt>
  404f24:	cbz	x0, 404f54 <__fxstatat@plt+0x34b4>
  404f28:	ldp	x29, x30, [sp], #16
  404f2c:	ret
  404f30:	bl	401950 <free@plt>
  404f34:	mov	x0, xzr
  404f38:	ldp	x29, x30, [sp], #16
  404f3c:	ret
  404f40:	mov	w8, #0x80                  	// #128
  404f44:	mov	x0, x8
  404f48:	str	x8, [x1]
  404f4c:	bl	4017a0 <malloc@plt>
  404f50:	cbnz	x0, 404f28 <__fxstatat@plt+0x3488>
  404f54:	bl	405074 <__fxstatat@plt+0x35d4>
  404f58:	stp	x29, x30, [sp, #-32]!
  404f5c:	stp	x20, x19, [sp, #16]
  404f60:	mov	x29, sp
  404f64:	mov	x19, x0
  404f68:	bl	4017a0 <malloc@plt>
  404f6c:	mov	x20, x0
  404f70:	cbz	x19, 404f78 <__fxstatat@plt+0x34d8>
  404f74:	cbz	x20, 404f98 <__fxstatat@plt+0x34f8>
  404f78:	mov	x0, x20
  404f7c:	mov	w1, wzr
  404f80:	mov	x2, x19
  404f84:	bl	401810 <memset@plt>
  404f88:	mov	x0, x20
  404f8c:	ldp	x20, x19, [sp, #16]
  404f90:	ldp	x29, x30, [sp], #32
  404f94:	ret
  404f98:	bl	405074 <__fxstatat@plt+0x35d4>
  404f9c:	stp	x29, x30, [sp, #-16]!
  404fa0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  404fa4:	udiv	x8, x8, x1
  404fa8:	cmp	x8, x0
  404fac:	mov	x29, sp
  404fb0:	b.cc	404fc4 <__fxstatat@plt+0x3524>  // b.lo, b.ul, b.last
  404fb4:	bl	405144 <__fxstatat@plt+0x36a4>
  404fb8:	cbz	x0, 404fc4 <__fxstatat@plt+0x3524>
  404fbc:	ldp	x29, x30, [sp], #16
  404fc0:	ret
  404fc4:	bl	405074 <__fxstatat@plt+0x35d4>
  404fc8:	stp	x29, x30, [sp, #-48]!
  404fcc:	stp	x20, x19, [sp, #32]
  404fd0:	mov	x20, x0
  404fd4:	mov	x0, x1
  404fd8:	str	x21, [sp, #16]
  404fdc:	mov	x29, sp
  404fe0:	mov	x19, x1
  404fe4:	bl	4017a0 <malloc@plt>
  404fe8:	mov	x21, x0
  404fec:	cbz	x19, 404ff4 <__fxstatat@plt+0x3554>
  404ff0:	cbz	x21, 405018 <__fxstatat@plt+0x3578>
  404ff4:	mov	x0, x21
  404ff8:	mov	x1, x20
  404ffc:	mov	x2, x19
  405000:	bl	4016a0 <memcpy@plt>
  405004:	mov	x0, x21
  405008:	ldp	x20, x19, [sp, #32]
  40500c:	ldr	x21, [sp, #16]
  405010:	ldp	x29, x30, [sp], #48
  405014:	ret
  405018:	bl	405074 <__fxstatat@plt+0x35d4>
  40501c:	stp	x29, x30, [sp, #-48]!
  405020:	str	x21, [sp, #16]
  405024:	stp	x20, x19, [sp, #32]
  405028:	mov	x29, sp
  40502c:	mov	x19, x0
  405030:	bl	4016e0 <strlen@plt>
  405034:	add	x20, x0, #0x1
  405038:	mov	x0, x20
  40503c:	bl	4017a0 <malloc@plt>
  405040:	mov	x21, x0
  405044:	cbz	x20, 40504c <__fxstatat@plt+0x35ac>
  405048:	cbz	x21, 405070 <__fxstatat@plt+0x35d0>
  40504c:	mov	x0, x21
  405050:	mov	x1, x19
  405054:	mov	x2, x20
  405058:	bl	4016a0 <memcpy@plt>
  40505c:	mov	x0, x21
  405060:	ldp	x20, x19, [sp, #32]
  405064:	ldr	x21, [sp, #16]
  405068:	ldp	x29, x30, [sp], #48
  40506c:	ret
  405070:	bl	405074 <__fxstatat@plt+0x35d4>
  405074:	stp	x29, x30, [sp, #-32]!
  405078:	str	x19, [sp, #16]
  40507c:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  405080:	ldr	w19, [x8, #552]
  405084:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  405088:	add	x1, x1, #0xdae
  40508c:	mov	w2, #0x5                   	// #5
  405090:	mov	x0, xzr
  405094:	mov	x29, sp
  405098:	bl	401a10 <dcgettext@plt>
  40509c:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  4050a0:	mov	x3, x0
  4050a4:	add	x2, x2, #0x8dd
  4050a8:	mov	w0, w19
  4050ac:	mov	w1, wzr
  4050b0:	bl	401710 <error@plt>
  4050b4:	bl	4018b0 <abort@plt>
  4050b8:	stp	x29, x30, [sp, #-16]!
  4050bc:	orr	w1, w1, #0x200
  4050c0:	mov	x29, sp
  4050c4:	bl	405190 <__fxstatat@plt+0x36f0>
  4050c8:	cbz	x0, 4050d4 <__fxstatat@plt+0x3634>
  4050cc:	ldp	x29, x30, [sp], #16
  4050d0:	ret
  4050d4:	bl	401a70 <__errno_location@plt>
  4050d8:	ldr	w8, [x0]
  4050dc:	cmp	w8, #0x16
  4050e0:	b.ne	405104 <__fxstatat@plt+0x3664>  // b.any
  4050e4:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4050e8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4050ec:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  4050f0:	add	x0, x0, #0xdbf
  4050f4:	add	x1, x1, #0xdcf
  4050f8:	add	x3, x3, #0xdda
  4050fc:	mov	w2, #0x29                  	// #41
  405100:	bl	401a60 <__assert_fail@plt>
  405104:	bl	405074 <__fxstatat@plt+0x35d4>
  405108:	ldr	w8, [x0, #72]
  40510c:	mov	w9, #0x11                  	// #17
  405110:	and	w8, w8, w9
  405114:	cmp	w8, #0x10
  405118:	b.eq	405134 <__fxstatat@plt+0x3694>  // b.none
  40511c:	cmp	w8, #0x11
  405120:	b.ne	40513c <__fxstatat@plt+0x369c>  // b.any
  405124:	ldr	x8, [x1, #88]
  405128:	cmp	x8, #0x0
  40512c:	cset	w0, ne  // ne = any
  405130:	ret
  405134:	mov	w0, #0x1                   	// #1
  405138:	ret
  40513c:	mov	w0, wzr
  405140:	ret
  405144:	mov	x8, x1
  405148:	mov	w1, #0x1                   	// #1
  40514c:	mov	w9, #0x1                   	// #1
  405150:	cbz	x0, 405188 <__fxstatat@plt+0x36e8>
  405154:	cbz	x8, 405188 <__fxstatat@plt+0x36e8>
  405158:	umulh	x10, x8, x0
  40515c:	mov	x1, x8
  405160:	mov	x9, x0
  405164:	cbz	x10, 405188 <__fxstatat@plt+0x36e8>
  405168:	stp	x29, x30, [sp, #-16]!
  40516c:	mov	x29, sp
  405170:	bl	401a70 <__errno_location@plt>
  405174:	mov	w8, #0xc                   	// #12
  405178:	str	w8, [x0]
  40517c:	mov	x0, xzr
  405180:	ldp	x29, x30, [sp], #16
  405184:	ret
  405188:	mov	x0, x9
  40518c:	b	401820 <calloc@plt>
  405190:	sub	sp, sp, #0x70
  405194:	cmp	w1, #0x1, lsl #12
  405198:	stp	x29, x30, [sp, #16]
  40519c:	stp	x28, x27, [sp, #32]
  4051a0:	stp	x26, x25, [sp, #48]
  4051a4:	stp	x24, x23, [sp, #64]
  4051a8:	stp	x22, x21, [sp, #80]
  4051ac:	stp	x20, x19, [sp, #96]
  4051b0:	add	x29, sp, #0x10
  4051b4:	b.cs	40526c <__fxstatat@plt+0x37cc>  // b.hs, b.nlast
  4051b8:	mov	w8, #0x204                 	// #516
  4051bc:	mov	w22, w1
  4051c0:	bics	wzr, w8, w1
  4051c4:	b.eq	40526c <__fxstatat@plt+0x37cc>  // b.none
  4051c8:	mov	w8, #0x12                  	// #18
  4051cc:	tst	w22, w8
  4051d0:	b.eq	40526c <__fxstatat@plt+0x37cc>  // b.none
  4051d4:	mov	x23, x0
  4051d8:	mov	w0, #0x80                  	// #128
  4051dc:	mov	x21, x2
  4051e0:	bl	4017a0 <malloc@plt>
  4051e4:	mov	x19, x0
  4051e8:	cbz	x0, 40527c <__fxstatat@plt+0x37dc>
  4051ec:	and	w8, w22, #0xfffffdff
  4051f0:	tst	w22, #0x2
  4051f4:	orr	w8, w8, #0x4
  4051f8:	movi	v0.2d, #0x0
  4051fc:	csel	w8, w22, w8, eq  // eq = none
  405200:	stp	q0, q0, [x19, #64]
  405204:	str	w8, [x19, #72]
  405208:	mov	w8, #0xffffff9c            	// #-100
  40520c:	stp	q0, q0, [x19, #96]
  405210:	stp	q0, q0, [x19, #32]
  405214:	stp	q0, q0, [x19]
  405218:	str	x21, [x19, #64]
  40521c:	str	w8, [x19, #44]
  405220:	ldr	x8, [x23]
  405224:	cbz	x8, 4052a0 <__fxstatat@plt+0x3800>
  405228:	mov	x20, xzr
  40522c:	add	x24, x23, #0x8
  405230:	mov	x0, x8
  405234:	bl	4016e0 <strlen@plt>
  405238:	ldr	x8, [x24], #8
  40523c:	cmp	x0, x20
  405240:	csel	x20, x0, x20, hi  // hi = pmore
  405244:	cbnz	x8, 405230 <__fxstatat@plt+0x3790>
  405248:	add	x8, x20, #0x1
  40524c:	cmp	x8, #0x1, lsl #12
  405250:	mov	w8, #0x1000                	// #4096
  405254:	csinc	x8, x8, x20, ls  // ls = plast
  405258:	add	x0, x8, #0x100
  40525c:	str	x0, [x19, #48]
  405260:	bl	4017a0 <malloc@plt>
  405264:	cbnz	x0, 4052b0 <__fxstatat@plt+0x3810>
  405268:	b	405620 <__fxstatat@plt+0x3b80>
  40526c:	bl	401a70 <__errno_location@plt>
  405270:	mov	w8, #0x16                  	// #22
  405274:	mov	x19, xzr
  405278:	str	w8, [x0]
  40527c:	mov	x0, x19
  405280:	ldp	x20, x19, [sp, #96]
  405284:	ldp	x22, x21, [sp, #80]
  405288:	ldp	x24, x23, [sp, #64]
  40528c:	ldp	x26, x25, [sp, #48]
  405290:	ldp	x28, x27, [sp, #32]
  405294:	ldp	x29, x30, [sp, #16]
  405298:	add	sp, sp, #0x70
  40529c:	ret
  4052a0:	mov	w0, #0x1100                	// #4352
  4052a4:	str	x0, [x19, #48]
  4052a8:	bl	4017a0 <malloc@plt>
  4052ac:	cbz	x0, 405620 <__fxstatat@plt+0x3b80>
  4052b0:	str	x0, [x19, #32]
  4052b4:	ldr	x24, [x23]
  4052b8:	mov	x25, x0
  4052bc:	cbz	x24, 405304 <__fxstatat@plt+0x3864>
  4052c0:	mov	w0, #0x100                 	// #256
  4052c4:	bl	4017a0 <malloc@plt>
  4052c8:	cbz	x0, 405624 <__fxstatat@plt+0x3b84>
  4052cc:	mov	x20, x0
  4052d0:	mov	w8, #0x30000               	// #196608
  4052d4:	mov	x9, #0xffffffffffffffff    	// #-1
  4052d8:	mov	w10, #0xffffffff            	// #-1
  4052dc:	strb	wzr, [x0, #248]
  4052e0:	str	x25, [x0, #56]
  4052e4:	str	wzr, [x0, #64]
  4052e8:	stp	xzr, xzr, [x0, #32]
  4052ec:	str	xzr, [x0, #24]
  4052f0:	stur	w8, [x0, #110]
  4052f4:	str	x19, [x0, #80]
  4052f8:	stp	x9, xzr, [x0, #88]
  4052fc:	str	w10, [x0, #104]
  405300:	b	405308 <__fxstatat@plt+0x3868>
  405304:	mov	x20, xzr
  405308:	cbz	x21, 405450 <__fxstatat@plt+0x39b0>
  40530c:	ldrb	w8, [x19, #73]
  405310:	ubfx	w8, w8, #2, #1
  405314:	stur	w8, [x29, #-4]
  405318:	cbz	x24, 40545c <__fxstatat@plt+0x39bc>
  40531c:	tbnz	w22, #11, 405464 <__fxstatat@plt+0x39c4>
  405320:	mov	x22, xzr
  405324:	mov	x25, xzr
  405328:	str	xzr, [sp]
  40532c:	b	405370 <__fxstatat@plt+0x38d0>
  405330:	str	xzr, [x26, #16]
  405334:	cbz	x22, 405354 <__fxstatat@plt+0x38b4>
  405338:	ldr	x8, [sp]
  40533c:	str	x26, [sp]
  405340:	str	x26, [x8, #16]
  405344:	ldr	x24, [x23, #8]!
  405348:	add	x25, x25, #0x1
  40534c:	cbnz	x24, 405370 <__fxstatat@plt+0x38d0>
  405350:	b	40556c <__fxstatat@plt+0x3acc>
  405354:	str	x26, [sp]
  405358:	b	405360 <__fxstatat@plt+0x38c0>
  40535c:	str	x22, [x26, #16]
  405360:	mov	x22, x26
  405364:	ldr	x24, [x23, #8]!
  405368:	add	x25, x25, #0x1
  40536c:	cbz	x24, 40556c <__fxstatat@plt+0x3acc>
  405370:	mov	x0, x24
  405374:	bl	4016e0 <strlen@plt>
  405378:	mov	x27, x0
  40537c:	cmp	x0, #0x3
  405380:	b.cc	4053b4 <__fxstatat@plt+0x3914>  // b.lo, b.ul, b.last
  405384:	add	x8, x27, x24
  405388:	ldurb	w8, [x8, #-1]
  40538c:	cmp	w8, #0x2f
  405390:	b.ne	4053b4 <__fxstatat@plt+0x3914>  // b.any
  405394:	sub	x8, x24, #0x2
  405398:	ldrb	w9, [x8, x27]
  40539c:	cmp	w9, #0x2f
  4053a0:	b.ne	4053b4 <__fxstatat@plt+0x3914>  // b.any
  4053a4:	sub	x27, x27, #0x1
  4053a8:	cmp	x27, #0x1
  4053ac:	b.hi	405398 <__fxstatat@plt+0x38f8>  // b.pmore
  4053b0:	mov	w27, #0x1                   	// #1
  4053b4:	add	x8, x27, #0x100
  4053b8:	and	x0, x8, #0xfffffffffffffff8
  4053bc:	bl	4017a0 <malloc@plt>
  4053c0:	cbz	x0, 405614 <__fxstatat@plt+0x3b74>
  4053c4:	add	x28, x0, #0xf8
  4053c8:	mov	x26, x0
  4053cc:	mov	x0, x28
  4053d0:	mov	x1, x24
  4053d4:	mov	x2, x27
  4053d8:	bl	4016a0 <memcpy@plt>
  4053dc:	ldr	x8, [x19, #32]
  4053e0:	mov	w9, #0x30000               	// #196608
  4053e4:	strb	wzr, [x28, x27]
  4053e8:	stur	w9, [x26, #110]
  4053ec:	ldur	w9, [x29, #-4]
  4053f0:	cmp	x22, #0x0
  4053f4:	stp	x28, x8, [x26, #48]
  4053f8:	cset	w8, ne  // ne = any
  4053fc:	and	w8, w9, w8
  405400:	stp	xzr, x27, [x26, #88]
  405404:	str	wzr, [x26, #64]
  405408:	stp	xzr, xzr, [x26, #24]
  40540c:	str	x19, [x26, #80]
  405410:	str	x20, [x26, #8]
  405414:	str	xzr, [x26, #40]
  405418:	tbz	w8, #0, 405434 <__fxstatat@plt+0x3994>
  40541c:	mov	w8, #0xb                   	// #11
  405420:	strh	w8, [x26, #108]
  405424:	mov	w8, #0x2                   	// #2
  405428:	str	x8, [x26, #168]
  40542c:	cbnz	x21, 40535c <__fxstatat@plt+0x38bc>
  405430:	b	405330 <__fxstatat@plt+0x3890>
  405434:	mov	x0, x19
  405438:	mov	x1, x26
  40543c:	mov	w2, wzr
  405440:	bl	4056dc <__fxstatat@plt+0x3c3c>
  405444:	strh	w0, [x26, #108]
  405448:	cbnz	x21, 40535c <__fxstatat@plt+0x38bc>
  40544c:	b	405330 <__fxstatat@plt+0x3890>
  405450:	mov	w8, #0x1                   	// #1
  405454:	stur	w8, [x29, #-4]
  405458:	cbnz	x24, 40531c <__fxstatat@plt+0x387c>
  40545c:	mov	x22, xzr
  405460:	b	40558c <__fxstatat@plt+0x3aec>
  405464:	mov	x22, xzr
  405468:	mov	x28, xzr
  40546c:	add	x27, x23, #0x8
  405470:	str	xzr, [sp]
  405474:	b	4054c0 <__fxstatat@plt+0x3a20>
  405478:	str	xzr, [x23, #16]
  40547c:	cbz	x22, 4054a0 <__fxstatat@plt+0x3a00>
  405480:	ldr	x8, [sp]
  405484:	str	x23, [sp]
  405488:	str	x23, [x8, #16]
  40548c:	ldr	x24, [x27, x28, lsl #3]
  405490:	add	x25, x28, #0x1
  405494:	mov	x28, x25
  405498:	cbnz	x24, 4054c0 <__fxstatat@plt+0x3a20>
  40549c:	b	40556c <__fxstatat@plt+0x3acc>
  4054a0:	str	x23, [sp]
  4054a4:	b	4054ac <__fxstatat@plt+0x3a0c>
  4054a8:	str	x22, [x23, #16]
  4054ac:	mov	x22, x23
  4054b0:	ldr	x24, [x27, x28, lsl #3]
  4054b4:	add	x25, x28, #0x1
  4054b8:	mov	x28, x25
  4054bc:	cbz	x24, 40556c <__fxstatat@plt+0x3acc>
  4054c0:	mov	x0, x24
  4054c4:	bl	4016e0 <strlen@plt>
  4054c8:	add	x8, x0, #0x100
  4054cc:	mov	x25, x0
  4054d0:	and	x0, x8, #0xfffffffffffffff8
  4054d4:	bl	4017a0 <malloc@plt>
  4054d8:	cbz	x0, 405614 <__fxstatat@plt+0x3b74>
  4054dc:	add	x26, x0, #0xf8
  4054e0:	mov	x23, x0
  4054e4:	mov	x0, x26
  4054e8:	mov	x1, x24
  4054ec:	mov	x2, x25
  4054f0:	bl	4016a0 <memcpy@plt>
  4054f4:	ldur	w9, [x29, #-4]
  4054f8:	ldr	x8, [x19, #32]
  4054fc:	cmp	x22, #0x0
  405500:	cset	w10, eq  // eq = none
  405504:	eor	w9, w9, #0x1
  405508:	strb	wzr, [x26, x25]
  40550c:	orr	w9, w9, w10
  405510:	stp	x26, x8, [x23, #48]
  405514:	mov	w8, #0x30000               	// #196608
  405518:	stp	xzr, x25, [x23, #88]
  40551c:	str	wzr, [x23, #64]
  405520:	stur	w8, [x23, #110]
  405524:	stp	xzr, xzr, [x23, #24]
  405528:	str	x19, [x23, #80]
  40552c:	str	x20, [x23, #8]
  405530:	str	xzr, [x23, #40]
  405534:	tbnz	w9, #0, 405550 <__fxstatat@plt+0x3ab0>
  405538:	mov	w8, #0xb                   	// #11
  40553c:	strh	w8, [x23, #108]
  405540:	mov	w8, #0x2                   	// #2
  405544:	str	x8, [x23, #168]
  405548:	cbnz	x21, 4054a8 <__fxstatat@plt+0x3a08>
  40554c:	b	405478 <__fxstatat@plt+0x39d8>
  405550:	mov	x0, x19
  405554:	mov	x1, x23
  405558:	mov	w2, wzr
  40555c:	bl	4056dc <__fxstatat@plt+0x3c3c>
  405560:	strh	w0, [x23, #108]
  405564:	cbnz	x21, 4054a8 <__fxstatat@plt+0x3a08>
  405568:	b	405478 <__fxstatat@plt+0x39d8>
  40556c:	cbz	x21, 40558c <__fxstatat@plt+0x3aec>
  405570:	cmp	x25, #0x2
  405574:	b.cc	40558c <__fxstatat@plt+0x3aec>  // b.lo, b.ul, b.last
  405578:	mov	x0, x19
  40557c:	mov	x1, x22
  405580:	mov	x2, x25
  405584:	bl	4058c4 <__fxstatat@plt+0x3e24>
  405588:	mov	x22, x0
  40558c:	mov	w0, #0x100                 	// #256
  405590:	bl	4017a0 <malloc@plt>
  405594:	cbz	x0, 405610 <__fxstatat@plt+0x3b70>
  405598:	ldrh	w8, [x19, #72]
  40559c:	mov	w9, #0x102                 	// #258
  4055a0:	strb	wzr, [x0, #248]
  4055a4:	str	wzr, [x0, #64]
  4055a8:	tst	w8, w9
  4055ac:	mov	w8, #0x30000               	// #196608
  4055b0:	stur	w8, [x0, #110]
  4055b4:	mov	w8, #0x9                   	// #9
  4055b8:	strh	w8, [x0, #108]
  4055bc:	ldr	x8, [x19, #32]
  4055c0:	stp	xzr, xzr, [x0, #32]
  4055c4:	str	x0, [x19]
  4055c8:	stp	x22, xzr, [x0, #16]
  4055cc:	str	x8, [x0, #56]
  4055d0:	mov	w8, #0x1                   	// #1
  4055d4:	str	x19, [x0, #80]
  4055d8:	stp	x8, xzr, [x0, #88]
  4055dc:	b.eq	40565c <__fxstatat@plt+0x3bbc>  // b.none
  4055e0:	adrp	x2, 407000 <__fxstatat@plt+0x5560>
  4055e4:	adrp	x3, 407000 <__fxstatat@plt+0x5560>
  4055e8:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  4055ec:	add	x2, x2, #0x208
  4055f0:	add	x3, x3, #0x218
  4055f4:	add	x4, x4, #0x950
  4055f8:	mov	w0, #0x1f                  	// #31
  4055fc:	mov	x1, xzr
  405600:	bl	407f54 <__fxstatat@plt+0x64b4>
  405604:	str	x0, [x19, #88]
  405608:	cbnz	x0, 405670 <__fxstatat@plt+0x3bd0>
  40560c:	b	405614 <__fxstatat@plt+0x3b74>
  405610:	str	xzr, [x19]
  405614:	cbnz	x22, 40564c <__fxstatat@plt+0x3bac>
  405618:	mov	x0, x20
  40561c:	bl	401950 <free@plt>
  405620:	ldr	x25, [x19, #32]
  405624:	mov	x0, x25
  405628:	bl	401950 <free@plt>
  40562c:	mov	x0, x19
  405630:	bl	401950 <free@plt>
  405634:	mov	x19, xzr
  405638:	b	40527c <__fxstatat@plt+0x37dc>
  40563c:	mov	x0, x22
  405640:	bl	401950 <free@plt>
  405644:	mov	x22, x21
  405648:	cbz	x21, 405618 <__fxstatat@plt+0x3b78>
  40564c:	ldp	x21, x0, [x22, #16]
  405650:	cbz	x0, 40563c <__fxstatat@plt+0x3b9c>
  405654:	bl	401860 <closedir@plt>
  405658:	b	40563c <__fxstatat@plt+0x3b9c>
  40565c:	mov	w0, #0x20                  	// #32
  405660:	bl	4017a0 <malloc@plt>
  405664:	str	x0, [x19, #88]
  405668:	cbz	x0, 405614 <__fxstatat@plt+0x3b74>
  40566c:	bl	4078c4 <__fxstatat@plt+0x5e24>
  405670:	ldr	w8, [x19, #72]
  405674:	mov	w9, #0x204                 	// #516
  405678:	tst	w8, w9
  40567c:	b.ne	4056cc <__fxstatat@plt+0x3c2c>  // b.any
  405680:	mov	w2, #0x4900                	// #18688
  405684:	lsr	w9, w8, #4
  405688:	movk	w2, #0x8, lsl #16
  40568c:	bfi	w2, w9, #15, #1
  405690:	tbnz	w8, #9, 4056a8 <__fxstatat@plt+0x3c08>
  405694:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  405698:	add	x0, x0, #0xe29
  40569c:	mov	w1, w2
  4056a0:	bl	40798c <__fxstatat@plt+0x5eec>
  4056a4:	b	4056b8 <__fxstatat@plt+0x3c18>
  4056a8:	ldr	w0, [x19, #44]
  4056ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4056b0:	add	x1, x1, #0xe29
  4056b4:	bl	408de8 <__fxstatat@plt+0x7348>
  4056b8:	str	w0, [x19, #40]
  4056bc:	tbz	w0, #31, 4056cc <__fxstatat@plt+0x3c2c>
  4056c0:	ldr	w8, [x19, #72]
  4056c4:	orr	w8, w8, #0x4
  4056c8:	str	w8, [x19, #72]
  4056cc:	add	x0, x19, #0x60
  4056d0:	mov	w1, #0xffffffff            	// #-1
  4056d4:	bl	408c64 <__fxstatat@plt+0x71c4>
  4056d8:	b	40527c <__fxstatat@plt+0x37dc>
  4056dc:	stp	x29, x30, [sp, #-48]!
  4056e0:	stp	x20, x19, [sp, #32]
  4056e4:	ldr	x9, [x1, #88]
  4056e8:	ldr	w8, [x0, #72]
  4056ec:	str	x21, [sp, #16]
  4056f0:	mov	x19, x1
  4056f4:	mov	x21, x0
  4056f8:	mov	x29, sp
  4056fc:	cbz	x9, 40570c <__fxstatat@plt+0x3c6c>
  405700:	add	x20, x19, #0x78
  405704:	tbz	w2, #0, 40571c <__fxstatat@plt+0x3c7c>
  405708:	b	405748 <__fxstatat@plt+0x3ca8>
  40570c:	and	w9, w8, #0x1
  405710:	orr	w2, w9, w2
  405714:	add	x20, x19, #0x78
  405718:	tbnz	w2, #0, 405748 <__fxstatat@plt+0x3ca8>
  40571c:	tbnz	w8, #1, 405748 <__fxstatat@plt+0x3ca8>
  405720:	ldr	w1, [x21, #44]
  405724:	ldr	x2, [x19, #48]
  405728:	mov	w4, #0x100                 	// #256
  40572c:	mov	w0, wzr
  405730:	mov	x3, x20
  405734:	bl	401aa0 <__fxstatat@plt>
  405738:	cbz	w0, 4057b4 <__fxstatat@plt+0x3d14>
  40573c:	bl	401a70 <__errno_location@plt>
  405740:	mov	x21, x0
  405744:	b	405784 <__fxstatat@plt+0x3ce4>
  405748:	ldr	x1, [x19, #48]
  40574c:	mov	w0, wzr
  405750:	mov	x2, x20
  405754:	bl	401a80 <__xstat@plt>
  405758:	cbz	w0, 4057b4 <__fxstatat@plt+0x3d14>
  40575c:	bl	401a70 <__errno_location@plt>
  405760:	ldr	w8, [x0]
  405764:	cmp	w8, #0x2
  405768:	b.ne	405788 <__fxstatat@plt+0x3ce8>  // b.any
  40576c:	ldr	x1, [x19, #48]
  405770:	mov	x21, x0
  405774:	mov	w0, wzr
  405778:	mov	x2, x20
  40577c:	bl	4019e0 <__lxstat@plt>
  405780:	cbz	w0, 40588c <__fxstatat@plt+0x3dec>
  405784:	ldr	w8, [x21]
  405788:	movi	v0.2d, #0x0
  40578c:	str	w8, [x19, #64]
  405790:	stp	q0, q0, [x20, #96]
  405794:	stp	q0, q0, [x20, #64]
  405798:	stp	q0, q0, [x20, #32]
  40579c:	stp	q0, q0, [x20]
  4057a0:	mov	w0, #0xa                   	// #10
  4057a4:	ldp	x20, x19, [sp, #32]
  4057a8:	ldr	x21, [sp, #16]
  4057ac:	ldp	x29, x30, [sp], #48
  4057b0:	ret
  4057b4:	ldr	w8, [x19, #136]
  4057b8:	and	w8, w8, #0xf000
  4057bc:	cmp	w8, #0xa, lsl #12
  4057c0:	b.eq	405810 <__fxstatat@plt+0x3d70>  // b.none
  4057c4:	cmp	w8, #0x8, lsl #12
  4057c8:	b.eq	405824 <__fxstatat@plt+0x3d84>  // b.none
  4057cc:	cmp	w8, #0x4, lsl #12
  4057d0:	b.ne	405838 <__fxstatat@plt+0x3d98>  // b.any
  4057d4:	ldr	w8, [x19, #140]
  4057d8:	cmp	w8, #0x2
  4057dc:	b.cc	40584c <__fxstatat@plt+0x3dac>  // b.lo, b.ul, b.last
  4057e0:	ldr	x9, [x19, #88]
  4057e4:	cmp	x9, #0x1
  4057e8:	b.lt	40584c <__fxstatat@plt+0x3dac>  // b.tstop
  4057ec:	ldr	w9, [x21, #72]
  4057f0:	mov	w10, #0x2                   	// #2
  4057f4:	bic	w9, w10, w9, lsr #4
  4057f8:	sub	w8, w8, w9
  4057fc:	ldrb	w9, [x19, #248]
  405800:	str	w8, [x19, #104]
  405804:	cmp	w9, #0x2e
  405808:	b.ne	405878 <__fxstatat@plt+0x3dd8>  // b.any
  40580c:	b	405860 <__fxstatat@plt+0x3dc0>
  405810:	mov	w0, #0xc                   	// #12
  405814:	ldp	x20, x19, [sp, #32]
  405818:	ldr	x21, [sp, #16]
  40581c:	ldp	x29, x30, [sp], #48
  405820:	ret
  405824:	mov	w0, #0x8                   	// #8
  405828:	ldp	x20, x19, [sp, #32]
  40582c:	ldr	x21, [sp, #16]
  405830:	ldp	x29, x30, [sp], #48
  405834:	ret
  405838:	mov	w0, #0x3                   	// #3
  40583c:	ldp	x20, x19, [sp, #32]
  405840:	ldr	x21, [sp, #16]
  405844:	ldp	x29, x30, [sp], #48
  405848:	ret
  40584c:	mov	w8, #0xffffffff            	// #-1
  405850:	ldrb	w9, [x19, #248]
  405854:	str	w8, [x19, #104]
  405858:	cmp	w9, #0x2e
  40585c:	b.ne	405878 <__fxstatat@plt+0x3dd8>  // b.any
  405860:	ldrb	w8, [x19, #249]
  405864:	cbz	w8, 4058a4 <__fxstatat@plt+0x3e04>
  405868:	cmp	w8, #0x2e
  40586c:	b.ne	405878 <__fxstatat@plt+0x3dd8>  // b.any
  405870:	ldrb	w8, [x19, #250]
  405874:	cbz	w8, 4058a4 <__fxstatat@plt+0x3e04>
  405878:	mov	w0, #0x1                   	// #1
  40587c:	ldp	x20, x19, [sp, #32]
  405880:	ldr	x21, [sp, #16]
  405884:	ldp	x29, x30, [sp], #48
  405888:	ret
  40588c:	str	wzr, [x21]
  405890:	mov	w0, #0xd                   	// #13
  405894:	ldp	x20, x19, [sp, #32]
  405898:	ldr	x21, [sp, #16]
  40589c:	ldp	x29, x30, [sp], #48
  4058a0:	ret
  4058a4:	ldr	x8, [x19, #88]
  4058a8:	cmp	x8, #0x0
  4058ac:	mov	w8, #0x5                   	// #5
  4058b0:	csinc	w0, w8, wzr, ne  // ne = any
  4058b4:	ldp	x20, x19, [sp, #32]
  4058b8:	ldr	x21, [sp, #16]
  4058bc:	ldp	x29, x30, [sp], #48
  4058c0:	ret
  4058c4:	stp	x29, x30, [sp, #-48]!
  4058c8:	stp	x22, x21, [sp, #16]
  4058cc:	stp	x20, x19, [sp, #32]
  4058d0:	ldp	x8, x22, [x0, #56]
  4058d4:	mov	x21, x0
  4058d8:	mov	x20, x2
  4058dc:	mov	x19, x1
  4058e0:	cmp	x8, x2
  4058e4:	mov	x29, sp
  4058e8:	b.cs	405918 <__fxstatat@plt+0x3e78>  // b.hs, b.nlast
  4058ec:	add	x8, x20, #0x28
  4058f0:	lsr	x9, x8, #61
  4058f4:	str	x8, [x21, #56]
  4058f8:	cbnz	x9, 405984 <__fxstatat@plt+0x3ee4>
  4058fc:	ldr	x0, [x21, #16]
  405900:	lsl	x1, x8, #3
  405904:	bl	401850 <realloc@plt>
  405908:	cbz	x0, 405984 <__fxstatat@plt+0x3ee4>
  40590c:	str	x0, [x21, #16]
  405910:	cbnz	x19, 405920 <__fxstatat@plt+0x3e80>
  405914:	b	405930 <__fxstatat@plt+0x3e90>
  405918:	ldr	x0, [x21, #16]
  40591c:	cbz	x19, 405930 <__fxstatat@plt+0x3e90>
  405920:	str	x19, [x0], #8
  405924:	ldr	x19, [x19, #16]
  405928:	cbnz	x19, 405920 <__fxstatat@plt+0x3e80>
  40592c:	ldr	x0, [x21, #16]
  405930:	mov	w2, #0x8                   	// #8
  405934:	mov	x1, x20
  405938:	mov	x3, x22
  40593c:	bl	401740 <qsort@plt>
  405940:	ldr	x8, [x21, #16]
  405944:	cmp	x20, #0x1
  405948:	ldr	x19, [x8]
  40594c:	mov	x9, x19
  405950:	b.eq	40597c <__fxstatat@plt+0x3edc>  // b.none
  405954:	ldr	x10, [x8, #8]!
  405958:	subs	x9, x20, #0x2
  40595c:	str	x10, [x19, #16]
  405960:	b.eq	405978 <__fxstatat@plt+0x3ed8>  // b.none
  405964:	ldr	x10, [x8]
  405968:	ldr	x11, [x8, #8]!
  40596c:	subs	x9, x9, #0x1
  405970:	str	x11, [x10, #16]
  405974:	b.ne	405964 <__fxstatat@plt+0x3ec4>  // b.any
  405978:	ldr	x9, [x8]
  40597c:	str	xzr, [x9, #16]
  405980:	b	405994 <__fxstatat@plt+0x3ef4>
  405984:	ldr	x0, [x21, #16]
  405988:	bl	401950 <free@plt>
  40598c:	str	xzr, [x21, #16]
  405990:	str	xzr, [x21, #56]
  405994:	mov	x0, x19
  405998:	ldp	x20, x19, [sp, #32]
  40599c:	ldp	x22, x21, [sp, #16]
  4059a0:	ldp	x29, x30, [sp], #48
  4059a4:	ret
  4059a8:	stp	x29, x30, [sp, #-48]!
  4059ac:	stp	x20, x19, [sp, #32]
  4059b0:	mov	x19, x0
  4059b4:	ldr	x0, [x0]
  4059b8:	str	x21, [sp, #16]
  4059bc:	mov	x29, sp
  4059c0:	cbz	x0, 4059d8 <__fxstatat@plt+0x3f38>
  4059c4:	ldr	x8, [x0, #88]
  4059c8:	tbz	x8, #63, 405a50 <__fxstatat@plt+0x3fb0>
  4059cc:	mov	x20, x0
  4059d0:	mov	x0, x20
  4059d4:	bl	401950 <free@plt>
  4059d8:	ldr	x20, [x19, #8]
  4059dc:	cbnz	x20, 405a30 <__fxstatat@plt+0x3f90>
  4059e0:	ldr	x0, [x19, #16]
  4059e4:	bl	401950 <free@plt>
  4059e8:	ldr	x0, [x19, #32]
  4059ec:	bl	401950 <free@plt>
  4059f0:	ldr	w8, [x19, #72]
  4059f4:	tbnz	w8, #9, 405a60 <__fxstatat@plt+0x3fc0>
  4059f8:	tbnz	w8, #2, 405a70 <__fxstatat@plt+0x3fd0>
  4059fc:	ldr	w0, [x19, #40]
  405a00:	bl	401720 <fchdir@plt>
  405a04:	cbz	w0, 405a78 <__fxstatat@plt+0x3fd8>
  405a08:	bl	401a70 <__errno_location@plt>
  405a0c:	ldr	w21, [x0]
  405a10:	ldr	w0, [x19, #40]
  405a14:	bl	401870 <close@plt>
  405a18:	cbz	w21, 405a88 <__fxstatat@plt+0x3fe8>
  405a1c:	b	405a94 <__fxstatat@plt+0x3ff4>
  405a20:	mov	x0, x20
  405a24:	bl	401950 <free@plt>
  405a28:	mov	x20, x21
  405a2c:	cbz	x21, 4059e0 <__fxstatat@plt+0x3f40>
  405a30:	ldp	x21, x0, [x20, #16]
  405a34:	cbz	x0, 405a20 <__fxstatat@plt+0x3f80>
  405a38:	bl	401860 <closedir@plt>
  405a3c:	b	405a20 <__fxstatat@plt+0x3f80>
  405a40:	bl	401950 <free@plt>
  405a44:	ldr	x8, [x20, #88]
  405a48:	mov	x0, x20
  405a4c:	tbnz	x8, #63, 4059d0 <__fxstatat@plt+0x3f30>
  405a50:	ldr	x20, [x0, #16]
  405a54:	cbnz	x20, 405a40 <__fxstatat@plt+0x3fa0>
  405a58:	ldr	x20, [x0, #8]
  405a5c:	b	405a40 <__fxstatat@plt+0x3fa0>
  405a60:	ldr	w0, [x19, #44]
  405a64:	tbnz	w0, #31, 405a70 <__fxstatat@plt+0x3fd0>
  405a68:	bl	401870 <close@plt>
  405a6c:	cbnz	w0, 405a8c <__fxstatat@plt+0x3fec>
  405a70:	mov	w21, wzr
  405a74:	b	405a94 <__fxstatat@plt+0x3ff4>
  405a78:	mov	w21, wzr
  405a7c:	ldr	w0, [x19, #40]
  405a80:	bl	401870 <close@plt>
  405a84:	cbnz	w21, 405a94 <__fxstatat@plt+0x3ff4>
  405a88:	cbz	w0, 405a94 <__fxstatat@plt+0x3ff4>
  405a8c:	bl	401a70 <__errno_location@plt>
  405a90:	ldr	w21, [x0]
  405a94:	add	x20, x19, #0x60
  405a98:	mov	x0, x20
  405a9c:	bl	408c80 <__fxstatat@plt+0x71e0>
  405aa0:	tbnz	w0, #0, 405ab8 <__fxstatat@plt+0x4018>
  405aa4:	mov	x0, x20
  405aa8:	bl	408cd0 <__fxstatat@plt+0x7230>
  405aac:	tbnz	w0, #31, 405a98 <__fxstatat@plt+0x3ff8>
  405ab0:	bl	401870 <close@plt>
  405ab4:	b	405a98 <__fxstatat@plt+0x3ff8>
  405ab8:	ldr	x0, [x19, #80]
  405abc:	cbz	x0, 405ac4 <__fxstatat@plt+0x4024>
  405ac0:	bl	408200 <__fxstatat@plt+0x6760>
  405ac4:	ldrh	w8, [x19, #72]
  405ac8:	mov	w9, #0x102                 	// #258
  405acc:	tst	w8, w9
  405ad0:	b.eq	405b08 <__fxstatat@plt+0x4068>  // b.none
  405ad4:	ldr	x0, [x19, #88]
  405ad8:	cbz	x0, 405ae0 <__fxstatat@plt+0x4040>
  405adc:	bl	408200 <__fxstatat@plt+0x6760>
  405ae0:	mov	x0, x19
  405ae4:	bl	401950 <free@plt>
  405ae8:	cbz	w21, 405b1c <__fxstatat@plt+0x407c>
  405aec:	bl	401a70 <__errno_location@plt>
  405af0:	str	w21, [x0]
  405af4:	mov	w0, #0xffffffff            	// #-1
  405af8:	ldp	x20, x19, [sp, #32]
  405afc:	ldr	x21, [sp, #16]
  405b00:	ldp	x29, x30, [sp], #48
  405b04:	ret
  405b08:	ldr	x0, [x19, #88]
  405b0c:	bl	401950 <free@plt>
  405b10:	mov	x0, x19
  405b14:	bl	401950 <free@plt>
  405b18:	cbnz	w21, 405aec <__fxstatat@plt+0x404c>
  405b1c:	mov	w0, wzr
  405b20:	ldp	x20, x19, [sp, #32]
  405b24:	ldr	x21, [sp, #16]
  405b28:	ldp	x29, x30, [sp], #48
  405b2c:	ret
  405b30:	stp	x29, x30, [sp, #-64]!
  405b34:	stp	x22, x21, [sp, #32]
  405b38:	stp	x20, x19, [sp, #48]
  405b3c:	ldr	x20, [x0]
  405b40:	str	x23, [sp, #16]
  405b44:	mov	x29, sp
  405b48:	cbz	x20, 405ed4 <__fxstatat@plt+0x4434>
  405b4c:	ldr	w8, [x0, #72]
  405b50:	mov	x19, x0
  405b54:	tbnz	w8, #13, 405ed0 <__fxstatat@plt+0x4430>
  405b58:	ldrh	w9, [x20, #112]
  405b5c:	mov	w10, #0x3                   	// #3
  405b60:	strh	w10, [x20, #112]
  405b64:	cmp	w9, #0x1
  405b68:	b.eq	405bd4 <__fxstatat@plt+0x4134>  // b.none
  405b6c:	cmp	w9, #0x2
  405b70:	b.ne	405bec <__fxstatat@plt+0x414c>  // b.any
  405b74:	ldrh	w10, [x20, #108]
  405b78:	and	w11, w10, #0xfffe
  405b7c:	cmp	w11, #0xc
  405b80:	b.ne	405bf0 <__fxstatat@plt+0x4150>  // b.any
  405b84:	mov	w2, #0x1                   	// #1
  405b88:	mov	x0, x19
  405b8c:	mov	x1, x20
  405b90:	bl	4056dc <__fxstatat@plt+0x3c3c>
  405b94:	and	w8, w0, #0xffff
  405b98:	cmp	w8, #0x1
  405b9c:	strh	w0, [x20, #108]
  405ba0:	b.ne	4060c8 <__fxstatat@plt+0x4628>  // b.any
  405ba4:	ldr	w8, [x19, #72]
  405ba8:	tbnz	w8, #2, 4060c8 <__fxstatat@plt+0x4628>
  405bac:	mov	w2, #0x4900                	// #18688
  405bb0:	lsr	w9, w8, #4
  405bb4:	movk	w2, #0x8, lsl #16
  405bb8:	bfi	w2, w9, #15, #1
  405bbc:	tbnz	w8, #9, 405e38 <__fxstatat@plt+0x4398>
  405bc0:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  405bc4:	add	x0, x0, #0xe29
  405bc8:	mov	w1, w2
  405bcc:	bl	40798c <__fxstatat@plt+0x5eec>
  405bd0:	b	405e48 <__fxstatat@plt+0x43a8>
  405bd4:	mov	x0, x19
  405bd8:	mov	x1, x20
  405bdc:	mov	w2, wzr
  405be0:	bl	4056dc <__fxstatat@plt+0x3c3c>
  405be4:	strh	w0, [x20, #108]
  405be8:	b	405ed4 <__fxstatat@plt+0x4434>
  405bec:	ldrh	w10, [x20, #108]
  405bf0:	cmp	w10, #0x1
  405bf4:	b.ne	405c3c <__fxstatat@plt+0x419c>  // b.any
  405bf8:	cmp	w9, #0x4
  405bfc:	b.ne	405cc0 <__fxstatat@plt+0x4220>  // b.any
  405c00:	ldrb	w8, [x20, #110]
  405c04:	tbz	w8, #1, 405c10 <__fxstatat@plt+0x4170>
  405c08:	ldr	w0, [x20, #68]
  405c0c:	bl	401870 <close@plt>
  405c10:	ldr	x21, [x19, #8]
  405c14:	cbnz	x21, 405c2c <__fxstatat@plt+0x418c>
  405c18:	b	405d34 <__fxstatat@plt+0x4294>
  405c1c:	mov	x0, x21
  405c20:	bl	401950 <free@plt>
  405c24:	mov	x21, x22
  405c28:	cbz	x22, 405d30 <__fxstatat@plt+0x4290>
  405c2c:	ldp	x22, x0, [x21, #16]
  405c30:	cbz	x0, 405c1c <__fxstatat@plt+0x417c>
  405c34:	bl	401860 <closedir@plt>
  405c38:	b	405c1c <__fxstatat@plt+0x417c>
  405c3c:	ldr	x21, [x20, #16]
  405c40:	cbz	x21, 405d4c <__fxstatat@plt+0x42ac>
  405c44:	mov	x0, x20
  405c48:	str	x21, [x19]
  405c4c:	bl	401950 <free@plt>
  405c50:	ldr	x8, [x21, #88]
  405c54:	cbz	x8, 405d88 <__fxstatat@plt+0x42e8>
  405c58:	ldrh	w8, [x21, #112]
  405c5c:	mov	x20, x21
  405c60:	cmp	w8, #0x4
  405c64:	b.eq	405c3c <__fxstatat@plt+0x419c>  // b.none
  405c68:	cmp	w8, #0x2
  405c6c:	b.ne	406088 <__fxstatat@plt+0x45e8>  // b.any
  405c70:	mov	w2, #0x1                   	// #1
  405c74:	mov	x0, x19
  405c78:	mov	x1, x21
  405c7c:	bl	4056dc <__fxstatat@plt+0x3c3c>
  405c80:	and	w8, w0, #0xffff
  405c84:	cmp	w8, #0x1
  405c88:	strh	w0, [x21, #108]
  405c8c:	b.ne	406080 <__fxstatat@plt+0x45e0>  // b.any
  405c90:	ldr	w8, [x19, #72]
  405c94:	tbnz	w8, #2, 406080 <__fxstatat@plt+0x45e0>
  405c98:	mov	w2, #0x4900                	// #18688
  405c9c:	lsr	w9, w8, #4
  405ca0:	movk	w2, #0x8, lsl #16
  405ca4:	bfi	w2, w9, #15, #1
  405ca8:	tbnz	w8, #9, 406044 <__fxstatat@plt+0x45a4>
  405cac:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  405cb0:	add	x0, x0, #0xe29
  405cb4:	mov	w1, w2
  405cb8:	bl	40798c <__fxstatat@plt+0x5eec>
  405cbc:	b	406054 <__fxstatat@plt+0x45b4>
  405cc0:	tbz	w8, #6, 405cd4 <__fxstatat@plt+0x4234>
  405cc4:	ldr	x9, [x20, #120]
  405cc8:	ldr	x10, [x19, #24]
  405ccc:	cmp	x9, x10
  405cd0:	b.ne	405c00 <__fxstatat@plt+0x4160>  // b.any
  405cd4:	ldr	x21, [x19, #8]
  405cd8:	cbz	x21, 405df4 <__fxstatat@plt+0x4354>
  405cdc:	tbnz	w8, #12, 405dc4 <__fxstatat@plt+0x4324>
  405ce0:	ldr	x3, [x20, #48]
  405ce4:	mov	w2, #0xffffffff            	// #-1
  405ce8:	mov	x0, x19
  405cec:	mov	x1, x20
  405cf0:	bl	406348 <__fxstatat@plt+0x48a8>
  405cf4:	cbz	w0, 405e08 <__fxstatat@plt+0x4368>
  405cf8:	bl	401a70 <__errno_location@plt>
  405cfc:	ldr	w8, [x0]
  405d00:	ldrh	w9, [x20, #110]
  405d04:	str	w8, [x20, #64]
  405d08:	orr	w8, w9, #0x1
  405d0c:	strh	w8, [x20, #110]
  405d10:	ldr	x8, [x19, #8]
  405d14:	cbz	x8, 405e08 <__fxstatat@plt+0x4368>
  405d18:	ldr	x9, [x8, #8]
  405d1c:	ldr	x9, [x9, #48]
  405d20:	str	x9, [x8, #48]
  405d24:	ldr	x8, [x8, #16]
  405d28:	cbnz	x8, 405d18 <__fxstatat@plt+0x4278>
  405d2c:	b	405e08 <__fxstatat@plt+0x4368>
  405d30:	str	xzr, [x19, #8]
  405d34:	mov	w8, #0x6                   	// #6
  405d38:	strh	w8, [x20, #108]
  405d3c:	mov	x0, x19
  405d40:	mov	x1, x20
  405d44:	bl	4062a4 <__fxstatat@plt+0x4804>
  405d48:	b	405ed4 <__fxstatat@plt+0x4434>
  405d4c:	ldr	x21, [x20, #8]
  405d50:	ldr	x8, [x21, #24]
  405d54:	cbz	x8, 405e6c <__fxstatat@plt+0x43cc>
  405d58:	str	x21, [x19]
  405d5c:	ldr	x8, [x19, #32]
  405d60:	ldr	x9, [x21, #72]
  405d64:	mov	w1, #0x3                   	// #3
  405d68:	mov	x0, x19
  405d6c:	strb	wzr, [x8, x9]
  405d70:	bl	40657c <__fxstatat@plt+0x4adc>
  405d74:	cbz	x0, 405e60 <__fxstatat@plt+0x43c0>
  405d78:	mov	x21, x0
  405d7c:	mov	x0, x20
  405d80:	bl	401950 <free@plt>
  405d84:	b	406088 <__fxstatat@plt+0x45e8>
  405d88:	mov	x0, x19
  405d8c:	bl	406f70 <__fxstatat@plt+0x54d0>
  405d90:	ldr	w8, [x19, #72]
  405d94:	cbz	w0, 405da8 <__fxstatat@plt+0x4308>
  405d98:	orr	w8, w8, #0x2000
  405d9c:	mov	x20, xzr
  405da0:	str	w8, [x19, #72]
  405da4:	b	405ed4 <__fxstatat@plt+0x4434>
  405da8:	mov	w9, #0x102                 	// #258
  405dac:	tst	w8, w9
  405db0:	b.eq	405f20 <__fxstatat@plt+0x4480>  // b.none
  405db4:	ldr	x0, [x19, #88]
  405db8:	cbz	x0, 405f28 <__fxstatat@plt+0x4488>
  405dbc:	bl	408200 <__fxstatat@plt+0x6760>
  405dc0:	b	405f28 <__fxstatat@plt+0x4488>
  405dc4:	and	w8, w8, #0xffffefff
  405dc8:	str	w8, [x19, #72]
  405dcc:	b	405de0 <__fxstatat@plt+0x4340>
  405dd0:	mov	x0, x21
  405dd4:	bl	401950 <free@plt>
  405dd8:	mov	x21, x22
  405ddc:	cbz	x22, 405df0 <__fxstatat@plt+0x4350>
  405de0:	ldp	x22, x0, [x21, #16]
  405de4:	cbz	x0, 405dd0 <__fxstatat@plt+0x4330>
  405de8:	bl	401860 <closedir@plt>
  405dec:	b	405dd0 <__fxstatat@plt+0x4330>
  405df0:	str	xzr, [x19, #8]
  405df4:	mov	w1, #0x3                   	// #3
  405df8:	mov	x0, x19
  405dfc:	bl	40657c <__fxstatat@plt+0x4adc>
  405e00:	str	x0, [x19, #8]
  405e04:	cbz	x0, 405e14 <__fxstatat@plt+0x4374>
  405e08:	ldr	x21, [x19, #8]
  405e0c:	str	xzr, [x19, #8]
  405e10:	b	406088 <__fxstatat@plt+0x45e8>
  405e14:	ldrb	w8, [x19, #73]
  405e18:	tbnz	w8, #5, 405ed0 <__fxstatat@plt+0x4430>
  405e1c:	ldr	w8, [x20, #64]
  405e20:	cbz	w8, 405d3c <__fxstatat@plt+0x429c>
  405e24:	ldrh	w8, [x20, #108]
  405e28:	cmp	w8, #0x4
  405e2c:	b.eq	405d3c <__fxstatat@plt+0x429c>  // b.none
  405e30:	mov	w8, #0x7                   	// #7
  405e34:	b	405d38 <__fxstatat@plt+0x4298>
  405e38:	ldr	w0, [x19, #44]
  405e3c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  405e40:	add	x1, x1, #0xe29
  405e44:	bl	408de8 <__fxstatat@plt+0x7348>
  405e48:	str	w0, [x20, #68]
  405e4c:	tbnz	w0, #31, 405f08 <__fxstatat@plt+0x4468>
  405e50:	ldrh	w8, [x20, #110]
  405e54:	orr	w8, w8, #0x2
  405e58:	strh	w8, [x20, #110]
  405e5c:	b	4060c8 <__fxstatat@plt+0x4628>
  405e60:	ldrb	w8, [x19, #73]
  405e64:	tbnz	w8, #5, 405ed0 <__fxstatat@plt+0x4430>
  405e68:	ldr	x21, [x20, #8]
  405e6c:	mov	x0, x20
  405e70:	str	x21, [x19]
  405e74:	bl	401950 <free@plt>
  405e78:	ldr	x8, [x21, #88]
  405e7c:	cmn	x8, #0x1
  405e80:	b.eq	405eec <__fxstatat@plt+0x444c>  // b.none
  405e84:	ldrh	w8, [x21, #108]
  405e88:	cmp	w8, #0xb
  405e8c:	b.eq	4062a0 <__fxstatat@plt+0x4800>  // b.none
  405e90:	ldr	x8, [x19, #32]
  405e94:	ldr	x9, [x21, #72]
  405e98:	strb	wzr, [x8, x9]
  405e9c:	ldr	x8, [x21, #88]
  405ea0:	cbz	x8, 405fe4 <__fxstatat@plt+0x4544>
  405ea4:	ldrh	w8, [x21, #110]
  405ea8:	tbnz	w8, #1, 40600c <__fxstatat@plt+0x456c>
  405eac:	tbnz	w8, #0, 406260 <__fxstatat@plt+0x47c0>
  405eb0:	ldr	x1, [x21, #8]
  405eb4:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  405eb8:	add	x3, x3, #0xe28
  405ebc:	mov	w2, #0xffffffff            	// #-1
  405ec0:	mov	x0, x19
  405ec4:	bl	406348 <__fxstatat@plt+0x48a8>
  405ec8:	cbnz	w0, 405ff0 <__fxstatat@plt+0x4550>
  405ecc:	b	406260 <__fxstatat@plt+0x47c0>
  405ed0:	mov	x20, xzr
  405ed4:	mov	x0, x20
  405ed8:	ldp	x20, x19, [sp, #48]
  405edc:	ldp	x22, x21, [sp, #32]
  405ee0:	ldr	x23, [sp, #16]
  405ee4:	ldp	x29, x30, [sp], #64
  405ee8:	ret
  405eec:	mov	x0, x21
  405ef0:	bl	401950 <free@plt>
  405ef4:	bl	401a70 <__errno_location@plt>
  405ef8:	mov	x20, xzr
  405efc:	str	wzr, [x0]
  405f00:	str	xzr, [x19]
  405f04:	b	405ed4 <__fxstatat@plt+0x4434>
  405f08:	bl	401a70 <__errno_location@plt>
  405f0c:	ldr	w8, [x0]
  405f10:	mov	w9, #0x7                   	// #7
  405f14:	strh	w9, [x20, #108]
  405f18:	str	w8, [x20, #64]
  405f1c:	b	4060c8 <__fxstatat@plt+0x4628>
  405f20:	ldr	x0, [x19, #88]
  405f24:	bl	401950 <free@plt>
  405f28:	ldr	x8, [x21, #96]
  405f2c:	add	x20, x21, #0xf8
  405f30:	mov	x1, x20
  405f34:	str	x8, [x21, #72]
  405f38:	ldr	x0, [x19, #32]
  405f3c:	add	x2, x8, #0x1
  405f40:	bl	4016b0 <memmove@plt>
  405f44:	mov	w1, #0x2f                  	// #47
  405f48:	mov	x0, x20
  405f4c:	bl	401880 <strrchr@plt>
  405f50:	cbz	x0, 405f88 <__fxstatat@plt+0x44e8>
  405f54:	cmp	x0, x20
  405f58:	b.ne	405f64 <__fxstatat@plt+0x44c4>  // b.any
  405f5c:	ldrb	w8, [x21, #249]
  405f60:	cbz	w8, 405f88 <__fxstatat@plt+0x44e8>
  405f64:	add	x22, x0, #0x1
  405f68:	mov	x0, x22
  405f6c:	bl	4016e0 <strlen@plt>
  405f70:	mov	x23, x0
  405f74:	add	x2, x0, #0x1
  405f78:	mov	x0, x20
  405f7c:	mov	x1, x22
  405f80:	bl	4016b0 <memmove@plt>
  405f84:	str	x23, [x21, #96]
  405f88:	ldr	x8, [x19, #32]
  405f8c:	mov	w9, #0x102                 	// #258
  405f90:	stp	x8, x8, [x21, #48]
  405f94:	ldrh	w8, [x19, #72]
  405f98:	tst	w8, w9
  405f9c:	b.eq	405fcc <__fxstatat@plt+0x452c>  // b.none
  405fa0:	adrp	x2, 407000 <__fxstatat@plt+0x5560>
  405fa4:	adrp	x3, 407000 <__fxstatat@plt+0x5560>
  405fa8:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  405fac:	add	x2, x2, #0x208
  405fb0:	add	x3, x3, #0x218
  405fb4:	add	x4, x4, #0x950
  405fb8:	mov	w0, #0x1f                  	// #31
  405fbc:	mov	x1, xzr
  405fc0:	bl	407f54 <__fxstatat@plt+0x64b4>
  405fc4:	str	x0, [x19, #88]
  405fc8:	b	4060c4 <__fxstatat@plt+0x4624>
  405fcc:	mov	w0, #0x20                  	// #32
  405fd0:	bl	4017a0 <malloc@plt>
  405fd4:	str	x0, [x19, #88]
  405fd8:	cbz	x0, 4060c4 <__fxstatat@plt+0x4624>
  405fdc:	bl	4078c4 <__fxstatat@plt+0x5e24>
  405fe0:	b	4060c4 <__fxstatat@plt+0x4624>
  405fe4:	mov	x0, x19
  405fe8:	bl	406f70 <__fxstatat@plt+0x54d0>
  405fec:	cbz	w0, 406260 <__fxstatat@plt+0x47c0>
  405ff0:	bl	401a70 <__errno_location@plt>
  405ff4:	ldr	w8, [x0]
  405ff8:	str	w8, [x21, #64]
  405ffc:	ldr	w8, [x19, #72]
  406000:	orr	w8, w8, #0x2000
  406004:	str	w8, [x19, #72]
  406008:	b	406260 <__fxstatat@plt+0x47c0>
  40600c:	ldr	w8, [x19, #72]
  406010:	tbnz	w8, #2, 406258 <__fxstatat@plt+0x47b8>
  406014:	ldr	w20, [x21, #68]
  406018:	tbnz	w8, #9, 406230 <__fxstatat@plt+0x4790>
  40601c:	mov	w0, w20
  406020:	bl	401720 <fchdir@plt>
  406024:	cbz	w0, 406258 <__fxstatat@plt+0x47b8>
  406028:	bl	401a70 <__errno_location@plt>
  40602c:	ldr	w8, [x0]
  406030:	str	w8, [x21, #64]
  406034:	ldr	w8, [x19, #72]
  406038:	orr	w8, w8, #0x2000
  40603c:	str	w8, [x19, #72]
  406040:	b	406258 <__fxstatat@plt+0x47b8>
  406044:	ldr	w0, [x19, #44]
  406048:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40604c:	add	x1, x1, #0xe29
  406050:	bl	408de8 <__fxstatat@plt+0x7348>
  406054:	str	w0, [x21, #68]
  406058:	tbnz	w0, #31, 40606c <__fxstatat@plt+0x45cc>
  40605c:	ldrh	w8, [x21, #110]
  406060:	orr	w8, w8, #0x2
  406064:	strh	w8, [x21, #110]
  406068:	b	406080 <__fxstatat@plt+0x45e0>
  40606c:	bl	401a70 <__errno_location@plt>
  406070:	ldr	w8, [x0]
  406074:	mov	w9, #0x7                   	// #7
  406078:	strh	w9, [x21, #108]
  40607c:	str	w8, [x21, #64]
  406080:	mov	w8, #0x3                   	// #3
  406084:	strh	w8, [x21, #112]
  406088:	ldr	x8, [x21, #8]
  40608c:	ldr	x11, [x19, #32]
  406090:	add	x1, x21, #0xf8
  406094:	ldr	x9, [x8, #72]
  406098:	ldr	x8, [x8, #56]
  40609c:	sub	x10, x9, #0x1
  4060a0:	ldrb	w8, [x8, x10]
  4060a4:	cmp	w8, #0x2f
  4060a8:	csel	x8, x10, x9, eq  // eq = none
  4060ac:	add	x0, x11, x8
  4060b0:	mov	w8, #0x2f                  	// #47
  4060b4:	strb	w8, [x0], #1
  4060b8:	ldr	x8, [x21, #96]
  4060bc:	add	x2, x8, #0x1
  4060c0:	bl	4016b0 <memmove@plt>
  4060c4:	mov	x20, x21
  4060c8:	str	x20, [x19]
  4060cc:	ldrh	w0, [x20, #108]
  4060d0:	cmp	w0, #0xb
  4060d4:	b.ne	40617c <__fxstatat@plt+0x46dc>  // b.any
  4060d8:	ldr	x8, [x20, #168]
  4060dc:	cmp	x8, #0x1
  4060e0:	b.eq	405ed4 <__fxstatat@plt+0x4434>  // b.none
  4060e4:	cmp	x8, #0x2
  4060e8:	b.ne	4062a0 <__fxstatat@plt+0x4800>  // b.any
  4060ec:	ldr	x21, [x20, #8]
  4060f0:	ldr	w8, [x21, #104]
  4060f4:	cbnz	w8, 406134 <__fxstatat@plt+0x4694>
  4060f8:	ldr	w8, [x19, #72]
  4060fc:	mvn	w8, w8
  406100:	tst	w8, #0x18
  406104:	b.ne	406134 <__fxstatat@plt+0x4694>  // b.any
  406108:	ldr	w1, [x19, #44]
  40610c:	mov	x0, x21
  406110:	bl	407244 <__fxstatat@plt+0x57a4>
  406114:	mov	w8, #0x4973                	// #18803
  406118:	movk	w8, #0x5265, lsl #16
  40611c:	cmp	x0, x8
  406120:	b.eq	406178 <__fxstatat@plt+0x46d8>  // b.none
  406124:	mov	w8, #0x5342                	// #21314
  406128:	movk	w8, #0x5846, lsl #16
  40612c:	cmp	x0, x8
  406130:	b.eq	406178 <__fxstatat@plt+0x46d8>  // b.none
  406134:	mov	x0, x19
  406138:	mov	x1, x20
  40613c:	mov	w2, wzr
  406140:	bl	4056dc <__fxstatat@plt+0x3c3c>
  406144:	ldr	w8, [x20, #136]
  406148:	strh	w0, [x20, #108]
  40614c:	and	w8, w8, #0xf000
  406150:	cmp	w8, #0x4, lsl #12
  406154:	b.ne	40617c <__fxstatat@plt+0x46dc>  // b.any
  406158:	ldr	x8, [x20, #88]
  40615c:	cbz	x8, 406178 <__fxstatat@plt+0x46d8>
  406160:	ldr	w8, [x21, #104]
  406164:	add	w9, w8, #0x1
  406168:	cmp	w9, #0x2
  40616c:	b.cc	406178 <__fxstatat@plt+0x46d8>  // b.lo, b.ul, b.last
  406170:	sub	w8, w8, #0x1
  406174:	str	w8, [x21, #104]
  406178:	ldrh	w0, [x20, #108]
  40617c:	and	w8, w0, #0xffff
  406180:	cmp	w8, #0x1
  406184:	b.ne	405ed4 <__fxstatat@plt+0x4434>  // b.any
  406188:	ldr	x8, [x20, #88]
  40618c:	cbnz	x8, 406198 <__fxstatat@plt+0x46f8>
  406190:	ldr	x8, [x20, #120]
  406194:	str	x8, [x19, #24]
  406198:	ldrh	w8, [x19, #72]
  40619c:	mov	w9, #0x102                 	// #258
  4061a0:	tst	w8, w9
  4061a4:	b.eq	4061fc <__fxstatat@plt+0x475c>  // b.none
  4061a8:	mov	w0, #0x18                  	// #24
  4061ac:	bl	4017a0 <malloc@plt>
  4061b0:	cbz	x0, 40621c <__fxstatat@plt+0x477c>
  4061b4:	ldur	q0, [x20, #120]
  4061b8:	str	x20, [x0, #16]
  4061bc:	mov	x21, x0
  4061c0:	mov	x1, x21
  4061c4:	str	q0, [x0]
  4061c8:	ldr	x0, [x19, #88]
  4061cc:	bl	4089f4 <__fxstatat@plt+0x6f54>
  4061d0:	cmp	x0, x21
  4061d4:	b.eq	405ed4 <__fxstatat@plt+0x4434>  // b.none
  4061d8:	mov	x19, x0
  4061dc:	mov	x0, x21
  4061e0:	bl	401950 <free@plt>
  4061e4:	cbz	x19, 40621c <__fxstatat@plt+0x477c>
  4061e8:	ldr	x8, [x19, #16]
  4061ec:	mov	w9, #0x2                   	// #2
  4061f0:	strh	w9, [x20, #108]
  4061f4:	str	x8, [x20]
  4061f8:	b	405ed4 <__fxstatat@plt+0x4434>
  4061fc:	ldr	x0, [x19, #88]
  406200:	add	x1, x20, #0x78
  406204:	bl	4078d8 <__fxstatat@plt+0x5e38>
  406208:	tbz	w0, #0, 405ed4 <__fxstatat@plt+0x4434>
  40620c:	mov	w8, #0x2                   	// #2
  406210:	str	x20, [x20]
  406214:	strh	w8, [x20, #108]
  406218:	b	405ed4 <__fxstatat@plt+0x4434>
  40621c:	bl	401a70 <__errno_location@plt>
  406220:	mov	w8, #0xc                   	// #12
  406224:	mov	x20, xzr
  406228:	str	w8, [x0]
  40622c:	b	405ed4 <__fxstatat@plt+0x4434>
  406230:	ldr	w1, [x19, #44]
  406234:	cmp	w1, w20
  406238:	b.ne	406244 <__fxstatat@plt+0x47a4>  // b.any
  40623c:	cmn	w1, #0x64
  406240:	b.ne	4062a0 <__fxstatat@plt+0x4800>  // b.any
  406244:	add	x0, x19, #0x60
  406248:	bl	408c88 <__fxstatat@plt+0x71e8>
  40624c:	tbnz	w0, #31, 406254 <__fxstatat@plt+0x47b4>
  406250:	bl	401870 <close@plt>
  406254:	str	w20, [x19, #44]
  406258:	ldr	w0, [x21, #68]
  40625c:	bl	401870 <close@plt>
  406260:	ldrh	w8, [x21, #108]
  406264:	cmp	w8, #0x2
  406268:	b.eq	406290 <__fxstatat@plt+0x47f0>  // b.none
  40626c:	ldr	w8, [x21, #64]
  406270:	mov	w9, #0x6                   	// #6
  406274:	cmp	w8, #0x0
  406278:	cinc	w9, w9, ne  // ne = any
  40627c:	strh	w9, [x21, #108]
  406280:	cbnz	w8, 406290 <__fxstatat@plt+0x47f0>
  406284:	mov	x0, x19
  406288:	mov	x1, x21
  40628c:	bl	4062a4 <__fxstatat@plt+0x4804>
  406290:	ldrb	w8, [x19, #73]
  406294:	tst	w8, #0x20
  406298:	csel	x20, x21, xzr, eq  // eq = none
  40629c:	b	405ed4 <__fxstatat@plt+0x4434>
  4062a0:	bl	4018b0 <abort@plt>
  4062a4:	sub	sp, sp, #0x30
  4062a8:	stp	x29, x30, [sp, #32]
  4062ac:	ldrh	w8, [x0, #72]
  4062b0:	mov	w9, #0x102                 	// #258
  4062b4:	add	x29, sp, #0x20
  4062b8:	tst	w8, w9
  4062bc:	b.eq	4062e8 <__fxstatat@plt+0x4848>  // b.none
  4062c0:	ldur	q0, [x1, #120]
  4062c4:	mov	x1, sp
  4062c8:	str	q0, [sp]
  4062cc:	ldr	x0, [x0, #88]
  4062d0:	bl	408a2c <__fxstatat@plt+0x6f8c>
  4062d4:	cbz	x0, 406344 <__fxstatat@plt+0x48a4>
  4062d8:	bl	401950 <free@plt>
  4062dc:	ldp	x29, x30, [sp, #32]
  4062e0:	add	sp, sp, #0x30
  4062e4:	ret
  4062e8:	ldr	x8, [x1, #8]
  4062ec:	cbz	x8, 4062dc <__fxstatat@plt+0x483c>
  4062f0:	ldr	x9, [x8, #88]
  4062f4:	tbnz	x9, #63, 4062dc <__fxstatat@plt+0x483c>
  4062f8:	ldr	x9, [x0, #88]
  4062fc:	ldr	x10, [x9, #16]
  406300:	cbz	x10, 406344 <__fxstatat@plt+0x48a4>
  406304:	ldr	x10, [x9]
  406308:	ldr	x11, [x1, #128]
  40630c:	cmp	x10, x11
  406310:	b.ne	4062dc <__fxstatat@plt+0x483c>  // b.any
  406314:	ldr	x10, [x9, #8]
  406318:	ldr	x11, [x1, #120]
  40631c:	cmp	x10, x11
  406320:	b.ne	4062dc <__fxstatat@plt+0x483c>  // b.any
  406324:	ldr	x10, [x8, #120]
  406328:	str	x10, [x9, #8]
  40632c:	ldr	x8, [x8, #128]
  406330:	ldr	x9, [x0, #88]
  406334:	str	x8, [x9]
  406338:	ldp	x29, x30, [sp, #32]
  40633c:	add	sp, sp, #0x30
  406340:	ret
  406344:	bl	4018b0 <abort@plt>
  406348:	sub	sp, sp, #0xd0
  40634c:	stp	x22, x21, [sp, #176]
  406350:	stp	x20, x19, [sp, #192]
  406354:	mov	x22, x3
  406358:	mov	w20, w2
  40635c:	mov	x21, x1
  406360:	mov	x19, x0
  406364:	stp	x29, x30, [sp, #128]
  406368:	str	x25, [sp, #144]
  40636c:	stp	x24, x23, [sp, #160]
  406370:	add	x29, sp, #0x80
  406374:	cbz	x3, 4063e0 <__fxstatat@plt+0x4940>
  406378:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40637c:	add	x1, x1, #0xe28
  406380:	mov	x0, x22
  406384:	bl	401910 <strcmp@plt>
  406388:	cmp	w0, #0x0
  40638c:	cset	w23, eq  // eq = none
  406390:	ldr	w8, [x19, #72]
  406394:	tbnz	w8, #2, 4063ec <__fxstatat@plt+0x494c>
  406398:	tbz	w20, #31, 406408 <__fxstatat@plt+0x4968>
  40639c:	eor	w9, w23, #0x1
  4063a0:	tbnz	w9, #0, 406408 <__fxstatat@plt+0x4968>
  4063a4:	tbz	w8, #9, 406408 <__fxstatat@plt+0x4968>
  4063a8:	add	x20, x19, #0x60
  4063ac:	mov	x0, x20
  4063b0:	bl	408c80 <__fxstatat@plt+0x71e0>
  4063b4:	tbnz	w0, #0, 40641c <__fxstatat@plt+0x497c>
  4063b8:	mov	x0, x20
  4063bc:	bl	408cd0 <__fxstatat@plt+0x7230>
  4063c0:	mov	w23, #0x1                   	// #1
  4063c4:	tbnz	w0, #31, 40641c <__fxstatat@plt+0x497c>
  4063c8:	mov	w20, w0
  4063cc:	mov	w24, wzr
  4063d0:	mov	x22, xzr
  4063d4:	ldr	w25, [x19, #72]
  4063d8:	tbz	w25, #1, 406454 <__fxstatat@plt+0x49b4>
  4063dc:	b	406484 <__fxstatat@plt+0x49e4>
  4063e0:	mov	w23, wzr
  4063e4:	ldr	w8, [x19, #72]
  4063e8:	tbz	w8, #2, 406398 <__fxstatat@plt+0x48f8>
  4063ec:	mov	w21, wzr
  4063f0:	tbnz	w20, #31, 406558 <__fxstatat@plt+0x4ab8>
  4063f4:	tbz	w8, #9, 406558 <__fxstatat@plt+0x4ab8>
  4063f8:	mov	w0, w20
  4063fc:	bl	401870 <close@plt>
  406400:	mov	w21, wzr
  406404:	b	406558 <__fxstatat@plt+0x4ab8>
  406408:	tbnz	w20, #31, 40641c <__fxstatat@plt+0x497c>
  40640c:	mov	w24, wzr
  406410:	ldr	w25, [x19, #72]
  406414:	tbz	w25, #1, 406454 <__fxstatat@plt+0x49b4>
  406418:	b	406484 <__fxstatat@plt+0x49e4>
  40641c:	ldr	w8, [x19, #72]
  406420:	mov	w2, #0x4900                	// #18688
  406424:	movk	w2, #0x8, lsl #16
  406428:	lsr	w9, w8, #4
  40642c:	bfi	w2, w9, #15, #1
  406430:	tbnz	w8, #9, 4064a4 <__fxstatat@plt+0x4a04>
  406434:	mov	x0, x22
  406438:	mov	w1, w2
  40643c:	bl	40798c <__fxstatat@plt+0x5eec>
  406440:	mov	w20, w0
  406444:	tbnz	w0, #31, 4064b8 <__fxstatat@plt+0x4a18>
  406448:	mov	w24, #0x1                   	// #1
  40644c:	ldr	w25, [x19, #72]
  406450:	tbnz	w25, #1, 406484 <__fxstatat@plt+0x49e4>
  406454:	cbz	x22, 40646c <__fxstatat@plt+0x49cc>
  406458:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  40645c:	add	x1, x1, #0xe28
  406460:	mov	x0, x22
  406464:	bl	401910 <strcmp@plt>
  406468:	cbz	w0, 406484 <__fxstatat@plt+0x49e4>
  40646c:	tbnz	w25, #9, 4064e8 <__fxstatat@plt+0x4a48>
  406470:	mov	w0, w20
  406474:	bl	401720 <fchdir@plt>
  406478:	mov	w21, w0
  40647c:	cbnz	w24, 406524 <__fxstatat@plt+0x4a84>
  406480:	b	406558 <__fxstatat@plt+0x4ab8>
  406484:	mov	x2, sp
  406488:	mov	w0, wzr
  40648c:	mov	w1, w20
  406490:	bl	401a00 <__fxstat@plt>
  406494:	cbz	w0, 4064c0 <__fxstatat@plt+0x4a20>
  406498:	mov	w21, #0xffffffff            	// #-1
  40649c:	cbnz	w24, 406524 <__fxstatat@plt+0x4a84>
  4064a0:	b	406558 <__fxstatat@plt+0x4ab8>
  4064a4:	ldr	w0, [x19, #44]
  4064a8:	mov	x1, x22
  4064ac:	bl	408de8 <__fxstatat@plt+0x7348>
  4064b0:	mov	w20, w0
  4064b4:	tbz	w0, #31, 406448 <__fxstatat@plt+0x49a8>
  4064b8:	mov	w21, #0xffffffff            	// #-1
  4064bc:	b	406558 <__fxstatat@plt+0x4ab8>
  4064c0:	ldr	x8, [x21, #120]
  4064c4:	ldr	x9, [sp]
  4064c8:	cmp	x8, x9
  4064cc:	b.ne	406510 <__fxstatat@plt+0x4a70>  // b.any
  4064d0:	ldr	x8, [x21, #128]
  4064d4:	ldr	x9, [sp, #8]
  4064d8:	cmp	x8, x9
  4064dc:	b.ne	406510 <__fxstatat@plt+0x4a70>  // b.any
  4064e0:	ldr	w25, [x19, #72]
  4064e4:	tbz	w25, #9, 406470 <__fxstatat@plt+0x49d0>
  4064e8:	ldr	w1, [x19, #44]
  4064ec:	cmp	w1, w20
  4064f0:	b.ne	4064fc <__fxstatat@plt+0x4a5c>  // b.any
  4064f4:	cmn	w1, #0x64
  4064f8:	b.ne	406578 <__fxstatat@plt+0x4ad8>  // b.any
  4064fc:	tbz	w23, #0, 406540 <__fxstatat@plt+0x4aa0>
  406500:	tbnz	w25, #2, 406550 <__fxstatat@plt+0x4ab0>
  406504:	tbnz	w1, #31, 406550 <__fxstatat@plt+0x4ab0>
  406508:	mov	w0, w1
  40650c:	b	40654c <__fxstatat@plt+0x4aac>
  406510:	bl	401a70 <__errno_location@plt>
  406514:	mov	w8, #0x2                   	// #2
  406518:	str	w8, [x0]
  40651c:	mov	w21, #0xffffffff            	// #-1
  406520:	cbz	w24, 406558 <__fxstatat@plt+0x4ab8>
  406524:	bl	401a70 <__errno_location@plt>
  406528:	ldr	w22, [x0]
  40652c:	mov	x19, x0
  406530:	mov	w0, w20
  406534:	bl	401870 <close@plt>
  406538:	str	w22, [x19]
  40653c:	b	406558 <__fxstatat@plt+0x4ab8>
  406540:	add	x0, x19, #0x60
  406544:	bl	408c88 <__fxstatat@plt+0x71e8>
  406548:	tbnz	w0, #31, 406550 <__fxstatat@plt+0x4ab0>
  40654c:	bl	401870 <close@plt>
  406550:	mov	w21, wzr
  406554:	str	w20, [x19, #44]
  406558:	mov	w0, w21
  40655c:	ldp	x20, x19, [sp, #192]
  406560:	ldp	x22, x21, [sp, #176]
  406564:	ldp	x24, x23, [sp, #160]
  406568:	ldr	x25, [sp, #144]
  40656c:	ldp	x29, x30, [sp, #128]
  406570:	add	sp, sp, #0xd0
  406574:	ret
  406578:	bl	4018b0 <abort@plt>
  40657c:	sub	sp, sp, #0xc0
  406580:	stp	x29, x30, [sp, #96]
  406584:	stp	x28, x27, [sp, #112]
  406588:	stp	x26, x25, [sp, #128]
  40658c:	stp	x24, x23, [sp, #144]
  406590:	stp	x22, x21, [sp, #160]
  406594:	stp	x20, x19, [sp, #176]
  406598:	ldr	x25, [x0]
  40659c:	mov	x20, x0
  4065a0:	mov	w24, w1
  4065a4:	add	x29, sp, #0x60
  4065a8:	ldr	x23, [x25, #24]
  4065ac:	cbz	x23, 4065e8 <__fxstatat@plt+0x4b48>
  4065b0:	mov	x0, x23
  4065b4:	bl	4019d0 <dirfd@plt>
  4065b8:	stur	w0, [x29, #-4]
  4065bc:	tbnz	w0, #31, 40660c <__fxstatat@plt+0x4b6c>
  4065c0:	str	wzr, [sp]
  4065c4:	mov	x9, x20
  4065c8:	ldr	x8, [x9, #64]!
  4065cc:	cmp	x8, #0x0
  4065d0:	mov	w8, #0x86a0                	// #34464
  4065d4:	movk	w8, #0x1, lsl #16
  4065d8:	csinv	x8, x8, xzr, eq  // eq = none
  4065dc:	str	x9, [sp, #24]
  4065e0:	str	x8, [sp, #40]
  4065e4:	b	4068c4 <__fxstatat@plt+0x4e24>
  4065e8:	ldr	w8, [x20, #72]
  4065ec:	mov	w9, #0x204                 	// #516
  4065f0:	and	w9, w8, w9
  4065f4:	cmp	w9, #0x200
  4065f8:	b.ne	406628 <__fxstatat@plt+0x4b88>  // b.any
  4065fc:	ldr	w0, [x20, #44]
  406600:	ldr	x1, [x25, #48]
  406604:	tbz	w8, #4, 406678 <__fxstatat@plt+0x4bd8>
  406608:	b	406634 <__fxstatat@plt+0x4b94>
  40660c:	ldr	x0, [x25, #24]
  406610:	bl	401860 <closedir@plt>
  406614:	mov	x26, xzr
  406618:	cmp	w24, #0x3
  40661c:	str	xzr, [x25, #24]
  406620:	b.ne	406f2c <__fxstatat@plt+0x548c>  // b.any
  406624:	b	40665c <__fxstatat@plt+0x4bbc>
  406628:	mov	w0, #0xffffff9c            	// #-100
  40662c:	ldr	x1, [x25, #48]
  406630:	tbz	w8, #4, 406678 <__fxstatat@plt+0x4bd8>
  406634:	tbz	w8, #0, 406640 <__fxstatat@plt+0x4ba0>
  406638:	ldr	x8, [x25, #88]
  40663c:	cbz	x8, 406678 <__fxstatat@plt+0x4bd8>
  406640:	mov	w2, #0x8000                	// #32768
  406644:	sub	x3, x29, #0x4
  406648:	bl	408e8c <__fxstatat@plt+0x73ec>
  40664c:	str	x0, [x25, #24]
  406650:	cbnz	x0, 40668c <__fxstatat@plt+0x4bec>
  406654:	cmp	w24, #0x3
  406658:	b.ne	40675c <__fxstatat@plt+0x4cbc>  // b.any
  40665c:	mov	w8, #0x4                   	// #4
  406660:	strh	w8, [x25, #108]
  406664:	bl	401a70 <__errno_location@plt>
  406668:	ldr	w8, [x0]
  40666c:	mov	x26, xzr
  406670:	str	w8, [x25, #64]
  406674:	b	406f2c <__fxstatat@plt+0x548c>
  406678:	mov	w2, wzr
  40667c:	sub	x3, x29, #0x4
  406680:	bl	408e8c <__fxstatat@plt+0x73ec>
  406684:	str	x0, [x25, #24]
  406688:	cbz	x0, 406654 <__fxstatat@plt+0x4bb4>
  40668c:	ldrh	w8, [x25, #108]
  406690:	cmp	w8, #0xb
  406694:	b.ne	4066b0 <__fxstatat@plt+0x4c10>  // b.any
  406698:	mov	x0, x20
  40669c:	mov	x1, x25
  4066a0:	mov	w2, wzr
  4066a4:	bl	4056dc <__fxstatat@plt+0x3c3c>
  4066a8:	strh	w0, [x25, #108]
  4066ac:	b	4066b8 <__fxstatat@plt+0x4c18>
  4066b0:	ldrb	w8, [x20, #73]
  4066b4:	tbnz	w8, #0, 406764 <__fxstatat@plt+0x4cc4>
  4066b8:	mov	x9, x20
  4066bc:	ldr	x8, [x9, #64]!
  4066c0:	str	x9, [sp, #24]
  4066c4:	mov	w9, #0x86a0                	// #34464
  4066c8:	movk	w9, #0x1, lsl #16
  4066cc:	cmp	x8, #0x0
  4066d0:	csinv	x8, x9, xzr, eq  // eq = none
  4066d4:	cmp	w24, #0x2
  4066d8:	str	x8, [sp, #40]
  4066dc:	b.ne	406700 <__fxstatat@plt+0x4c60>  // b.any
  4066e0:	cmp	w24, #0x3
  4066e4:	cset	w19, eq  // eq = none
  4066e8:	b.ne	4068bc <__fxstatat@plt+0x4e1c>  // b.any
  4066ec:	mov	w21, wzr
  4066f0:	ldrb	w9, [x20, #73]
  4066f4:	ldur	w8, [x29, #-4]
  4066f8:	tbnz	w9, #1, 406840 <__fxstatat@plt+0x4da0>
  4066fc:	b	406858 <__fxstatat@plt+0x4db8>
  406700:	ldr	w8, [x20, #72]
  406704:	and	w8, w8, #0x38
  406708:	cmp	w8, #0x18
  40670c:	b.ne	406828 <__fxstatat@plt+0x4d88>  // b.any
  406710:	ldr	w8, [x25, #140]
  406714:	cmp	w8, #0x2
  406718:	b.ne	406828 <__fxstatat@plt+0x4d88>  // b.any
  40671c:	ldur	w1, [x29, #-4]
  406720:	mov	x0, x25
  406724:	bl	407244 <__fxstatat@plt+0x57a4>
  406728:	mov	w8, #0x9f9f                	// #40863
  40672c:	cmp	x0, x8
  406730:	b.le	406818 <__fxstatat@plt+0x4d78>
  406734:	mov	w8, #0x9fa0                	// #40864
  406738:	cmp	x0, x8
  40673c:	b.eq	406828 <__fxstatat@plt+0x4d88>  // b.none
  406740:	mov	w8, #0x4d42                	// #19778
  406744:	movk	w8, #0xff53, lsl #16
  406748:	cmp	x0, x8
  40674c:	b.eq	406828 <__fxstatat@plt+0x4d88>  // b.none
  406750:	mov	w8, #0x414f                	// #16719
  406754:	movk	w8, #0x5346, lsl #16
  406758:	b	406820 <__fxstatat@plt+0x4d80>
  40675c:	mov	x26, xzr
  406760:	b	406f2c <__fxstatat@plt+0x548c>
  406764:	mov	x0, x20
  406768:	mov	x1, x25
  40676c:	bl	4062a4 <__fxstatat@plt+0x4804>
  406770:	mov	x0, x20
  406774:	mov	x1, x25
  406778:	mov	w2, wzr
  40677c:	bl	4056dc <__fxstatat@plt+0x3c3c>
  406780:	ldrh	w8, [x20, #72]
  406784:	mov	w9, #0x102                 	// #258
  406788:	tst	w8, w9
  40678c:	b.eq	4067e4 <__fxstatat@plt+0x4d44>  // b.none
  406790:	mov	w0, #0x18                  	// #24
  406794:	bl	4017a0 <malloc@plt>
  406798:	cbz	x0, 406804 <__fxstatat@plt+0x4d64>
  40679c:	ldur	q0, [x25, #120]
  4067a0:	str	x25, [x0, #16]
  4067a4:	mov	x21, x0
  4067a8:	mov	x1, x21
  4067ac:	str	q0, [x0]
  4067b0:	ldr	x0, [x20, #88]
  4067b4:	bl	4089f4 <__fxstatat@plt+0x6f54>
  4067b8:	cmp	x0, x21
  4067bc:	b.eq	4066b8 <__fxstatat@plt+0x4c18>  // b.none
  4067c0:	mov	x22, x0
  4067c4:	mov	x0, x21
  4067c8:	bl	401950 <free@plt>
  4067cc:	cbz	x22, 406804 <__fxstatat@plt+0x4d64>
  4067d0:	ldr	x8, [x22, #16]
  4067d4:	mov	w9, #0x2                   	// #2
  4067d8:	strh	w9, [x25, #108]
  4067dc:	str	x8, [x25]
  4067e0:	b	4066b8 <__fxstatat@plt+0x4c18>
  4067e4:	ldr	x0, [x20, #88]
  4067e8:	add	x1, x25, #0x78
  4067ec:	bl	4078d8 <__fxstatat@plt+0x5e38>
  4067f0:	tbz	w0, #0, 4066b8 <__fxstatat@plt+0x4c18>
  4067f4:	mov	w8, #0x2                   	// #2
  4067f8:	str	x25, [x25]
  4067fc:	strh	w8, [x25, #108]
  406800:	b	4066b8 <__fxstatat@plt+0x4c18>
  406804:	bl	401a70 <__errno_location@plt>
  406808:	mov	w8, #0xc                   	// #12
  40680c:	mov	x26, xzr
  406810:	str	w8, [x0]
  406814:	b	406f2c <__fxstatat@plt+0x548c>
  406818:	cbz	x0, 406828 <__fxstatat@plt+0x4d88>
  40681c:	mov	w8, #0x6969                	// #26985
  406820:	cmp	x0, x8
  406824:	b.ne	4066e0 <__fxstatat@plt+0x4c40>  // b.any
  406828:	cmp	w24, #0x3
  40682c:	cset	w19, eq  // eq = none
  406830:	mov	w21, #0x1                   	// #1
  406834:	ldrb	w9, [x20, #73]
  406838:	ldur	w8, [x29, #-4]
  40683c:	tbz	w9, #1, 406858 <__fxstatat@plt+0x4db8>
  406840:	mov	w1, #0x406                 	// #1030
  406844:	mov	w2, #0x3                   	// #3
  406848:	mov	w0, w8
  40684c:	bl	4093ec <__fxstatat@plt+0x794c>
  406850:	mov	w8, w0
  406854:	stur	w0, [x29, #-4]
  406858:	tbnz	w8, #31, 406874 <__fxstatat@plt+0x4dd4>
  40685c:	mov	x0, x20
  406860:	mov	x1, x25
  406864:	mov	w2, w8
  406868:	mov	x3, xzr
  40686c:	bl	406348 <__fxstatat@plt+0x48a8>
  406870:	cbz	w0, 406ebc <__fxstatat@plt+0x541c>
  406874:	and	w8, w19, w21
  406878:	cmp	w8, #0x1
  40687c:	b.ne	40688c <__fxstatat@plt+0x4dec>  // b.any
  406880:	bl	401a70 <__errno_location@plt>
  406884:	ldr	w8, [x0]
  406888:	str	w8, [x25, #64]
  40688c:	ldrh	w8, [x25, #110]
  406890:	ldr	x0, [x25, #24]
  406894:	orr	w8, w8, #0x1
  406898:	strh	w8, [x25, #110]
  40689c:	bl	401860 <closedir@plt>
  4068a0:	str	xzr, [x25, #24]
  4068a4:	ldrb	w8, [x20, #73]
  4068a8:	tbz	w8, #1, 4068b8 <__fxstatat@plt+0x4e18>
  4068ac:	ldur	w0, [x29, #-4]
  4068b0:	tbnz	w0, #31, 4068b8 <__fxstatat@plt+0x4e18>
  4068b4:	bl	401870 <close@plt>
  4068b8:	str	xzr, [x25, #24]
  4068bc:	mov	w8, #0x1                   	// #1
  4068c0:	str	w8, [sp]
  4068c4:	ldr	x8, [x25, #72]
  4068c8:	ldr	x9, [x25, #56]
  4068cc:	ldrb	w11, [x20, #72]
  4068d0:	str	w24, [sp, #4]
  4068d4:	sub	x10, x8, #0x1
  4068d8:	ldrb	w9, [x9, x10]
  4068dc:	cmp	w9, #0x2f
  4068e0:	csel	x8, x10, x8, eq  // eq = none
  4068e4:	tbnz	w11, #2, 406bf4 <__fxstatat@plt+0x5154>
  4068e8:	str	xzr, [sp, #48]
  4068ec:	ldr	x21, [x25, #24]
  4068f0:	add	x19, x8, #0x1
  4068f4:	str	x23, [sp, #8]
  4068f8:	cbz	x21, 406c18 <__fxstatat@plt+0x5178>
  4068fc:	ldr	x8, [x25, #88]
  406900:	ldr	x9, [x20, #48]
  406904:	add	x8, x8, #0x1
  406908:	str	x8, [sp, #32]
  40690c:	sub	x8, x9, x19
  406910:	stur	x8, [x29, #-24]
  406914:	bl	401a70 <__errno_location@plt>
  406918:	mov	x26, xzr
  40691c:	mov	x22, xzr
  406920:	mov	x27, xzr
  406924:	stur	x0, [x29, #-40]
  406928:	str	xzr, [sp, #16]
  40692c:	ldur	x8, [x29, #-40]
  406930:	mov	x0, x21
  406934:	str	wzr, [x8]
  406938:	bl	401840 <readdir@plt>
  40693c:	cbz	x0, 406c28 <__fxstatat@plt+0x5188>
  406940:	ldrb	w8, [x20, #72]
  406944:	mov	x28, x0
  406948:	tbnz	w8, #5, 406970 <__fxstatat@plt+0x4ed0>
  40694c:	ldrb	w8, [x28, #19]
  406950:	cmp	w8, #0x2e
  406954:	b.ne	406970 <__fxstatat@plt+0x4ed0>  // b.any
  406958:	ldrb	w8, [x28, #20]
  40695c:	cbz	w8, 406b9c <__fxstatat@plt+0x50fc>
  406960:	cmp	w8, #0x2e
  406964:	b.ne	406970 <__fxstatat@plt+0x4ed0>  // b.any
  406968:	ldrb	w8, [x28, #21]
  40696c:	cbz	w8, 406b9c <__fxstatat@plt+0x50fc>
  406970:	mov	x24, x25
  406974:	add	x25, x28, #0x13
  406978:	mov	x0, x25
  40697c:	stur	x22, [x29, #-16]
  406980:	mov	x23, x20
  406984:	stur	x27, [x29, #-32]
  406988:	bl	4016e0 <strlen@plt>
  40698c:	add	x8, x0, #0x100
  406990:	mov	x22, x0
  406994:	and	x0, x8, #0xfffffffffffffff8
  406998:	bl	4017a0 <malloc@plt>
  40699c:	mov	x27, x0
  4069a0:	cbz	x0, 406eec <__fxstatat@plt+0x544c>
  4069a4:	add	x21, x27, #0xf8
  4069a8:	mov	x0, x21
  4069ac:	mov	x1, x25
  4069b0:	mov	x2, x22
  4069b4:	bl	4016a0 <memcpy@plt>
  4069b8:	strb	wzr, [x21, x22]
  4069bc:	str	x22, [x27, #96]
  4069c0:	str	x23, [x27, #80]
  4069c4:	ldur	x8, [x29, #-24]
  4069c8:	ldr	x25, [x23, #32]
  4069cc:	mov	x20, x23
  4069d0:	str	wzr, [x27, #64]
  4069d4:	cmp	x22, x8
  4069d8:	mov	w8, #0x30000               	// #196608
  4069dc:	add	x22, x22, x19
  4069e0:	stur	w8, [x27, #110]
  4069e4:	stp	xzr, xzr, [x27, #24]
  4069e8:	str	xzr, [x27, #40]
  4069ec:	str	x25, [x27, #56]
  4069f0:	b.cs	406a04 <__fxstatat@plt+0x4f64>  // b.hs, b.nlast
  4069f4:	mov	x25, x24
  4069f8:	cmp	x22, x19
  4069fc:	b.cs	406a68 <__fxstatat@plt+0x4fc8>  // b.hs, b.nlast
  406a00:	b	406e14 <__fxstatat@plt+0x5374>
  406a04:	ldr	x8, [x20, #48]
  406a08:	add	x9, x22, #0x101
  406a0c:	adds	x1, x9, x8
  406a10:	b.cs	406ec4 <__fxstatat@plt+0x5424>  // b.hs, b.nlast
  406a14:	mov	x0, x25
  406a18:	str	x1, [x20, #48]
  406a1c:	bl	401850 <realloc@plt>
  406a20:	cbz	x0, 406ee0 <__fxstatat@plt+0x5440>
  406a24:	cmp	x0, x25
  406a28:	str	x0, [x20, #32]
  406a2c:	b.eq	406a50 <__fxstatat@plt+0x4fb0>  // b.none
  406a30:	ldrb	w8, [x20, #72]
  406a34:	add	x9, x0, x19
  406a38:	tst	w8, #0x4
  406a3c:	ldr	x8, [sp, #48]
  406a40:	csel	x8, x8, x9, eq  // eq = none
  406a44:	str	x8, [sp, #48]
  406a48:	mov	w8, #0x1                   	// #1
  406a4c:	str	w8, [sp, #16]
  406a50:	ldr	x8, [x20, #48]
  406a54:	mov	x25, x24
  406a58:	sub	x8, x8, x19
  406a5c:	stur	x8, [x29, #-24]
  406a60:	cmp	x22, x19
  406a64:	b.cc	406e14 <__fxstatat@plt+0x5374>  // b.lo, b.ul, b.last
  406a68:	ldr	x8, [sp, #32]
  406a6c:	str	x8, [x27, #88]
  406a70:	ldr	x8, [x20]
  406a74:	str	x22, [x27, #72]
  406a78:	str	x8, [x27, #8]
  406a7c:	ldr	x8, [x28]
  406a80:	str	x8, [x27, #128]
  406a84:	ldrb	w8, [x20, #72]
  406a88:	tbnz	w8, #2, 406aa4 <__fxstatat@plt+0x5004>
  406a8c:	str	x21, [x27, #48]
  406a90:	ldur	x22, [x29, #-16]
  406a94:	ldr	x9, [x20, #64]
  406a98:	ldr	w8, [x20, #72]
  406a9c:	cbnz	x9, 406ad0 <__fxstatat@plt+0x5030>
  406aa0:	b	406b08 <__fxstatat@plt+0x5068>
  406aa4:	ldr	x9, [x27, #96]
  406aa8:	ldr	x8, [x27, #56]
  406aac:	ldr	x0, [sp, #48]
  406ab0:	mov	x1, x21
  406ab4:	add	x2, x9, #0x1
  406ab8:	str	x8, [x27, #48]
  406abc:	bl	4016b0 <memmove@plt>
  406ac0:	ldur	x22, [x29, #-16]
  406ac4:	ldr	x9, [x20, #64]
  406ac8:	ldr	w8, [x20, #72]
  406acc:	cbz	x9, 406b08 <__fxstatat@plt+0x5068>
  406ad0:	tbnz	w8, #10, 406b08 <__fxstatat@plt+0x5068>
  406ad4:	mov	x0, x20
  406ad8:	mov	x1, x27
  406adc:	mov	w2, wzr
  406ae0:	bl	4056dc <__fxstatat@plt+0x3c3c>
  406ae4:	strh	w0, [x27, #108]
  406ae8:	str	xzr, [x27, #16]
  406aec:	cbz	x26, 406b70 <__fxstatat@plt+0x50d0>
  406af0:	ldur	x8, [x29, #-32]
  406af4:	str	x27, [x8, #16]
  406af8:	mov	w8, #0x2710                	// #10000
  406afc:	cmp	x22, x8
  406b00:	b.eq	406b80 <__fxstatat@plt+0x50e0>  // b.none
  406b04:	b	406b8c <__fxstatat@plt+0x50ec>
  406b08:	ldrb	w9, [x28, #18]
  406b0c:	mov	w10, #0x18                  	// #24
  406b10:	bics	wzr, w10, w8
  406b14:	mov	w10, #0xfb                  	// #251
  406b18:	cset	w8, eq  // eq = none
  406b1c:	tst	w9, w10
  406b20:	sub	w9, w9, #0x1
  406b24:	cset	w10, ne  // ne = any
  406b28:	cmp	w9, #0xb
  406b2c:	and	w8, w8, w10
  406b30:	mov	w10, #0xb                   	// #11
  406b34:	strh	w10, [x27, #108]
  406b38:	b.hi	406b50 <__fxstatat@plt+0x50b0>  // b.pmore
  406b3c:	adrp	x10, 40a000 <__fxstatat@plt+0x8560>
  406b40:	sxtb	x9, w9
  406b44:	add	x10, x10, #0xe2c
  406b48:	ldr	w9, [x10, x9, lsl #2]
  406b4c:	b	406b54 <__fxstatat@plt+0x50b4>
  406b50:	mov	w9, wzr
  406b54:	cmp	w8, #0x0
  406b58:	mov	w8, #0x1                   	// #1
  406b5c:	cinc	x8, x8, eq  // eq = none
  406b60:	str	w9, [x27, #136]
  406b64:	str	x8, [x27, #168]
  406b68:	str	xzr, [x27, #16]
  406b6c:	cbnz	x26, 406af0 <__fxstatat@plt+0x5050>
  406b70:	mov	x26, x27
  406b74:	mov	w8, #0x2710                	// #10000
  406b78:	cmp	x22, x8
  406b7c:	b.ne	406b8c <__fxstatat@plt+0x50ec>  // b.any
  406b80:	ldr	x8, [sp, #24]
  406b84:	ldr	x8, [x8]
  406b88:	cbz	x8, 406ba8 <__fxstatat@plt+0x5108>
  406b8c:	ldr	x8, [sp, #40]
  406b90:	add	x22, x22, #0x1
  406b94:	cmp	x8, x22
  406b98:	b.ls	406c64 <__fxstatat@plt+0x51c4>  // b.plast
  406b9c:	ldr	x21, [x25, #24]
  406ba0:	cbnz	x21, 40692c <__fxstatat@plt+0x4e8c>
  406ba4:	b	406c64 <__fxstatat@plt+0x51c4>
  406ba8:	ldur	w1, [x29, #-4]
  406bac:	mov	x0, x25
  406bb0:	bl	407244 <__fxstatat@plt+0x57a4>
  406bb4:	mov	w8, #0x6969                	// #26985
  406bb8:	cmp	x0, x8
  406bbc:	mov	w8, wzr
  406bc0:	str	wzr, [sp, #20]
  406bc4:	b.eq	406b8c <__fxstatat@plt+0x50ec>  // b.none
  406bc8:	mov	w9, #0x1994                	// #6548
  406bcc:	movk	w9, #0x102, lsl #16
  406bd0:	cmp	x0, x9
  406bd4:	b.eq	406b8c <__fxstatat@plt+0x50ec>  // b.none
  406bd8:	mov	w8, #0x4d42                	// #19778
  406bdc:	movk	w8, #0xff53, lsl #16
  406be0:	cmp	x0, x8
  406be4:	b.eq	406b8c <__fxstatat@plt+0x50ec>  // b.none
  406be8:	mov	w8, #0x1                   	// #1
  406bec:	str	w8, [sp, #20]
  406bf0:	b	406b8c <__fxstatat@plt+0x50ec>
  406bf4:	ldr	x9, [x20, #32]
  406bf8:	add	x10, x9, x8
  406bfc:	mov	w9, #0x2f                  	// #47
  406c00:	strb	w9, [x10], #1
  406c04:	str	x10, [sp, #48]
  406c08:	ldr	x21, [x25, #24]
  406c0c:	add	x19, x8, #0x1
  406c10:	str	x23, [sp, #8]
  406c14:	cbnz	x21, 4068fc <__fxstatat@plt+0x4e5c>
  406c18:	mov	x26, xzr
  406c1c:	mov	x22, xzr
  406c20:	str	wzr, [sp, #20]
  406c24:	b	406cf8 <__fxstatat@plt+0x5258>
  406c28:	ldur	x8, [x29, #-40]
  406c2c:	ldr	w8, [x8]
  406c30:	cbz	w8, 406c54 <__fxstatat@plt+0x51b4>
  406c34:	ldr	x9, [sp, #8]
  406c38:	str	w8, [x25, #64]
  406c3c:	mov	w8, #0x4                   	// #4
  406c40:	orr	x9, x9, x22
  406c44:	cmp	x9, #0x0
  406c48:	mov	w9, #0x7                   	// #7
  406c4c:	csel	w8, w9, w8, ne  // ne = any
  406c50:	strh	w8, [x25, #108]
  406c54:	ldr	x0, [x25, #24]
  406c58:	cbz	x0, 406c64 <__fxstatat@plt+0x51c4>
  406c5c:	bl	401860 <closedir@plt>
  406c60:	str	xzr, [x25, #24]
  406c64:	ldr	w8, [sp, #16]
  406c68:	tbz	w8, #0, 406cf8 <__fxstatat@plt+0x5258>
  406c6c:	ldr	x9, [x20, #8]
  406c70:	ldr	x8, [x20, #32]
  406c74:	cbnz	x9, 406c94 <__fxstatat@plt+0x51f4>
  406c78:	ldr	x9, [x26, #88]
  406c7c:	tbnz	x9, #63, 406cf8 <__fxstatat@plt+0x5258>
  406c80:	mov	x9, x26
  406c84:	b	406cc4 <__fxstatat@plt+0x5224>
  406c88:	str	x8, [x9, #56]
  406c8c:	ldr	x9, [x9, #16]
  406c90:	cbz	x9, 406c78 <__fxstatat@plt+0x51d8>
  406c94:	ldr	x10, [x9, #48]
  406c98:	add	x11, x9, #0xf8
  406c9c:	cmp	x10, x11
  406ca0:	b.eq	406c88 <__fxstatat@plt+0x51e8>  // b.none
  406ca4:	ldr	x11, [x9, #56]
  406ca8:	sub	x10, x10, x11
  406cac:	add	x10, x8, x10
  406cb0:	str	x10, [x9, #48]
  406cb4:	b	406c88 <__fxstatat@plt+0x51e8>
  406cb8:	ldr	x11, [x10, #88]
  406cbc:	mov	x9, x10
  406cc0:	tbnz	x11, #63, 406cf8 <__fxstatat@plt+0x5258>
  406cc4:	ldr	x10, [x9, #48]
  406cc8:	add	x11, x9, #0xf8
  406ccc:	cmp	x10, x11
  406cd0:	b.eq	406ce4 <__fxstatat@plt+0x5244>  // b.none
  406cd4:	ldr	x11, [x9, #56]
  406cd8:	sub	x10, x10, x11
  406cdc:	add	x10, x8, x10
  406ce0:	str	x10, [x9, #48]
  406ce4:	ldr	x10, [x9, #16]
  406ce8:	str	x8, [x9, #56]
  406cec:	cbnz	x10, 406cb8 <__fxstatat@plt+0x5218>
  406cf0:	ldr	x10, [x9, #8]
  406cf4:	b	406cb8 <__fxstatat@plt+0x5218>
  406cf8:	ldrb	w8, [x20, #72]
  406cfc:	tbz	w8, #2, 406d1c <__fxstatat@plt+0x527c>
  406d00:	ldr	x8, [x20, #48]
  406d04:	ldr	x10, [sp, #48]
  406d08:	cmp	x19, x8
  406d0c:	sub	x9, x10, #0x1
  406d10:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  406d14:	csel	x8, x9, x10, eq  // eq = none
  406d18:	strb	wzr, [x8]
  406d1c:	ldr	x8, [sp, #8]
  406d20:	ldp	w9, w19, [sp]
  406d24:	cmp	x8, #0x0
  406d28:	cset	w8, ne  // ne = any
  406d2c:	orr	w8, w8, w9
  406d30:	tbz	w8, #0, 406d84 <__fxstatat@plt+0x52e4>
  406d34:	cbnz	x22, 406d90 <__fxstatat@plt+0x52f0>
  406d38:	cmp	w19, #0x3
  406d3c:	b.ne	406d5c <__fxstatat@plt+0x52bc>  // b.any
  406d40:	ldrh	w8, [x25, #108]
  406d44:	cmp	w8, #0x4
  406d48:	b.eq	406d5c <__fxstatat@plt+0x52bc>  // b.none
  406d4c:	cmp	w8, #0x7
  406d50:	b.eq	406d5c <__fxstatat@plt+0x52bc>  // b.none
  406d54:	mov	w8, #0x6                   	// #6
  406d58:	strh	w8, [x25, #108]
  406d5c:	cbnz	x26, 406d74 <__fxstatat@plt+0x52d4>
  406d60:	b	406f2c <__fxstatat@plt+0x548c>
  406d64:	mov	x0, x26
  406d68:	bl	401950 <free@plt>
  406d6c:	mov	x26, x19
  406d70:	cbz	x19, 406f2c <__fxstatat@plt+0x548c>
  406d74:	ldp	x19, x0, [x26, #16]
  406d78:	cbz	x0, 406d64 <__fxstatat@plt+0x52c4>
  406d7c:	bl	401860 <closedir@plt>
  406d80:	b	406d64 <__fxstatat@plt+0x52c4>
  406d84:	cmp	w19, #0x1
  406d88:	b.eq	406dec <__fxstatat@plt+0x534c>  // b.none
  406d8c:	cbz	x22, 406dec <__fxstatat@plt+0x534c>
  406d90:	ldr	w8, [sp, #20]
  406d94:	tbz	w8, #0, 406dc0 <__fxstatat@plt+0x5320>
  406d98:	adrp	x8, 407000 <__fxstatat@plt+0x5560>
  406d9c:	add	x8, x8, #0x370
  406da0:	mov	x0, x20
  406da4:	mov	x1, x26
  406da8:	mov	x2, x22
  406dac:	str	x8, [x20, #64]
  406db0:	bl	4058c4 <__fxstatat@plt+0x3e24>
  406db4:	mov	x26, x0
  406db8:	str	xzr, [x20, #64]
  406dbc:	b	406f2c <__fxstatat@plt+0x548c>
  406dc0:	cmp	x22, #0x2
  406dc4:	b.cc	406f2c <__fxstatat@plt+0x548c>  // b.lo, b.ul, b.last
  406dc8:	ldr	x8, [sp, #24]
  406dcc:	ldr	x8, [x8]
  406dd0:	cbz	x8, 406f2c <__fxstatat@plt+0x548c>
  406dd4:	mov	x0, x20
  406dd8:	mov	x1, x26
  406ddc:	mov	x2, x22
  406de0:	bl	4058c4 <__fxstatat@plt+0x3e24>
  406de4:	mov	x26, x0
  406de8:	b	406f2c <__fxstatat@plt+0x548c>
  406dec:	ldr	x8, [x25, #88]
  406df0:	cbz	x8, 406e74 <__fxstatat@plt+0x53d4>
  406df4:	ldr	x1, [x25, #8]
  406df8:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  406dfc:	add	x3, x3, #0xe28
  406e00:	mov	w2, #0xffffffff            	// #-1
  406e04:	mov	x0, x20
  406e08:	bl	406348 <__fxstatat@plt+0x48a8>
  406e0c:	cbnz	w0, 406e80 <__fxstatat@plt+0x53e0>
  406e10:	b	406d34 <__fxstatat@plt+0x5294>
  406e14:	mov	x0, x27
  406e18:	bl	401950 <free@plt>
  406e1c:	cbnz	x26, 406e64 <__fxstatat@plt+0x53c4>
  406e20:	ldr	x0, [x25, #24]
  406e24:	bl	401860 <closedir@plt>
  406e28:	mov	w8, #0x7                   	// #7
  406e2c:	str	xzr, [x25, #24]
  406e30:	strh	w8, [x25, #108]
  406e34:	ldr	w8, [x20, #72]
  406e38:	mov	w9, #0x24                  	// #36
  406e3c:	mov	x26, xzr
  406e40:	orr	w8, w8, #0x2000
  406e44:	str	w8, [x20, #72]
  406e48:	ldur	x8, [x29, #-40]
  406e4c:	str	w9, [x8]
  406e50:	b	406f2c <__fxstatat@plt+0x548c>
  406e54:	mov	x0, x26
  406e58:	bl	401950 <free@plt>
  406e5c:	mov	x26, x19
  406e60:	cbz	x19, 406e20 <__fxstatat@plt+0x5380>
  406e64:	ldp	x19, x0, [x26, #16]
  406e68:	cbz	x0, 406e54 <__fxstatat@plt+0x53b4>
  406e6c:	bl	401860 <closedir@plt>
  406e70:	b	406e54 <__fxstatat@plt+0x53b4>
  406e74:	mov	x0, x20
  406e78:	bl	406f70 <__fxstatat@plt+0x54d0>
  406e7c:	cbz	w0, 406d34 <__fxstatat@plt+0x5294>
  406e80:	mov	w8, #0x7                   	// #7
  406e84:	strh	w8, [x25, #108]
  406e88:	ldr	w8, [x20, #72]
  406e8c:	orr	w8, w8, #0x2000
  406e90:	str	w8, [x20, #72]
  406e94:	cbnz	x26, 406eac <__fxstatat@plt+0x540c>
  406e98:	b	406f2c <__fxstatat@plt+0x548c>
  406e9c:	mov	x0, x26
  406ea0:	bl	401950 <free@plt>
  406ea4:	mov	x26, x19
  406ea8:	cbz	x19, 406f2c <__fxstatat@plt+0x548c>
  406eac:	ldp	x19, x0, [x26, #16]
  406eb0:	cbz	x0, 406e9c <__fxstatat@plt+0x53fc>
  406eb4:	bl	401860 <closedir@plt>
  406eb8:	b	406e9c <__fxstatat@plt+0x53fc>
  406ebc:	str	wzr, [sp]
  406ec0:	b	4068c4 <__fxstatat@plt+0x4e24>
  406ec4:	mov	x0, x25
  406ec8:	bl	401950 <free@plt>
  406ecc:	ldur	x9, [x29, #-40]
  406ed0:	mov	w8, #0x24                  	// #36
  406ed4:	str	xzr, [x20, #32]
  406ed8:	str	w8, [x9]
  406edc:	b	406eec <__fxstatat@plt+0x544c>
  406ee0:	ldr	x0, [x20, #32]
  406ee4:	bl	401950 <free@plt>
  406ee8:	str	xzr, [x20, #32]
  406eec:	ldur	x8, [x29, #-40]
  406ef0:	mov	x0, x27
  406ef4:	ldr	w22, [x8]
  406ef8:	bl	401950 <free@plt>
  406efc:	cbnz	x26, 406f60 <__fxstatat@plt+0x54c0>
  406f00:	ldr	x0, [x24, #24]
  406f04:	bl	401860 <closedir@plt>
  406f08:	mov	w8, #0x7                   	// #7
  406f0c:	str	xzr, [x24, #24]
  406f10:	strh	w8, [x24, #108]
  406f14:	ldr	w8, [x23, #72]
  406f18:	mov	x26, xzr
  406f1c:	orr	w8, w8, #0x2000
  406f20:	str	w8, [x23, #72]
  406f24:	ldur	x8, [x29, #-40]
  406f28:	str	w22, [x8]
  406f2c:	mov	x0, x26
  406f30:	ldp	x20, x19, [sp, #176]
  406f34:	ldp	x22, x21, [sp, #160]
  406f38:	ldp	x24, x23, [sp, #144]
  406f3c:	ldp	x26, x25, [sp, #128]
  406f40:	ldp	x28, x27, [sp, #112]
  406f44:	ldp	x29, x30, [sp, #96]
  406f48:	add	sp, sp, #0xc0
  406f4c:	ret
  406f50:	mov	x0, x26
  406f54:	bl	401950 <free@plt>
  406f58:	mov	x26, x21
  406f5c:	cbz	x21, 406f00 <__fxstatat@plt+0x5460>
  406f60:	ldp	x21, x0, [x26, #16]
  406f64:	cbz	x0, 406f50 <__fxstatat@plt+0x54b0>
  406f68:	bl	401860 <closedir@plt>
  406f6c:	b	406f50 <__fxstatat@plt+0x54b0>
  406f70:	stp	x29, x30, [sp, #-32]!
  406f74:	stp	x20, x19, [sp, #16]
  406f78:	ldr	w8, [x0, #72]
  406f7c:	mov	x19, x0
  406f80:	mov	x29, sp
  406f84:	tbnz	w8, #2, 406fa0 <__fxstatat@plt+0x5500>
  406f88:	tbnz	w8, #9, 406fa8 <__fxstatat@plt+0x5508>
  406f8c:	ldr	w0, [x19, #40]
  406f90:	bl	401720 <fchdir@plt>
  406f94:	cmp	w0, #0x0
  406f98:	cset	w20, ne  // ne = any
  406f9c:	b	406fc8 <__fxstatat@plt+0x5528>
  406fa0:	mov	w20, wzr
  406fa4:	b	406fc8 <__fxstatat@plt+0x5528>
  406fa8:	ldr	w1, [x19, #44]
  406fac:	add	x0, x19, #0x60
  406fb0:	bl	408c88 <__fxstatat@plt+0x71e8>
  406fb4:	tbnz	w0, #31, 406fbc <__fxstatat@plt+0x551c>
  406fb8:	bl	401870 <close@plt>
  406fbc:	mov	w8, #0xffffff9c            	// #-100
  406fc0:	mov	w20, wzr
  406fc4:	str	w8, [x19, #44]
  406fc8:	add	x19, x19, #0x60
  406fcc:	mov	x0, x19
  406fd0:	bl	408c80 <__fxstatat@plt+0x71e0>
  406fd4:	tbnz	w0, #0, 406fec <__fxstatat@plt+0x554c>
  406fd8:	mov	x0, x19
  406fdc:	bl	408cd0 <__fxstatat@plt+0x7230>
  406fe0:	tbnz	w0, #31, 406fcc <__fxstatat@plt+0x552c>
  406fe4:	bl	401870 <close@plt>
  406fe8:	b	406fcc <__fxstatat@plt+0x552c>
  406fec:	mov	w0, w20
  406ff0:	ldp	x20, x19, [sp, #16]
  406ff4:	ldp	x29, x30, [sp], #32
  406ff8:	ret
  406ffc:	stp	x29, x30, [sp, #-16]!
  407000:	cmp	w2, #0x5
  407004:	mov	x29, sp
  407008:	b.cc	407024 <__fxstatat@plt+0x5584>  // b.lo, b.ul, b.last
  40700c:	bl	401a70 <__errno_location@plt>
  407010:	mov	w8, #0x16                  	// #22
  407014:	str	w8, [x0]
  407018:	mov	w0, #0x1                   	// #1
  40701c:	ldp	x29, x30, [sp], #16
  407020:	ret
  407024:	mov	w0, wzr
  407028:	strh	w2, [x1, #112]
  40702c:	ldp	x29, x30, [sp], #16
  407030:	ret
  407034:	stp	x29, x30, [sp, #-64]!
  407038:	tst	w1, #0xffffefff
  40703c:	stp	x24, x23, [sp, #16]
  407040:	stp	x22, x21, [sp, #32]
  407044:	stp	x20, x19, [sp, #48]
  407048:	mov	x29, sp
  40704c:	b.eq	407068 <__fxstatat@plt+0x55c8>  // b.none
  407050:	bl	401a70 <__errno_location@plt>
  407054:	mov	x8, x0
  407058:	mov	w9, #0x16                  	// #22
  40705c:	mov	x0, xzr
  407060:	str	w9, [x8]
  407064:	b	4070a4 <__fxstatat@plt+0x5604>
  407068:	ldr	x23, [x0]
  40706c:	mov	w21, w1
  407070:	mov	x19, x0
  407074:	bl	401a70 <__errno_location@plt>
  407078:	str	wzr, [x0]
  40707c:	ldrb	w8, [x19, #73]
  407080:	tbnz	w8, #5, 4070a0 <__fxstatat@plt+0x5600>
  407084:	ldrh	w8, [x23, #108]
  407088:	cmp	w8, #0x1
  40708c:	b.eq	4070b8 <__fxstatat@plt+0x5618>  // b.none
  407090:	cmp	w8, #0x9
  407094:	b.ne	4070a0 <__fxstatat@plt+0x5600>  // b.any
  407098:	ldr	x0, [x23, #16]
  40709c:	b	4070a4 <__fxstatat@plt+0x5604>
  4070a0:	mov	x0, xzr
  4070a4:	ldp	x20, x19, [sp, #48]
  4070a8:	ldp	x22, x21, [sp, #32]
  4070ac:	ldp	x24, x23, [sp, #16]
  4070b0:	ldp	x29, x30, [sp], #64
  4070b4:	ret
  4070b8:	ldr	x22, [x19, #8]
  4070bc:	mov	x20, x0
  4070c0:	cbnz	x22, 4070f8 <__fxstatat@plt+0x5658>
  4070c4:	cmp	w21, #0x1, lsl #12
  4070c8:	b.ne	407108 <__fxstatat@plt+0x5668>  // b.any
  4070cc:	ldr	w8, [x19, #72]
  4070d0:	mov	w21, #0x2                   	// #2
  4070d4:	orr	w8, w8, #0x1000
  4070d8:	str	w8, [x19, #72]
  4070dc:	ldr	x8, [x23, #88]
  4070e0:	cbnz	x8, 407154 <__fxstatat@plt+0x56b4>
  4070e4:	b	407114 <__fxstatat@plt+0x5674>
  4070e8:	mov	x0, x22
  4070ec:	bl	401950 <free@plt>
  4070f0:	mov	x22, x24
  4070f4:	cbz	x24, 4070c4 <__fxstatat@plt+0x5624>
  4070f8:	ldp	x24, x0, [x22, #16]
  4070fc:	cbz	x0, 4070e8 <__fxstatat@plt+0x5648>
  407100:	bl	401860 <closedir@plt>
  407104:	b	4070e8 <__fxstatat@plt+0x5648>
  407108:	mov	w21, #0x1                   	// #1
  40710c:	ldr	x8, [x23, #88]
  407110:	cbnz	x8, 407154 <__fxstatat@plt+0x56b4>
  407114:	ldr	x8, [x23, #48]
  407118:	ldrb	w8, [x8]
  40711c:	cmp	w8, #0x2f
  407120:	b.eq	407154 <__fxstatat@plt+0x56b4>  // b.none
  407124:	ldr	w8, [x19, #72]
  407128:	tbnz	w8, #2, 407154 <__fxstatat@plt+0x56b4>
  40712c:	mov	w2, #0x4900                	// #18688
  407130:	lsr	w9, w8, #4
  407134:	movk	w2, #0x8, lsl #16
  407138:	bfi	w2, w9, #15, #1
  40713c:	tbnz	w8, #9, 407168 <__fxstatat@plt+0x56c8>
  407140:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  407144:	add	x0, x0, #0xe29
  407148:	mov	w1, w2
  40714c:	bl	40798c <__fxstatat@plt+0x5eec>
  407150:	b	407178 <__fxstatat@plt+0x56d8>
  407154:	mov	x0, x19
  407158:	mov	w1, w21
  40715c:	bl	40657c <__fxstatat@plt+0x4adc>
  407160:	str	x0, [x19, #8]
  407164:	b	4070a4 <__fxstatat@plt+0x5604>
  407168:	ldr	w0, [x19, #44]
  40716c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407170:	add	x1, x1, #0xe29
  407174:	bl	408de8 <__fxstatat@plt+0x7348>
  407178:	mov	w22, w0
  40717c:	tbnz	w0, #31, 4071bc <__fxstatat@plt+0x571c>
  407180:	mov	x0, x19
  407184:	mov	w1, w21
  407188:	bl	40657c <__fxstatat@plt+0x4adc>
  40718c:	ldrb	w8, [x19, #73]
  407190:	str	x0, [x19, #8]
  407194:	tbnz	w8, #1, 4071c8 <__fxstatat@plt+0x5728>
  407198:	mov	w0, w22
  40719c:	bl	401720 <fchdir@plt>
  4071a0:	cbz	w0, 4071f4 <__fxstatat@plt+0x5754>
  4071a4:	ldr	w19, [x20]
  4071a8:	mov	w0, w22
  4071ac:	bl	401870 <close@plt>
  4071b0:	mov	x0, xzr
  4071b4:	str	w19, [x20]
  4071b8:	b	4070a4 <__fxstatat@plt+0x5604>
  4071bc:	mov	x0, xzr
  4071c0:	str	xzr, [x19, #8]
  4071c4:	b	4070a4 <__fxstatat@plt+0x5604>
  4071c8:	ldr	w1, [x19, #44]
  4071cc:	cmp	w1, w22
  4071d0:	b.ne	4071dc <__fxstatat@plt+0x573c>  // b.any
  4071d4:	cmn	w1, #0x64
  4071d8:	b.ne	407204 <__fxstatat@plt+0x5764>  // b.any
  4071dc:	add	x0, x19, #0x60
  4071e0:	bl	408c88 <__fxstatat@plt+0x71e8>
  4071e4:	tbnz	w0, #31, 4071ec <__fxstatat@plt+0x574c>
  4071e8:	bl	401870 <close@plt>
  4071ec:	str	w22, [x19, #44]
  4071f0:	b	4071fc <__fxstatat@plt+0x575c>
  4071f4:	mov	w0, w22
  4071f8:	bl	401870 <close@plt>
  4071fc:	ldr	x0, [x19, #8]
  407200:	b	4070a4 <__fxstatat@plt+0x5604>
  407204:	bl	4018b0 <abort@plt>
  407208:	ldr	x8, [x0, #8]
  40720c:	udiv	x9, x8, x1
  407210:	msub	x0, x9, x1, x8
  407214:	ret
  407218:	ldr	x8, [x0, #8]
  40721c:	ldr	x9, [x1, #8]
  407220:	cmp	x8, x9
  407224:	b.ne	40723c <__fxstatat@plt+0x579c>  // b.any
  407228:	ldr	x8, [x0]
  40722c:	ldr	x9, [x1]
  407230:	cmp	x8, x9
  407234:	cset	w0, eq  // eq = none
  407238:	ret
  40723c:	mov	w0, wzr
  407240:	ret
  407244:	sub	sp, sp, #0xb0
  407248:	stp	x29, x30, [sp, #128]
  40724c:	stp	x22, x21, [sp, #144]
  407250:	stp	x20, x19, [sp, #160]
  407254:	ldr	x22, [x0, #80]
  407258:	add	x29, sp, #0x80
  40725c:	ldrb	w8, [x22, #73]
  407260:	tbnz	w8, #1, 40726c <__fxstatat@plt+0x57cc>
  407264:	mov	x0, xzr
  407268:	b	4072c8 <__fxstatat@plt+0x5828>
  40726c:	ldr	x20, [x22, #80]
  407270:	mov	x19, x0
  407274:	mov	w21, w1
  407278:	cbnz	x20, 4072ac <__fxstatat@plt+0x580c>
  40727c:	adrp	x2, 407000 <__fxstatat@plt+0x5560>
  407280:	adrp	x3, 407000 <__fxstatat@plt+0x5560>
  407284:	adrp	x4, 401000 <mbrtowc@plt-0x690>
  407288:	add	x2, x2, #0x34c
  40728c:	add	x3, x3, #0x35c
  407290:	add	x4, x4, #0x950
  407294:	mov	w0, #0xd                   	// #13
  407298:	mov	x1, xzr
  40729c:	bl	407f54 <__fxstatat@plt+0x64b4>
  4072a0:	mov	x20, x0
  4072a4:	str	x0, [x22, #80]
  4072a8:	cbz	x0, 4072e8 <__fxstatat@plt+0x5848>
  4072ac:	ldr	x8, [x19, #120]
  4072b0:	add	x1, sp, #0x8
  4072b4:	mov	x0, x20
  4072b8:	str	x8, [sp, #8]
  4072bc:	bl	407c4c <__fxstatat@plt+0x61ac>
  4072c0:	cbz	x0, 4072dc <__fxstatat@plt+0x583c>
  4072c4:	ldr	x0, [x0, #8]
  4072c8:	ldp	x20, x19, [sp, #160]
  4072cc:	ldp	x22, x21, [sp, #144]
  4072d0:	ldp	x29, x30, [sp, #128]
  4072d4:	add	sp, sp, #0xb0
  4072d8:	ret
  4072dc:	mov	w22, #0x1                   	// #1
  4072e0:	tbz	w21, #31, 4072f0 <__fxstatat@plt+0x5850>
  4072e4:	b	407264 <__fxstatat@plt+0x57c4>
  4072e8:	mov	w22, wzr
  4072ec:	tbnz	w21, #31, 407264 <__fxstatat@plt+0x57c4>
  4072f0:	add	x1, sp, #0x8
  4072f4:	mov	w0, w21
  4072f8:	bl	401800 <fstatfs@plt>
  4072fc:	cbnz	w0, 407264 <__fxstatat@plt+0x57c4>
  407300:	cbz	w22, 407344 <__fxstatat@plt+0x58a4>
  407304:	mov	w0, #0x10                  	// #16
  407308:	bl	4017a0 <malloc@plt>
  40730c:	cbz	x0, 407344 <__fxstatat@plt+0x58a4>
  407310:	ldr	x8, [x19, #120]
  407314:	ldr	x9, [sp, #8]
  407318:	mov	x21, x0
  40731c:	mov	x1, x21
  407320:	stp	x8, x9, [x0]
  407324:	mov	x0, x20
  407328:	bl	4089f4 <__fxstatat@plt+0x6f54>
  40732c:	cbz	x0, 40733c <__fxstatat@plt+0x589c>
  407330:	cmp	x0, x21
  407334:	b.eq	407344 <__fxstatat@plt+0x58a4>  // b.none
  407338:	bl	4018b0 <abort@plt>
  40733c:	mov	x0, x21
  407340:	bl	401950 <free@plt>
  407344:	ldr	x0, [sp, #8]
  407348:	b	4072c8 <__fxstatat@plt+0x5828>
  40734c:	ldr	x8, [x0]
  407350:	udiv	x9, x8, x1
  407354:	msub	x0, x9, x1, x8
  407358:	ret
  40735c:	ldr	x8, [x0]
  407360:	ldr	x9, [x1]
  407364:	cmp	x8, x9
  407368:	cset	w0, eq  // eq = none
  40736c:	ret
  407370:	ldr	x8, [x0]
  407374:	ldr	x9, [x1]
  407378:	ldr	x8, [x8, #128]
  40737c:	ldr	x9, [x9, #128]
  407380:	cmp	x9, x8
  407384:	cset	w10, cc  // cc = lo, ul, last
  407388:	cmp	x8, x9
  40738c:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  407390:	ret
  407394:	sub	sp, sp, #0x40
  407398:	stp	x29, x30, [sp, #16]
  40739c:	add	x29, sp, #0x10
  4073a0:	cmp	x0, #0x0
  4073a4:	sub	x8, x29, #0x4
  4073a8:	stp	x20, x19, [sp, #48]
  4073ac:	csel	x20, x8, x0, eq  // eq = none
  4073b0:	mov	x0, x20
  4073b4:	stp	x22, x21, [sp, #32]
  4073b8:	mov	x22, x2
  4073bc:	mov	x19, x1
  4073c0:	bl	401690 <mbrtowc@plt>
  4073c4:	mov	x21, x0
  4073c8:	cbz	x22, 4073ec <__fxstatat@plt+0x594c>
  4073cc:	cmn	x21, #0x2
  4073d0:	b.cc	4073ec <__fxstatat@plt+0x594c>  // b.lo, b.ul, b.last
  4073d4:	mov	w0, wzr
  4073d8:	bl	407a30 <__fxstatat@plt+0x5f90>
  4073dc:	tbnz	w0, #0, 4073ec <__fxstatat@plt+0x594c>
  4073e0:	ldrb	w8, [x19]
  4073e4:	mov	w21, #0x1                   	// #1
  4073e8:	str	w8, [x20]
  4073ec:	mov	x0, x21
  4073f0:	ldp	x20, x19, [sp, #48]
  4073f4:	ldp	x22, x21, [sp, #32]
  4073f8:	ldp	x29, x30, [sp, #16]
  4073fc:	add	sp, sp, #0x40
  407400:	ret
  407404:	stp	x29, x30, [sp, #-48]!
  407408:	stp	x28, x21, [sp, #16]
  40740c:	stp	x20, x19, [sp, #32]
  407410:	mov	x29, sp
  407414:	sub	sp, sp, #0xfc0
  407418:	cmn	w0, #0x64
  40741c:	b.eq	407430 <__fxstatat@plt+0x5990>  // b.none
  407420:	ldrb	w8, [x1]
  407424:	mov	x2, x1
  407428:	cmp	w8, #0x2f
  40742c:	b.ne	407454 <__fxstatat@plt+0x59b4>  // b.any
  407430:	bl	401a70 <__errno_location@plt>
  407434:	mov	w8, #0x5f                  	// #95
  407438:	str	w8, [x0]
  40743c:	mov	w0, #0xffffffff            	// #-1
  407440:	add	sp, sp, #0xfc0
  407444:	ldp	x20, x19, [sp, #32]
  407448:	ldp	x28, x21, [sp, #16]
  40744c:	ldp	x29, x30, [sp], #48
  407450:	ret
  407454:	mov	w19, w0
  407458:	mov	x0, sp
  40745c:	mov	w1, w19
  407460:	mov	x21, sp
  407464:	bl	40977c <__fxstatat@plt+0x7cdc>
  407468:	cbz	x0, 40748c <__fxstatat@plt+0x59ec>
  40746c:	mov	x20, x0
  407470:	bl	401a70 <__errno_location@plt>
  407474:	mov	w8, #0x5f                  	// #95
  407478:	cmp	x20, x21
  40747c:	str	w8, [x0]
  407480:	b.eq	40748c <__fxstatat@plt+0x59ec>  // b.none
  407484:	mov	x0, x20
  407488:	bl	401950 <free@plt>
  40748c:	mov	x0, sp
  407490:	bl	408f14 <__fxstatat@plt+0x7474>
  407494:	cbnz	w0, 407500 <__fxstatat@plt+0x5a60>
  407498:	tbnz	w19, #31, 4074bc <__fxstatat@plt+0x5a1c>
  40749c:	ldr	w8, [sp]
  4074a0:	cmp	w8, w19
  4074a4:	b.ne	4074bc <__fxstatat@plt+0x5a1c>  // b.any
  4074a8:	mov	x0, sp
  4074ac:	bl	408f8c <__fxstatat@plt+0x74ec>
  4074b0:	bl	401a70 <__errno_location@plt>
  4074b4:	mov	w8, #0x9                   	// #9
  4074b8:	b	407438 <__fxstatat@plt+0x5998>
  4074bc:	mov	w0, w19
  4074c0:	bl	401720 <fchdir@plt>
  4074c4:	mov	w20, w0
  4074c8:	bl	401a70 <__errno_location@plt>
  4074cc:	mov	x19, x0
  4074d0:	cbz	w20, 4074dc <__fxstatat@plt+0x5a3c>
  4074d4:	ldr	w20, [x19]
  4074d8:	b	4074f0 <__fxstatat@plt+0x5a50>
  4074dc:	mov	w20, #0x5f                  	// #95
  4074e0:	mov	x0, sp
  4074e4:	str	w20, [x19]
  4074e8:	bl	408f74 <__fxstatat@plt+0x74d4>
  4074ec:	cbnz	w0, 40750c <__fxstatat@plt+0x5a6c>
  4074f0:	mov	x0, sp
  4074f4:	bl	408f8c <__fxstatat@plt+0x74ec>
  4074f8:	str	w20, [x19]
  4074fc:	b	40743c <__fxstatat@plt+0x599c>
  407500:	bl	401a70 <__errno_location@plt>
  407504:	ldr	w0, [x0]
  407508:	bl	408d68 <__fxstatat@plt+0x72c8>
  40750c:	ldr	w0, [x19]
  407510:	bl	408da8 <__fxstatat@plt+0x7308>
  407514:	stp	x29, x30, [sp, #-48]!
  407518:	stp	x28, x21, [sp, #16]
  40751c:	stp	x20, x19, [sp, #32]
  407520:	mov	x29, sp
  407524:	sub	sp, sp, #0xfc0
  407528:	cmn	w0, #0x64
  40752c:	b.eq	407540 <__fxstatat@plt+0x5aa0>  // b.none
  407530:	ldrb	w8, [x1]
  407534:	mov	x2, x1
  407538:	cmp	w8, #0x2f
  40753c:	b.ne	407564 <__fxstatat@plt+0x5ac4>  // b.any
  407540:	bl	401a70 <__errno_location@plt>
  407544:	mov	w8, #0x5f                  	// #95
  407548:	str	w8, [x0]
  40754c:	mov	w0, #0xffffffff            	// #-1
  407550:	add	sp, sp, #0xfc0
  407554:	ldp	x20, x19, [sp, #32]
  407558:	ldp	x28, x21, [sp, #16]
  40755c:	ldp	x29, x30, [sp], #48
  407560:	ret
  407564:	mov	w19, w0
  407568:	mov	x0, sp
  40756c:	mov	w1, w19
  407570:	mov	x21, sp
  407574:	bl	40977c <__fxstatat@plt+0x7cdc>
  407578:	cbz	x0, 40759c <__fxstatat@plt+0x5afc>
  40757c:	mov	x20, x0
  407580:	bl	401a70 <__errno_location@plt>
  407584:	mov	w8, #0x5f                  	// #95
  407588:	cmp	x20, x21
  40758c:	str	w8, [x0]
  407590:	b.eq	40759c <__fxstatat@plt+0x5afc>  // b.none
  407594:	mov	x0, x20
  407598:	bl	401950 <free@plt>
  40759c:	mov	x0, sp
  4075a0:	bl	408f14 <__fxstatat@plt+0x7474>
  4075a4:	cbnz	w0, 407610 <__fxstatat@plt+0x5b70>
  4075a8:	tbnz	w19, #31, 4075cc <__fxstatat@plt+0x5b2c>
  4075ac:	ldr	w8, [sp]
  4075b0:	cmp	w8, w19
  4075b4:	b.ne	4075cc <__fxstatat@plt+0x5b2c>  // b.any
  4075b8:	mov	x0, sp
  4075bc:	bl	408f8c <__fxstatat@plt+0x74ec>
  4075c0:	bl	401a70 <__errno_location@plt>
  4075c4:	mov	w8, #0x9                   	// #9
  4075c8:	b	407548 <__fxstatat@plt+0x5aa8>
  4075cc:	mov	w0, w19
  4075d0:	bl	401720 <fchdir@plt>
  4075d4:	mov	w20, w0
  4075d8:	bl	401a70 <__errno_location@plt>
  4075dc:	mov	x19, x0
  4075e0:	cbz	w20, 4075ec <__fxstatat@plt+0x5b4c>
  4075e4:	ldr	w20, [x19]
  4075e8:	b	407600 <__fxstatat@plt+0x5b60>
  4075ec:	mov	w20, #0x5f                  	// #95
  4075f0:	mov	x0, sp
  4075f4:	str	w20, [x19]
  4075f8:	bl	408f74 <__fxstatat@plt+0x74d4>
  4075fc:	cbnz	w0, 40761c <__fxstatat@plt+0x5b7c>
  407600:	mov	x0, sp
  407604:	bl	408f8c <__fxstatat@plt+0x74ec>
  407608:	str	w20, [x19]
  40760c:	b	40754c <__fxstatat@plt+0x5aac>
  407610:	bl	401a70 <__errno_location@plt>
  407614:	ldr	w0, [x0]
  407618:	bl	408d68 <__fxstatat@plt+0x72c8>
  40761c:	ldr	w0, [x19]
  407620:	bl	408da8 <__fxstatat@plt+0x7308>
  407624:	stp	x29, x30, [sp, #-48]!
  407628:	stp	x28, x21, [sp, #16]
  40762c:	stp	x20, x19, [sp, #32]
  407630:	mov	x29, sp
  407634:	sub	sp, sp, #0xfc0
  407638:	cmn	w0, #0x64
  40763c:	b.eq	407650 <__fxstatat@plt+0x5bb0>  // b.none
  407640:	ldrb	w8, [x1]
  407644:	mov	x2, x1
  407648:	cmp	w8, #0x2f
  40764c:	b.ne	407674 <__fxstatat@plt+0x5bd4>  // b.any
  407650:	bl	401a70 <__errno_location@plt>
  407654:	mov	w8, #0x5f                  	// #95
  407658:	str	w8, [x0]
  40765c:	mov	w0, #0xffffffff            	// #-1
  407660:	add	sp, sp, #0xfc0
  407664:	ldp	x20, x19, [sp, #32]
  407668:	ldp	x28, x21, [sp, #16]
  40766c:	ldp	x29, x30, [sp], #48
  407670:	ret
  407674:	mov	w19, w0
  407678:	mov	x0, sp
  40767c:	mov	w1, w19
  407680:	mov	x21, sp
  407684:	bl	40977c <__fxstatat@plt+0x7cdc>
  407688:	cbz	x0, 4076ac <__fxstatat@plt+0x5c0c>
  40768c:	mov	x20, x0
  407690:	bl	401a70 <__errno_location@plt>
  407694:	mov	w8, #0x5f                  	// #95
  407698:	cmp	x20, x21
  40769c:	str	w8, [x0]
  4076a0:	b.eq	4076ac <__fxstatat@plt+0x5c0c>  // b.none
  4076a4:	mov	x0, x20
  4076a8:	bl	401950 <free@plt>
  4076ac:	mov	x0, sp
  4076b0:	bl	408f14 <__fxstatat@plt+0x7474>
  4076b4:	cbnz	w0, 407720 <__fxstatat@plt+0x5c80>
  4076b8:	tbnz	w19, #31, 4076dc <__fxstatat@plt+0x5c3c>
  4076bc:	ldr	w8, [sp]
  4076c0:	cmp	w8, w19
  4076c4:	b.ne	4076dc <__fxstatat@plt+0x5c3c>  // b.any
  4076c8:	mov	x0, sp
  4076cc:	bl	408f8c <__fxstatat@plt+0x74ec>
  4076d0:	bl	401a70 <__errno_location@plt>
  4076d4:	mov	w8, #0x9                   	// #9
  4076d8:	b	407658 <__fxstatat@plt+0x5bb8>
  4076dc:	mov	w0, w19
  4076e0:	bl	401720 <fchdir@plt>
  4076e4:	mov	w20, w0
  4076e8:	bl	401a70 <__errno_location@plt>
  4076ec:	mov	x19, x0
  4076f0:	cbz	w20, 4076fc <__fxstatat@plt+0x5c5c>
  4076f4:	ldr	w20, [x19]
  4076f8:	b	407710 <__fxstatat@plt+0x5c70>
  4076fc:	mov	w20, #0x5f                  	// #95
  407700:	mov	x0, sp
  407704:	str	w20, [x19]
  407708:	bl	408f74 <__fxstatat@plt+0x74d4>
  40770c:	cbnz	w0, 40772c <__fxstatat@plt+0x5c8c>
  407710:	mov	x0, sp
  407714:	bl	408f8c <__fxstatat@plt+0x74ec>
  407718:	str	w20, [x19]
  40771c:	b	40765c <__fxstatat@plt+0x5bbc>
  407720:	bl	401a70 <__errno_location@plt>
  407724:	ldr	w0, [x0]
  407728:	bl	408d68 <__fxstatat@plt+0x72c8>
  40772c:	ldr	w0, [x19]
  407730:	bl	408da8 <__fxstatat@plt+0x7308>
  407734:	stp	x29, x30, [sp, #-48]!
  407738:	stp	x28, x21, [sp, #16]
  40773c:	stp	x20, x19, [sp, #32]
  407740:	mov	x29, sp
  407744:	sub	sp, sp, #0xfc0
  407748:	cmn	w0, #0x64
  40774c:	b.eq	407760 <__fxstatat@plt+0x5cc0>  // b.none
  407750:	ldrb	w8, [x1]
  407754:	mov	x2, x1
  407758:	cmp	w8, #0x2f
  40775c:	b.ne	407784 <__fxstatat@plt+0x5ce4>  // b.any
  407760:	bl	401a70 <__errno_location@plt>
  407764:	mov	w8, #0x5f                  	// #95
  407768:	str	w8, [x0]
  40776c:	mov	w0, #0xffffffff            	// #-1
  407770:	add	sp, sp, #0xfc0
  407774:	ldp	x20, x19, [sp, #32]
  407778:	ldp	x28, x21, [sp, #16]
  40777c:	ldp	x29, x30, [sp], #48
  407780:	ret
  407784:	mov	w19, w0
  407788:	mov	x0, sp
  40778c:	mov	w1, w19
  407790:	mov	x21, sp
  407794:	bl	40977c <__fxstatat@plt+0x7cdc>
  407798:	cbz	x0, 4077bc <__fxstatat@plt+0x5d1c>
  40779c:	mov	x20, x0
  4077a0:	bl	401a70 <__errno_location@plt>
  4077a4:	mov	w8, #0x5f                  	// #95
  4077a8:	cmp	x20, x21
  4077ac:	str	w8, [x0]
  4077b0:	b.eq	4077bc <__fxstatat@plt+0x5d1c>  // b.none
  4077b4:	mov	x0, x20
  4077b8:	bl	401950 <free@plt>
  4077bc:	mov	x0, sp
  4077c0:	bl	408f14 <__fxstatat@plt+0x7474>
  4077c4:	cbnz	w0, 407830 <__fxstatat@plt+0x5d90>
  4077c8:	tbnz	w19, #31, 4077ec <__fxstatat@plt+0x5d4c>
  4077cc:	ldr	w8, [sp]
  4077d0:	cmp	w8, w19
  4077d4:	b.ne	4077ec <__fxstatat@plt+0x5d4c>  // b.any
  4077d8:	mov	x0, sp
  4077dc:	bl	408f8c <__fxstatat@plt+0x74ec>
  4077e0:	bl	401a70 <__errno_location@plt>
  4077e4:	mov	w8, #0x9                   	// #9
  4077e8:	b	407768 <__fxstatat@plt+0x5cc8>
  4077ec:	mov	w0, w19
  4077f0:	bl	401720 <fchdir@plt>
  4077f4:	mov	w20, w0
  4077f8:	bl	401a70 <__errno_location@plt>
  4077fc:	mov	x19, x0
  407800:	cbz	w20, 40780c <__fxstatat@plt+0x5d6c>
  407804:	ldr	w20, [x19]
  407808:	b	407820 <__fxstatat@plt+0x5d80>
  40780c:	mov	w20, #0x5f                  	// #95
  407810:	mov	x0, sp
  407814:	str	w20, [x19]
  407818:	bl	408f74 <__fxstatat@plt+0x74d4>
  40781c:	cbnz	w0, 40783c <__fxstatat@plt+0x5d9c>
  407820:	mov	x0, sp
  407824:	bl	408f8c <__fxstatat@plt+0x74ec>
  407828:	str	w20, [x19]
  40782c:	b	40776c <__fxstatat@plt+0x5ccc>
  407830:	bl	401a70 <__errno_location@plt>
  407834:	ldr	w0, [x0]
  407838:	bl	408d68 <__fxstatat@plt+0x72c8>
  40783c:	ldr	w0, [x19]
  407840:	bl	408da8 <__fxstatat@plt+0x7308>
  407844:	stp	x29, x30, [sp, #-48]!
  407848:	str	x21, [sp, #16]
  40784c:	stp	x20, x19, [sp, #32]
  407850:	mov	x29, sp
  407854:	mov	x20, x0
  407858:	bl	401760 <__fpending@plt>
  40785c:	ldr	w21, [x20]
  407860:	mov	x19, x0
  407864:	mov	x0, x20
  407868:	bl	409358 <__fxstatat@plt+0x78b8>
  40786c:	mov	w8, w0
  407870:	tbnz	w21, #5, 4078a4 <__fxstatat@plt+0x5e04>
  407874:	cmp	w8, #0x0
  407878:	csetm	w0, ne  // ne = any
  40787c:	cbnz	x19, 407894 <__fxstatat@plt+0x5df4>
  407880:	cbz	w8, 407894 <__fxstatat@plt+0x5df4>
  407884:	bl	401a70 <__errno_location@plt>
  407888:	ldr	w8, [x0]
  40788c:	cmp	w8, #0x9
  407890:	csetm	w0, ne  // ne = any
  407894:	ldp	x20, x19, [sp, #32]
  407898:	ldr	x21, [sp, #16]
  40789c:	ldp	x29, x30, [sp], #48
  4078a0:	ret
  4078a4:	cbnz	w8, 4078b0 <__fxstatat@plt+0x5e10>
  4078a8:	bl	401a70 <__errno_location@plt>
  4078ac:	str	wzr, [x0]
  4078b0:	mov	w0, #0xffffffff            	// #-1
  4078b4:	ldp	x20, x19, [sp, #32]
  4078b8:	ldr	x21, [sp, #16]
  4078bc:	ldp	x29, x30, [sp], #48
  4078c0:	ret
  4078c4:	mov	w8, #0xf616                	// #62998
  4078c8:	movk	w8, #0x95, lsl #16
  4078cc:	str	xzr, [x0, #16]
  4078d0:	str	w8, [x0, #24]
  4078d4:	ret
  4078d8:	stp	x29, x30, [sp, #-16]!
  4078dc:	ldr	w8, [x0, #24]
  4078e0:	mov	w9, #0xf616                	// #62998
  4078e4:	movk	w9, #0x95, lsl #16
  4078e8:	mov	x29, sp
  4078ec:	cmp	w8, w9
  4078f0:	b.ne	40796c <__fxstatat@plt+0x5ecc>  // b.any
  4078f4:	ldr	x8, [x0, #16]
  4078f8:	cbz	x8, 40791c <__fxstatat@plt+0x5e7c>
  4078fc:	ldr	x9, [x1, #8]
  407900:	ldr	x10, [x0]
  407904:	cmp	x9, x10
  407908:	b.ne	40791c <__fxstatat@plt+0x5e7c>  // b.any
  40790c:	ldr	x9, [x1]
  407910:	ldr	x10, [x0, #8]
  407914:	cmp	x9, x10
  407918:	b.eq	40795c <__fxstatat@plt+0x5ebc>  // b.none
  40791c:	add	x9, x8, #0x1
  407920:	tst	x9, x8
  407924:	str	x9, [x0, #16]
  407928:	b.ne	40794c <__fxstatat@plt+0x5eac>  // b.any
  40792c:	cbz	x9, 40795c <__fxstatat@plt+0x5ebc>
  407930:	ldr	q0, [x1]
  407934:	mov	w8, wzr
  407938:	ext	v0.16b, v0.16b, v0.16b, #8
  40793c:	str	q0, [x0]
  407940:	mov	w0, w8
  407944:	ldp	x29, x30, [sp], #16
  407948:	ret
  40794c:	mov	w8, wzr
  407950:	mov	w0, w8
  407954:	ldp	x29, x30, [sp], #16
  407958:	ret
  40795c:	mov	w8, #0x1                   	// #1
  407960:	mov	w0, w8
  407964:	ldp	x29, x30, [sp], #16
  407968:	ret
  40796c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  407970:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407974:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  407978:	add	x0, x0, #0xe5c
  40797c:	add	x1, x1, #0xe74
  407980:	add	x3, x3, #0xe86
  407984:	mov	w2, #0x3c                  	// #60
  407988:	bl	401a60 <__assert_fail@plt>
  40798c:	sub	sp, sp, #0xe0
  407990:	stp	x29, x30, [sp, #208]
  407994:	add	x29, sp, #0xd0
  407998:	stp	x2, x3, [x29, #-80]
  40799c:	stp	x4, x5, [x29, #-64]
  4079a0:	stp	x6, x7, [x29, #-48]
  4079a4:	stp	q1, q2, [sp, #16]
  4079a8:	stp	q3, q4, [sp, #48]
  4079ac:	str	q0, [sp]
  4079b0:	stp	q5, q6, [sp, #80]
  4079b4:	str	q7, [sp, #112]
  4079b8:	tbnz	w1, #6, 4079c4 <__fxstatat@plt+0x5f24>
  4079bc:	mov	w2, wzr
  4079c0:	b	407a1c <__fxstatat@plt+0x5f7c>
  4079c4:	mov	x9, #0xffffffffffffffd0    	// #-48
  4079c8:	mov	x11, sp
  4079cc:	sub	x12, x29, #0x50
  4079d0:	movk	x9, #0xff80, lsl #32
  4079d4:	add	x10, x29, #0x10
  4079d8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4079dc:	add	x11, x11, #0x80
  4079e0:	add	x12, x12, #0x30
  4079e4:	stp	x11, x9, [x29, #-16]
  4079e8:	stp	x10, x12, [x29, #-32]
  4079ec:	tbz	w8, #31, 407a0c <__fxstatat@plt+0x5f6c>
  4079f0:	add	w9, w8, #0x8
  4079f4:	cmn	w8, #0x8
  4079f8:	stur	w9, [x29, #-8]
  4079fc:	b.gt	407a0c <__fxstatat@plt+0x5f6c>
  407a00:	ldur	x9, [x29, #-24]
  407a04:	add	x8, x9, x8
  407a08:	b	407a18 <__fxstatat@plt+0x5f78>
  407a0c:	ldur	x8, [x29, #-32]
  407a10:	add	x9, x8, #0x8
  407a14:	stur	x9, [x29, #-32]
  407a18:	ldr	w2, [x8]
  407a1c:	bl	4017b0 <open@plt>
  407a20:	bl	408fb8 <__fxstatat@plt+0x7518>
  407a24:	ldp	x29, x30, [sp, #208]
  407a28:	add	sp, sp, #0xe0
  407a2c:	ret
  407a30:	stp	x29, x30, [sp, #-32]!
  407a34:	mov	x1, xzr
  407a38:	str	x19, [sp, #16]
  407a3c:	mov	x29, sp
  407a40:	bl	401a90 <setlocale@plt>
  407a44:	cbz	x0, 407a70 <__fxstatat@plt+0x5fd0>
  407a48:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407a4c:	add	x1, x1, #0xec9
  407a50:	mov	x19, x0
  407a54:	bl	401910 <strcmp@plt>
  407a58:	cbz	w0, 407a80 <__fxstatat@plt+0x5fe0>
  407a5c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  407a60:	add	x1, x1, #0xecb
  407a64:	mov	x0, x19
  407a68:	bl	401910 <strcmp@plt>
  407a6c:	cbz	w0, 407a80 <__fxstatat@plt+0x5fe0>
  407a70:	mov	w0, #0x1                   	// #1
  407a74:	ldr	x19, [sp, #16]
  407a78:	ldp	x29, x30, [sp], #32
  407a7c:	ret
  407a80:	mov	w0, wzr
  407a84:	ldr	x19, [sp, #16]
  407a88:	ldp	x29, x30, [sp], #32
  407a8c:	ret
  407a90:	ldr	x0, [x0, #16]
  407a94:	ret
  407a98:	ldr	x0, [x0, #24]
  407a9c:	ret
  407aa0:	ldr	x0, [x0, #32]
  407aa4:	ret
  407aa8:	ldp	x8, x9, [x0]
  407aac:	cmp	x8, x9
  407ab0:	b.cs	407af0 <__fxstatat@plt+0x6050>  // b.hs, b.nlast
  407ab4:	mov	x0, xzr
  407ab8:	b	407ac8 <__fxstatat@plt+0x6028>
  407abc:	add	x8, x8, #0x10
  407ac0:	cmp	x8, x9
  407ac4:	b.cs	407af4 <__fxstatat@plt+0x6054>  // b.hs, b.nlast
  407ac8:	ldr	x10, [x8]
  407acc:	cbz	x10, 407abc <__fxstatat@plt+0x601c>
  407ad0:	mov	x10, xzr
  407ad4:	mov	x11, x8
  407ad8:	ldr	x11, [x11, #8]
  407adc:	add	x10, x10, #0x1
  407ae0:	cbnz	x11, 407ad8 <__fxstatat@plt+0x6038>
  407ae4:	cmp	x10, x0
  407ae8:	csel	x0, x10, x0, hi  // hi = pmore
  407aec:	b	407abc <__fxstatat@plt+0x601c>
  407af0:	mov	x0, xzr
  407af4:	ret
  407af8:	ldp	x9, x10, [x0]
  407afc:	cmp	x9, x10
  407b00:	b.cs	407b3c <__fxstatat@plt+0x609c>  // b.hs, b.nlast
  407b04:	mov	x8, xzr
  407b08:	mov	x11, xzr
  407b0c:	b	407b1c <__fxstatat@plt+0x607c>
  407b10:	add	x9, x9, #0x10
  407b14:	cmp	x9, x10
  407b18:	b.cs	407b44 <__fxstatat@plt+0x60a4>  // b.hs, b.nlast
  407b1c:	ldr	x12, [x9]
  407b20:	cbz	x12, 407b10 <__fxstatat@plt+0x6070>
  407b24:	mov	x12, x9
  407b28:	ldr	x12, [x12, #8]
  407b2c:	add	x8, x8, #0x1
  407b30:	cbnz	x12, 407b28 <__fxstatat@plt+0x6088>
  407b34:	add	x11, x11, #0x1
  407b38:	b	407b10 <__fxstatat@plt+0x6070>
  407b3c:	mov	x11, xzr
  407b40:	mov	x8, xzr
  407b44:	ldr	x9, [x0, #24]
  407b48:	cmp	x11, x9
  407b4c:	b.ne	407b64 <__fxstatat@plt+0x60c4>  // b.any
  407b50:	ldr	x9, [x0, #32]
  407b54:	cmp	x8, x9
  407b58:	b.ne	407b64 <__fxstatat@plt+0x60c4>  // b.any
  407b5c:	mov	w0, #0x1                   	// #1
  407b60:	ret
  407b64:	mov	w0, wzr
  407b68:	ret
  407b6c:	stp	x29, x30, [sp, #-48]!
  407b70:	stp	x22, x21, [sp, #16]
  407b74:	stp	x20, x19, [sp, #32]
  407b78:	ldp	x8, x9, [x0]
  407b7c:	ldp	x20, x3, [x0, #24]
  407b80:	ldr	x22, [x0, #16]
  407b84:	mov	x19, x1
  407b88:	cmp	x8, x9
  407b8c:	mov	x21, xzr
  407b90:	mov	x29, sp
  407b94:	b.cc	407c24 <__fxstatat@plt+0x6184>  // b.lo, b.ul, b.last
  407b98:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407b9c:	add	x2, x2, #0xed1
  407ba0:	mov	w1, #0x1                   	// #1
  407ba4:	mov	x0, x19
  407ba8:	bl	401900 <__fprintf_chk@plt>
  407bac:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407bb0:	add	x2, x2, #0xee9
  407bb4:	mov	w1, #0x1                   	// #1
  407bb8:	mov	x0, x19
  407bbc:	mov	x3, x22
  407bc0:	bl	401900 <__fprintf_chk@plt>
  407bc4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  407bc8:	ucvtf	d0, x20
  407bcc:	fmov	d1, x8
  407bd0:	fmul	d0, d0, d1
  407bd4:	ucvtf	d1, x22
  407bd8:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407bdc:	fdiv	d0, d0, d1
  407be0:	add	x2, x2, #0xf01
  407be4:	mov	w1, #0x1                   	// #1
  407be8:	mov	x0, x19
  407bec:	mov	x3, x20
  407bf0:	bl	401900 <__fprintf_chk@plt>
  407bf4:	mov	x0, x19
  407bf8:	mov	x3, x21
  407bfc:	ldp	x20, x19, [sp, #32]
  407c00:	ldp	x22, x21, [sp, #16]
  407c04:	adrp	x2, 40a000 <__fxstatat@plt+0x8560>
  407c08:	add	x2, x2, #0xf22
  407c0c:	mov	w1, #0x1                   	// #1
  407c10:	ldp	x29, x30, [sp], #48
  407c14:	b	401900 <__fprintf_chk@plt>
  407c18:	add	x8, x8, #0x10
  407c1c:	cmp	x8, x9
  407c20:	b.cs	407b98 <__fxstatat@plt+0x60f8>  // b.hs, b.nlast
  407c24:	ldr	x10, [x8]
  407c28:	cbz	x10, 407c18 <__fxstatat@plt+0x6178>
  407c2c:	mov	x10, xzr
  407c30:	mov	x11, x8
  407c34:	ldr	x11, [x11, #8]
  407c38:	add	x10, x10, #0x1
  407c3c:	cbnz	x11, 407c34 <__fxstatat@plt+0x6194>
  407c40:	cmp	x10, x21
  407c44:	csel	x21, x10, x21, hi  // hi = pmore
  407c48:	b	407c18 <__fxstatat@plt+0x6178>
  407c4c:	stp	x29, x30, [sp, #-48]!
  407c50:	stp	x20, x19, [sp, #32]
  407c54:	ldr	x8, [x0, #16]
  407c58:	ldr	x9, [x0, #48]
  407c5c:	mov	x19, x0
  407c60:	mov	x20, x1
  407c64:	mov	x0, x1
  407c68:	mov	x1, x8
  407c6c:	str	x21, [sp, #16]
  407c70:	mov	x29, sp
  407c74:	blr	x9
  407c78:	ldr	x8, [x19, #16]
  407c7c:	cmp	x0, x8
  407c80:	b.cs	407d04 <__fxstatat@plt+0x6264>  // b.hs, b.nlast
  407c84:	ldr	x8, [x19]
  407c88:	add	x21, x8, x0, lsl #4
  407c8c:	ldr	x1, [x21]
  407c90:	mov	x0, xzr
  407c94:	cbz	x1, 407ccc <__fxstatat@plt+0x622c>
  407c98:	cbz	x8, 407ccc <__fxstatat@plt+0x622c>
  407c9c:	cmp	x1, x20
  407ca0:	b.eq	407cc8 <__fxstatat@plt+0x6228>  // b.none
  407ca4:	ldr	x8, [x19, #56]
  407ca8:	mov	x0, x20
  407cac:	blr	x8
  407cb0:	tbnz	w0, #0, 407cdc <__fxstatat@plt+0x623c>
  407cb4:	ldr	x21, [x21, #8]
  407cb8:	cbz	x21, 407cf0 <__fxstatat@plt+0x6250>
  407cbc:	ldr	x1, [x21]
  407cc0:	cmp	x1, x20
  407cc4:	b.ne	407ca4 <__fxstatat@plt+0x6204>  // b.any
  407cc8:	mov	x0, x20
  407ccc:	ldp	x20, x19, [sp, #32]
  407cd0:	ldr	x21, [sp, #16]
  407cd4:	ldp	x29, x30, [sp], #48
  407cd8:	ret
  407cdc:	ldr	x0, [x21]
  407ce0:	ldp	x20, x19, [sp, #32]
  407ce4:	ldr	x21, [sp, #16]
  407ce8:	ldp	x29, x30, [sp], #48
  407cec:	ret
  407cf0:	mov	x0, xzr
  407cf4:	ldp	x20, x19, [sp, #32]
  407cf8:	ldr	x21, [sp, #16]
  407cfc:	ldp	x29, x30, [sp], #48
  407d00:	ret
  407d04:	bl	4018b0 <abort@plt>
  407d08:	stp	x29, x30, [sp, #-16]!
  407d0c:	ldr	x8, [x0, #32]
  407d10:	mov	x29, sp
  407d14:	cbz	x8, 407d34 <__fxstatat@plt+0x6294>
  407d18:	ldp	x8, x9, [x0]
  407d1c:	cmp	x8, x9
  407d20:	b.cs	407d40 <__fxstatat@plt+0x62a0>  // b.hs, b.nlast
  407d24:	ldr	x0, [x8], #16
  407d28:	cbz	x0, 407d1c <__fxstatat@plt+0x627c>
  407d2c:	ldp	x29, x30, [sp], #16
  407d30:	ret
  407d34:	mov	x0, xzr
  407d38:	ldp	x29, x30, [sp], #16
  407d3c:	ret
  407d40:	bl	4018b0 <abort@plt>
  407d44:	stp	x29, x30, [sp, #-32]!
  407d48:	stp	x20, x19, [sp, #16]
  407d4c:	ldr	x8, [x0, #16]
  407d50:	ldr	x9, [x0, #48]
  407d54:	mov	x19, x0
  407d58:	mov	x20, x1
  407d5c:	mov	x0, x1
  407d60:	mov	x1, x8
  407d64:	mov	x29, sp
  407d68:	blr	x9
  407d6c:	ldr	x8, [x19, #16]
  407d70:	cmp	x0, x8
  407d74:	b.cs	407dd8 <__fxstatat@plt+0x6338>  // b.hs, b.nlast
  407d78:	ldr	x8, [x19]
  407d7c:	add	x9, x8, x0, lsl #4
  407d80:	ldp	x10, x9, [x9]
  407d84:	cmp	x10, x20
  407d88:	b.eq	407d94 <__fxstatat@plt+0x62f4>  // b.none
  407d8c:	cbnz	x9, 407d80 <__fxstatat@plt+0x62e0>
  407d90:	b	407da8 <__fxstatat@plt+0x6308>
  407d94:	cbz	x9, 407da8 <__fxstatat@plt+0x6308>
  407d98:	ldr	x0, [x9]
  407d9c:	ldp	x20, x19, [sp, #16]
  407da0:	ldp	x29, x30, [sp], #32
  407da4:	ret
  407da8:	ldr	x9, [x19, #8]
  407dac:	add	x8, x8, x0, lsl #4
  407db0:	add	x8, x8, #0x10
  407db4:	cmp	x8, x9
  407db8:	b.cs	407dc8 <__fxstatat@plt+0x6328>  // b.hs, b.nlast
  407dbc:	ldr	x0, [x8], #16
  407dc0:	cbz	x0, 407db4 <__fxstatat@plt+0x6314>
  407dc4:	b	407d9c <__fxstatat@plt+0x62fc>
  407dc8:	mov	x0, xzr
  407dcc:	ldp	x20, x19, [sp, #16]
  407dd0:	ldp	x29, x30, [sp], #32
  407dd4:	ret
  407dd8:	bl	4018b0 <abort@plt>
  407ddc:	ldp	x9, x10, [x0]
  407de0:	cmp	x9, x10
  407de4:	b.cs	407e50 <__fxstatat@plt+0x63b0>  // b.hs, b.nlast
  407de8:	mov	x11, xzr
  407dec:	ldr	x8, [x9]
  407df0:	cbz	x8, 407e34 <__fxstatat@plt+0x6394>
  407df4:	cbz	x9, 407e34 <__fxstatat@plt+0x6394>
  407df8:	mov	x10, x9
  407dfc:	cmp	x11, x2
  407e00:	b.cs	407e58 <__fxstatat@plt+0x63b8>  // b.hs, b.nlast
  407e04:	ldr	x8, [x10]
  407e08:	str	x8, [x1, x11, lsl #3]
  407e0c:	ldr	x10, [x10, #8]
  407e10:	add	x8, x11, #0x1
  407e14:	mov	x11, x8
  407e18:	cbnz	x10, 407dfc <__fxstatat@plt+0x635c>
  407e1c:	ldr	x10, [x0, #8]
  407e20:	add	x9, x9, #0x10
  407e24:	cmp	x9, x10
  407e28:	mov	x11, x8
  407e2c:	b.cc	407dec <__fxstatat@plt+0x634c>  // b.lo, b.ul, b.last
  407e30:	b	407e48 <__fxstatat@plt+0x63a8>
  407e34:	mov	x8, x11
  407e38:	add	x9, x9, #0x10
  407e3c:	cmp	x9, x10
  407e40:	mov	x11, x8
  407e44:	b.cc	407dec <__fxstatat@plt+0x634c>  // b.lo, b.ul, b.last
  407e48:	mov	x0, x8
  407e4c:	ret
  407e50:	mov	x0, xzr
  407e54:	ret
  407e58:	mov	x0, x11
  407e5c:	ret
  407e60:	stp	x29, x30, [sp, #-64]!
  407e64:	stp	x24, x23, [sp, #16]
  407e68:	stp	x22, x21, [sp, #32]
  407e6c:	stp	x20, x19, [sp, #48]
  407e70:	ldp	x23, x8, [x0]
  407e74:	mov	x29, sp
  407e78:	cmp	x23, x8
  407e7c:	b.cs	407e94 <__fxstatat@plt+0x63f4>  // b.hs, b.nlast
  407e80:	mov	x19, x2
  407e84:	mov	x20, x0
  407e88:	mov	x21, x1
  407e8c:	mov	x22, xzr
  407e90:	b	407eac <__fxstatat@plt+0x640c>
  407e94:	mov	x22, xzr
  407e98:	b	407ee4 <__fxstatat@plt+0x6444>
  407e9c:	ldr	x8, [x20, #8]
  407ea0:	add	x23, x23, #0x10
  407ea4:	cmp	x23, x8
  407ea8:	b.cs	407ee4 <__fxstatat@plt+0x6444>  // b.hs, b.nlast
  407eac:	ldr	x0, [x23]
  407eb0:	cbz	x0, 407ea0 <__fxstatat@plt+0x6400>
  407eb4:	cbz	x23, 407ea0 <__fxstatat@plt+0x6400>
  407eb8:	mov	x1, x19
  407ebc:	blr	x21
  407ec0:	tbz	w0, #0, 407ee4 <__fxstatat@plt+0x6444>
  407ec4:	mov	x24, x23
  407ec8:	ldr	x24, [x24, #8]
  407ecc:	add	x22, x22, #0x1
  407ed0:	cbz	x24, 407e9c <__fxstatat@plt+0x63fc>
  407ed4:	ldr	x0, [x24]
  407ed8:	mov	x1, x19
  407edc:	blr	x21
  407ee0:	tbnz	w0, #0, 407ec8 <__fxstatat@plt+0x6428>
  407ee4:	mov	x0, x22
  407ee8:	ldp	x20, x19, [sp, #48]
  407eec:	ldp	x22, x21, [sp, #32]
  407ef0:	ldp	x24, x23, [sp, #16]
  407ef4:	ldp	x29, x30, [sp], #64
  407ef8:	ret
  407efc:	ldrb	w9, [x0]
  407f00:	cbz	w9, 407f30 <__fxstatat@plt+0x6490>
  407f04:	mov	x8, x0
  407f08:	mov	x0, xzr
  407f0c:	add	x8, x8, #0x1
  407f10:	lsl	x10, x0, #5
  407f14:	sub	x10, x10, x0
  407f18:	add	x10, x10, w9, uxtb
  407f1c:	ldrb	w9, [x8], #1
  407f20:	udiv	x11, x10, x1
  407f24:	msub	x0, x11, x1, x10
  407f28:	cbnz	w9, 407f10 <__fxstatat@plt+0x6470>
  407f2c:	ret
  407f30:	mov	x0, xzr
  407f34:	ret
  407f38:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  407f3c:	add	x8, x8, #0xf3c
  407f40:	ldr	w9, [x8, #16]
  407f44:	ldr	q0, [x8]
  407f48:	str	w9, [x0, #16]
  407f4c:	str	q0, [x0]
  407f50:	ret
  407f54:	stp	x29, x30, [sp, #-64]!
  407f58:	adrp	x8, 408000 <__fxstatat@plt+0x6560>
  407f5c:	add	x8, x8, #0x13c
  407f60:	cmp	x2, #0x0
  407f64:	adrp	x9, 408000 <__fxstatat@plt+0x6560>
  407f68:	stp	x24, x23, [sp, #16]
  407f6c:	stp	x22, x21, [sp, #32]
  407f70:	mov	x21, x0
  407f74:	add	x9, x9, #0x14c
  407f78:	csel	x23, x8, x2, eq  // eq = none
  407f7c:	cmp	x3, #0x0
  407f80:	mov	w0, #0x50                  	// #80
  407f84:	stp	x20, x19, [sp, #48]
  407f88:	mov	x29, sp
  407f8c:	mov	x19, x4
  407f90:	mov	x22, x1
  407f94:	csel	x24, x9, x3, eq  // eq = none
  407f98:	bl	4017a0 <malloc@plt>
  407f9c:	mov	x20, x0
  407fa0:	cbz	x0, 408124 <__fxstatat@plt+0x6684>
  407fa4:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  407fa8:	add	x9, x9, #0xf3c
  407fac:	cmp	x22, #0x0
  407fb0:	csel	x8, x9, x22, eq  // eq = none
  407fb4:	cmp	x8, x9
  407fb8:	str	x8, [x20, #40]
  407fbc:	b.eq	408040 <__fxstatat@plt+0x65a0>  // b.none
  407fc0:	ldr	s0, [x8, #8]
  407fc4:	mov	w9, #0xcccd                	// #52429
  407fc8:	movk	w9, #0x3dcc, lsl #16
  407fcc:	fmov	s1, w9
  407fd0:	fcmp	s0, s1
  407fd4:	b.le	408118 <__fxstatat@plt+0x6678>
  407fd8:	mov	w9, #0x6666                	// #26214
  407fdc:	movk	w9, #0x3f66, lsl #16
  407fe0:	fmov	s1, w9
  407fe4:	fcmp	s0, s1
  407fe8:	b.pl	408118 <__fxstatat@plt+0x6678>  // b.nfrst
  407fec:	ldr	s1, [x8, #12]
  407ff0:	mov	w9, #0xcccd                	// #52429
  407ff4:	movk	w9, #0x3f8c, lsl #16
  407ff8:	fmov	s2, w9
  407ffc:	fcmp	s1, s2
  408000:	b.le	408118 <__fxstatat@plt+0x6678>
  408004:	ldr	s1, [x8]
  408008:	fcmp	s1, #0.0
  40800c:	b.lt	408118 <__fxstatat@plt+0x6678>  // b.tstop
  408010:	mov	w9, #0xcccd                	// #52429
  408014:	movk	w9, #0x3dcc, lsl #16
  408018:	fmov	s2, w9
  40801c:	fadd	s1, s1, s2
  408020:	fcmp	s1, s0
  408024:	b.pl	408118 <__fxstatat@plt+0x6678>  // b.nfrst
  408028:	ldr	s0, [x8, #4]
  40802c:	fmov	s2, #1.000000000000000000e+00
  408030:	fcmp	s0, s2
  408034:	b.hi	408118 <__fxstatat@plt+0x6678>  // b.pmore
  408038:	fcmp	s1, s0
  40803c:	b.pl	408118 <__fxstatat@plt+0x6678>  // b.nfrst
  408040:	ldrb	w9, [x8, #16]
  408044:	cbnz	w9, 408068 <__fxstatat@plt+0x65c8>
  408048:	ldr	s0, [x8, #8]
  40804c:	ucvtf	s1, x21
  408050:	mov	w8, #0x5f800000            	// #1602224128
  408054:	fdiv	s0, s1, s0
  408058:	fmov	s1, w8
  40805c:	fcmp	s0, s1
  408060:	b.ge	408118 <__fxstatat@plt+0x6678>  // b.tcont
  408064:	fcvtzu	x21, s0
  408068:	cmp	x21, #0xa
  40806c:	mov	w8, #0xa                   	// #10
  408070:	csel	x8, x21, x8, hi  // hi = pmore
  408074:	orr	x21, x8, #0x1
  408078:	cmn	x21, #0x1
  40807c:	b.eq	408118 <__fxstatat@plt+0x6678>  // b.none
  408080:	cmp	x21, #0xa
  408084:	b.cc	4080bc <__fxstatat@plt+0x661c>  // b.lo, b.ul, b.last
  408088:	mov	w9, #0xc                   	// #12
  40808c:	mov	w10, #0x9                   	// #9
  408090:	mov	w8, #0x3                   	// #3
  408094:	udiv	x11, x21, x8
  408098:	msub	x11, x11, x8, x21
  40809c:	cbz	x11, 4080c0 <__fxstatat@plt+0x6620>
  4080a0:	add	x10, x10, x9
  4080a4:	add	x10, x10, #0x4
  4080a8:	add	x8, x8, #0x2
  4080ac:	cmp	x10, x21
  4080b0:	add	x9, x9, #0x8
  4080b4:	b.cc	408094 <__fxstatat@plt+0x65f4>  // b.lo, b.ul, b.last
  4080b8:	b	4080c0 <__fxstatat@plt+0x6620>
  4080bc:	mov	w8, #0x3                   	// #3
  4080c0:	udiv	x9, x21, x8
  4080c4:	msub	x8, x9, x8, x21
  4080c8:	cbnz	x8, 4080dc <__fxstatat@plt+0x663c>
  4080cc:	add	x21, x21, #0x2
  4080d0:	cmn	x21, #0x1
  4080d4:	b.ne	408080 <__fxstatat@plt+0x65e0>  // b.any
  4080d8:	b	408118 <__fxstatat@plt+0x6678>
  4080dc:	lsr	x8, x21, #60
  4080e0:	cbnz	x8, 408118 <__fxstatat@plt+0x6678>
  4080e4:	str	x21, [x20, #16]
  4080e8:	cbz	x21, 408118 <__fxstatat@plt+0x6678>
  4080ec:	mov	w1, #0x10                  	// #16
  4080f0:	mov	x0, x21
  4080f4:	bl	405144 <__fxstatat@plt+0x36a4>
  4080f8:	str	x0, [x20]
  4080fc:	cbz	x0, 408118 <__fxstatat@plt+0x6678>
  408100:	add	x8, x0, x21, lsl #4
  408104:	stp	xzr, xzr, [x20, #24]
  408108:	stp	x23, x24, [x20, #48]
  40810c:	str	x8, [x20, #8]
  408110:	stp	x19, xzr, [x20, #64]
  408114:	b	408124 <__fxstatat@plt+0x6684>
  408118:	mov	x0, x20
  40811c:	bl	401950 <free@plt>
  408120:	mov	x20, xzr
  408124:	mov	x0, x20
  408128:	ldp	x20, x19, [sp, #48]
  40812c:	ldp	x22, x21, [sp, #32]
  408130:	ldp	x24, x23, [sp, #16]
  408134:	ldp	x29, x30, [sp], #64
  408138:	ret
  40813c:	ror	x8, x0, #3
  408140:	udiv	x9, x8, x1
  408144:	msub	x0, x9, x1, x8
  408148:	ret
  40814c:	cmp	x0, x1
  408150:	cset	w0, eq  // eq = none
  408154:	ret
  408158:	stp	x29, x30, [sp, #-48]!
  40815c:	str	x21, [sp, #16]
  408160:	stp	x20, x19, [sp, #32]
  408164:	ldp	x20, x8, [x0]
  408168:	mov	x19, x0
  40816c:	mov	x29, sp
  408170:	b	408180 <__fxstatat@plt+0x66e0>
  408174:	stp	xzr, xzr, [x20]
  408178:	ldr	x8, [x19, #8]
  40817c:	add	x20, x20, #0x10
  408180:	cmp	x20, x8
  408184:	b.cs	4081ec <__fxstatat@plt+0x674c>  // b.hs, b.nlast
  408188:	ldr	x9, [x20]
  40818c:	cbz	x9, 40817c <__fxstatat@plt+0x66dc>
  408190:	ldr	x8, [x19, #64]
  408194:	ldr	x21, [x20, #8]
  408198:	cmp	x8, #0x0
  40819c:	cset	w9, ne  // ne = any
  4081a0:	cbnz	x21, 4081d8 <__fxstatat@plt+0x6738>
  4081a4:	cbz	w9, 408174 <__fxstatat@plt+0x66d4>
  4081a8:	ldr	x0, [x20]
  4081ac:	blr	x8
  4081b0:	b	408174 <__fxstatat@plt+0x66d4>
  4081b4:	str	xzr, [x21]
  4081b8:	ldr	x9, [x19, #72]
  4081bc:	ldr	x10, [x21, #8]
  4081c0:	cmp	x8, #0x0
  4081c4:	str	x9, [x21, #8]
  4081c8:	str	x21, [x19, #72]
  4081cc:	cset	w9, ne  // ne = any
  4081d0:	mov	x21, x10
  4081d4:	cbz	x10, 4081a4 <__fxstatat@plt+0x6704>
  4081d8:	tbz	w9, #0, 4081b4 <__fxstatat@plt+0x6714>
  4081dc:	ldr	x0, [x21]
  4081e0:	blr	x8
  4081e4:	ldr	x8, [x19, #64]
  4081e8:	b	4081b4 <__fxstatat@plt+0x6714>
  4081ec:	stp	xzr, xzr, [x19, #24]
  4081f0:	ldp	x20, x19, [sp, #32]
  4081f4:	ldr	x21, [sp, #16]
  4081f8:	ldp	x29, x30, [sp], #48
  4081fc:	ret
  408200:	stp	x29, x30, [sp, #-48]!
  408204:	stp	x20, x19, [sp, #32]
  408208:	ldr	x8, [x0, #64]
  40820c:	mov	x19, x0
  408210:	str	x21, [sp, #16]
  408214:	mov	x29, sp
  408218:	cbz	x8, 408270 <__fxstatat@plt+0x67d0>
  40821c:	ldr	x8, [x19, #32]
  408220:	cbz	x8, 408270 <__fxstatat@plt+0x67d0>
  408224:	ldp	x20, x8, [x19]
  408228:	b	408234 <__fxstatat@plt+0x6794>
  40822c:	ldr	x8, [x19, #8]
  408230:	add	x20, x20, #0x10
  408234:	cmp	x20, x8
  408238:	b.cs	408270 <__fxstatat@plt+0x67d0>  // b.hs, b.nlast
  40823c:	ldr	x0, [x20]
  408240:	cbz	x0, 408230 <__fxstatat@plt+0x6790>
  408244:	cbz	x20, 408230 <__fxstatat@plt+0x6790>
  408248:	ldr	x8, [x19, #64]
  40824c:	blr	x8
  408250:	ldr	x21, [x20, #8]
  408254:	cbz	x21, 40822c <__fxstatat@plt+0x678c>
  408258:	ldr	x0, [x21]
  40825c:	ldr	x8, [x19, #64]
  408260:	blr	x8
  408264:	ldr	x21, [x21, #8]
  408268:	cbnz	x21, 408258 <__fxstatat@plt+0x67b8>
  40826c:	b	40822c <__fxstatat@plt+0x678c>
  408270:	ldp	x20, x8, [x19]
  408274:	b	40827c <__fxstatat@plt+0x67dc>
  408278:	add	x20, x20, #0x10
  40827c:	cmp	x20, x8
  408280:	b.cs	4082a4 <__fxstatat@plt+0x6804>  // b.hs, b.nlast
  408284:	ldr	x0, [x20, #8]
  408288:	cbz	x0, 408278 <__fxstatat@plt+0x67d8>
  40828c:	ldr	x21, [x0, #8]
  408290:	bl	401950 <free@plt>
  408294:	mov	x0, x21
  408298:	cbnz	x21, 40828c <__fxstatat@plt+0x67ec>
  40829c:	ldr	x8, [x19, #8]
  4082a0:	b	408278 <__fxstatat@plt+0x67d8>
  4082a4:	ldr	x0, [x19, #72]
  4082a8:	cbz	x0, 4082bc <__fxstatat@plt+0x681c>
  4082ac:	ldr	x20, [x0, #8]
  4082b0:	bl	401950 <free@plt>
  4082b4:	mov	x0, x20
  4082b8:	cbnz	x20, 4082ac <__fxstatat@plt+0x680c>
  4082bc:	ldr	x0, [x19]
  4082c0:	bl	401950 <free@plt>
  4082c4:	mov	x0, x19
  4082c8:	ldp	x20, x19, [sp, #32]
  4082cc:	ldr	x21, [sp, #16]
  4082d0:	ldp	x29, x30, [sp], #48
  4082d4:	b	401950 <free@plt>
  4082d8:	sub	sp, sp, #0x90
  4082dc:	stp	x29, x30, [sp, #80]
  4082e0:	stp	x24, x23, [sp, #96]
  4082e4:	stp	x22, x21, [sp, #112]
  4082e8:	stp	x20, x19, [sp, #128]
  4082ec:	ldr	x8, [x0, #40]
  4082f0:	mov	x19, x0
  4082f4:	add	x29, sp, #0x50
  4082f8:	ldrb	w9, [x8, #16]
  4082fc:	cbnz	w9, 408320 <__fxstatat@plt+0x6880>
  408300:	ldr	s0, [x8, #8]
  408304:	ucvtf	s1, x1
  408308:	mov	w8, #0x5f800000            	// #1602224128
  40830c:	fdiv	s0, s1, s0
  408310:	fmov	s1, w8
  408314:	fcmp	s0, s1
  408318:	b.ge	4083a4 <__fxstatat@plt+0x6904>  // b.tcont
  40831c:	fcvtzu	x1, s0
  408320:	cmp	x1, #0xa
  408324:	mov	w8, #0xa                   	// #10
  408328:	csel	x8, x1, x8, hi  // hi = pmore
  40832c:	orr	x20, x8, #0x1
  408330:	cmn	x20, #0x1
  408334:	b.eq	4083a4 <__fxstatat@plt+0x6904>  // b.none
  408338:	cmp	x20, #0xa
  40833c:	b.cc	408374 <__fxstatat@plt+0x68d4>  // b.lo, b.ul, b.last
  408340:	mov	w9, #0xc                   	// #12
  408344:	mov	w10, #0x9                   	// #9
  408348:	mov	w8, #0x3                   	// #3
  40834c:	udiv	x11, x20, x8
  408350:	msub	x11, x11, x8, x20
  408354:	cbz	x11, 408378 <__fxstatat@plt+0x68d8>
  408358:	add	x10, x10, x9
  40835c:	add	x10, x10, #0x4
  408360:	add	x8, x8, #0x2
  408364:	cmp	x10, x20
  408368:	add	x9, x9, #0x8
  40836c:	b.cc	40834c <__fxstatat@plt+0x68ac>  // b.lo, b.ul, b.last
  408370:	b	408378 <__fxstatat@plt+0x68d8>
  408374:	mov	w8, #0x3                   	// #3
  408378:	udiv	x9, x20, x8
  40837c:	msub	x8, x9, x8, x20
  408380:	cbnz	x8, 408394 <__fxstatat@plt+0x68f4>
  408384:	add	x20, x20, #0x2
  408388:	cmn	x20, #0x1
  40838c:	b.ne	408338 <__fxstatat@plt+0x6898>  // b.any
  408390:	b	4083a4 <__fxstatat@plt+0x6904>
  408394:	sub	x8, x20, #0x1
  408398:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  40839c:	cmp	x8, x9
  4083a0:	b.ls	4083c0 <__fxstatat@plt+0x6920>  // b.plast
  4083a4:	mov	w0, wzr
  4083a8:	ldp	x20, x19, [sp, #128]
  4083ac:	ldp	x22, x21, [sp, #112]
  4083b0:	ldp	x24, x23, [sp, #96]
  4083b4:	ldp	x29, x30, [sp, #80]
  4083b8:	add	sp, sp, #0x90
  4083bc:	ret
  4083c0:	ldr	x8, [x19, #16]
  4083c4:	cmp	x20, x8
  4083c8:	b.ne	4083d4 <__fxstatat@plt+0x6934>  // b.any
  4083cc:	mov	w0, #0x1                   	// #1
  4083d0:	b	4083a8 <__fxstatat@plt+0x6908>
  4083d4:	mov	w1, #0x10                  	// #16
  4083d8:	mov	x0, x20
  4083dc:	bl	405144 <__fxstatat@plt+0x36a4>
  4083e0:	str	x0, [sp]
  4083e4:	cbz	x0, 4083a8 <__fxstatat@plt+0x6908>
  4083e8:	add	x8, x0, x20, lsl #4
  4083ec:	stp	x8, x20, [sp, #8]
  4083f0:	stp	xzr, xzr, [sp, #24]
  4083f4:	ldur	q0, [x19, #40]
  4083f8:	mov	x21, x19
  4083fc:	mov	x0, sp
  408400:	mov	x1, x19
  408404:	stur	q0, [sp, #40]
  408408:	ldur	q0, [x19, #56]
  40840c:	mov	w2, wzr
  408410:	stur	q0, [sp, #56]
  408414:	ldr	x8, [x21, #72]!
  408418:	str	x8, [sp, #72]
  40841c:	bl	40850c <__fxstatat@plt+0x6a6c>
  408420:	tbz	w0, #0, 40844c <__fxstatat@plt+0x69ac>
  408424:	ldr	x0, [x19]
  408428:	bl	401950 <free@plt>
  40842c:	ldr	q0, [sp]
  408430:	mov	w0, #0x1                   	// #1
  408434:	str	q0, [x19]
  408438:	ldr	q0, [sp, #16]
  40843c:	str	q0, [x19, #16]
  408440:	ldr	x8, [sp, #72]
  408444:	str	x8, [x19, #72]
  408448:	b	4083a8 <__fxstatat@plt+0x6908>
  40844c:	ldr	x8, [sp, #72]
  408450:	str	x8, [x21]
  408454:	ldp	x22, x23, [sp]
  408458:	b	408464 <__fxstatat@plt+0x69c4>
  40845c:	str	xzr, [x22, #8]
  408460:	add	x22, x22, #0x10
  408464:	cmp	x22, x23
  408468:	b.cs	4084e8 <__fxstatat@plt+0x6a48>  // b.hs, b.nlast
  40846c:	ldr	x8, [x22]
  408470:	cbz	x8, 408460 <__fxstatat@plt+0x69c0>
  408474:	ldr	x24, [x22, #8]
  408478:	cbz	x24, 40845c <__fxstatat@plt+0x69bc>
  40847c:	ldr	x1, [x19, #16]
  408480:	b	4084b0 <__fxstatat@plt+0x6a10>
  408484:	str	x20, [x9]
  408488:	ldr	x9, [x19, #24]
  40848c:	add	x9, x9, #0x1
  408490:	str	x9, [x19, #24]
  408494:	mov	x9, x21
  408498:	str	xzr, [x24]
  40849c:	ldr	x10, [x9]
  4084a0:	str	x10, [x24, #8]
  4084a4:	str	x24, [x9]
  4084a8:	mov	x24, x8
  4084ac:	cbz	x8, 40845c <__fxstatat@plt+0x69bc>
  4084b0:	ldr	x20, [x24]
  4084b4:	ldr	x8, [x19, #48]
  4084b8:	mov	x0, x20
  4084bc:	blr	x8
  4084c0:	ldr	x1, [x19, #16]
  4084c4:	cmp	x0, x1
  4084c8:	b.cs	408508 <__fxstatat@plt+0x6a68>  // b.hs, b.nlast
  4084cc:	ldr	x8, [x19]
  4084d0:	add	x9, x8, x0, lsl #4
  4084d4:	ldr	x10, [x9]
  4084d8:	ldr	x8, [x24, #8]
  4084dc:	cbz	x10, 408484 <__fxstatat@plt+0x69e4>
  4084e0:	add	x9, x9, #0x8
  4084e4:	b	40849c <__fxstatat@plt+0x69fc>
  4084e8:	mov	x1, sp
  4084ec:	mov	x0, x19
  4084f0:	mov	w2, wzr
  4084f4:	bl	40850c <__fxstatat@plt+0x6a6c>
  4084f8:	tbz	w0, #0, 408508 <__fxstatat@plt+0x6a68>
  4084fc:	ldr	x0, [sp]
  408500:	bl	401950 <free@plt>
  408504:	b	4083a4 <__fxstatat@plt+0x6904>
  408508:	bl	4018b0 <abort@plt>
  40850c:	stp	x29, x30, [sp, #-80]!
  408510:	str	x25, [sp, #16]
  408514:	stp	x24, x23, [sp, #32]
  408518:	stp	x22, x21, [sp, #48]
  40851c:	stp	x20, x19, [sp, #64]
  408520:	ldp	x23, x8, [x1]
  408524:	mov	x29, sp
  408528:	cmp	x23, x8
  40852c:	b.cs	4086ec <__fxstatat@plt+0x6c4c>  // b.hs, b.nlast
  408530:	mov	x19, x1
  408534:	mov	x20, x0
  408538:	add	x24, x0, #0x48
  40853c:	tbz	w2, #0, 408604 <__fxstatat@plt+0x6b64>
  408540:	b	408558 <__fxstatat@plt+0x6ab8>
  408544:	ldr	x8, [x19, #8]
  408548:	str	xzr, [x23, #8]
  40854c:	add	x23, x23, #0x10
  408550:	cmp	x23, x8
  408554:	b.cs	4086ec <__fxstatat@plt+0x6c4c>  // b.hs, b.nlast
  408558:	ldr	x9, [x23]
  40855c:	cbz	x9, 40854c <__fxstatat@plt+0x6aac>
  408560:	ldr	x22, [x23, #8]
  408564:	cbz	x22, 408548 <__fxstatat@plt+0x6aa8>
  408568:	ldr	x1, [x20, #16]
  40856c:	b	40859c <__fxstatat@plt+0x6afc>
  408570:	str	x21, [x9]
  408574:	ldr	x9, [x20, #24]
  408578:	add	x9, x9, #0x1
  40857c:	str	x9, [x20, #24]
  408580:	mov	x9, x24
  408584:	str	xzr, [x22]
  408588:	ldr	x10, [x9]
  40858c:	str	x10, [x22, #8]
  408590:	str	x22, [x9]
  408594:	mov	x22, x8
  408598:	cbz	x8, 408544 <__fxstatat@plt+0x6aa4>
  40859c:	ldr	x21, [x22]
  4085a0:	ldr	x8, [x20, #48]
  4085a4:	mov	x0, x21
  4085a8:	blr	x8
  4085ac:	ldr	x1, [x20, #16]
  4085b0:	cmp	x0, x1
  4085b4:	b.cs	408708 <__fxstatat@plt+0x6c68>  // b.hs, b.nlast
  4085b8:	ldr	x8, [x20]
  4085bc:	add	x9, x8, x0, lsl #4
  4085c0:	ldr	x10, [x9]
  4085c4:	ldr	x8, [x22, #8]
  4085c8:	cbz	x10, 408570 <__fxstatat@plt+0x6ad0>
  4085cc:	add	x9, x9, #0x8
  4085d0:	b	408588 <__fxstatat@plt+0x6ae8>
  4085d4:	str	x21, [x8]
  4085d8:	ldr	x8, [x20, #24]
  4085dc:	add	x8, x8, #0x1
  4085e0:	str	x8, [x20, #24]
  4085e4:	str	xzr, [x23]
  4085e8:	ldr	x9, [x19, #24]
  4085ec:	ldr	x8, [x19, #8]
  4085f0:	sub	x9, x9, #0x1
  4085f4:	str	x9, [x19, #24]
  4085f8:	add	x23, x23, #0x10
  4085fc:	cmp	x23, x8
  408600:	b.cs	4086ec <__fxstatat@plt+0x6c4c>  // b.hs, b.nlast
  408604:	ldr	x21, [x23]
  408608:	cbz	x21, 4085f8 <__fxstatat@plt+0x6b58>
  40860c:	ldr	x22, [x23, #8]
  408610:	ldr	x1, [x20, #16]
  408614:	cbnz	x22, 408634 <__fxstatat@plt+0x6b94>
  408618:	b	408684 <__fxstatat@plt+0x6be4>
  40861c:	add	x9, x9, #0x8
  408620:	ldr	x10, [x9]
  408624:	str	x10, [x22, #8]
  408628:	str	x22, [x9]
  40862c:	mov	x22, x8
  408630:	cbz	x8, 408680 <__fxstatat@plt+0x6be0>
  408634:	ldr	x21, [x22]
  408638:	ldr	x8, [x20, #48]
  40863c:	mov	x0, x21
  408640:	blr	x8
  408644:	ldr	x1, [x20, #16]
  408648:	cmp	x0, x1
  40864c:	b.cs	408708 <__fxstatat@plt+0x6c68>  // b.hs, b.nlast
  408650:	ldr	x8, [x20]
  408654:	add	x9, x8, x0, lsl #4
  408658:	ldr	x10, [x9]
  40865c:	ldr	x8, [x22, #8]
  408660:	cbnz	x10, 40861c <__fxstatat@plt+0x6b7c>
  408664:	str	x21, [x9]
  408668:	ldr	x9, [x20, #24]
  40866c:	add	x9, x9, #0x1
  408670:	str	x9, [x20, #24]
  408674:	mov	x9, x24
  408678:	str	xzr, [x22]
  40867c:	b	408620 <__fxstatat@plt+0x6b80>
  408680:	ldr	x21, [x23]
  408684:	str	xzr, [x23, #8]
  408688:	ldr	x8, [x20, #48]
  40868c:	mov	x0, x21
  408690:	blr	x8
  408694:	ldr	x8, [x20, #16]
  408698:	cmp	x0, x8
  40869c:	b.cs	408708 <__fxstatat@plt+0x6c68>  // b.hs, b.nlast
  4086a0:	ldr	x25, [x20]
  4086a4:	mov	x22, x0
  4086a8:	add	x8, x25, x0, lsl #4
  4086ac:	ldr	x9, [x8]
  4086b0:	cbz	x9, 4085d4 <__fxstatat@plt+0x6b34>
  4086b4:	ldr	x0, [x24]
  4086b8:	cbz	x0, 4086c8 <__fxstatat@plt+0x6c28>
  4086bc:	ldr	x8, [x0, #8]
  4086c0:	str	x8, [x24]
  4086c4:	b	4086d4 <__fxstatat@plt+0x6c34>
  4086c8:	mov	w0, #0x10                  	// #16
  4086cc:	bl	4017a0 <malloc@plt>
  4086d0:	cbz	x0, 4086f0 <__fxstatat@plt+0x6c50>
  4086d4:	str	x21, [x0]
  4086d8:	add	x8, x25, x22, lsl #4
  4086dc:	ldr	x9, [x8, #8]
  4086e0:	str	x9, [x0, #8]
  4086e4:	str	x0, [x8, #8]
  4086e8:	b	4085e4 <__fxstatat@plt+0x6b44>
  4086ec:	mov	w0, #0x1                   	// #1
  4086f0:	ldp	x20, x19, [sp, #64]
  4086f4:	ldp	x22, x21, [sp, #48]
  4086f8:	ldp	x24, x23, [sp, #32]
  4086fc:	ldr	x25, [sp, #16]
  408700:	ldp	x29, x30, [sp], #80
  408704:	ret
  408708:	bl	4018b0 <abort@plt>
  40870c:	stp	x29, x30, [sp, #-80]!
  408710:	str	x25, [sp, #16]
  408714:	stp	x24, x23, [sp, #32]
  408718:	stp	x22, x21, [sp, #48]
  40871c:	stp	x20, x19, [sp, #64]
  408720:	mov	x29, sp
  408724:	cbz	x1, 4089f0 <__fxstatat@plt+0x6f50>
  408728:	mov	x20, x1
  40872c:	ldr	x8, [x0, #48]
  408730:	ldr	x1, [x0, #16]
  408734:	mov	x19, x0
  408738:	mov	x0, x20
  40873c:	mov	x21, x2
  408740:	blr	x8
  408744:	ldr	x8, [x19, #16]
  408748:	cmp	x0, x8
  40874c:	b.cs	4089f0 <__fxstatat@plt+0x6f50>  // b.hs, b.nlast
  408750:	ldr	x25, [x19]
  408754:	mov	x22, x0
  408758:	add	x23, x25, x0, lsl #4
  40875c:	ldr	x1, [x23]
  408760:	cbz	x1, 408788 <__fxstatat@plt+0x6ce8>
  408764:	cmp	x1, x20
  408768:	b.eq	4088fc <__fxstatat@plt+0x6e5c>  // b.none
  40876c:	ldr	x8, [x19, #56]
  408770:	mov	x0, x20
  408774:	blr	x8
  408778:	mov	x24, x23
  40877c:	tbz	w0, #0, 408910 <__fxstatat@plt+0x6e70>
  408780:	ldr	x8, [x24]
  408784:	cbnz	x8, 408900 <__fxstatat@plt+0x6e60>
  408788:	ldr	x8, [x19, #40]
  40878c:	ldp	x10, x9, [x19, #16]
  408790:	ldr	s1, [x8, #8]
  408794:	ucvtf	s0, x10
  408798:	ucvtf	s2, x9
  40879c:	fmul	s3, s1, s0
  4087a0:	fcmp	s3, s2
  4087a4:	b.pl	4088e0 <__fxstatat@plt+0x6e40>  // b.nfrst
  4087a8:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  4087ac:	add	x9, x9, #0xf3c
  4087b0:	cmp	x8, x9
  4087b4:	b.eq	408844 <__fxstatat@plt+0x6da4>  // b.none
  4087b8:	mov	w10, #0xcccd                	// #52429
  4087bc:	movk	w10, #0x3dcc, lsl #16
  4087c0:	fmov	s3, w10
  4087c4:	fcmp	s1, s3
  4087c8:	b.le	408834 <__fxstatat@plt+0x6d94>
  4087cc:	mov	w10, #0x6666                	// #26214
  4087d0:	movk	w10, #0x3f66, lsl #16
  4087d4:	fmov	s3, w10
  4087d8:	fcmp	s1, s3
  4087dc:	b.pl	408834 <__fxstatat@plt+0x6d94>  // b.nfrst
  4087e0:	ldr	s3, [x8, #12]
  4087e4:	mov	w10, #0xcccd                	// #52429
  4087e8:	movk	w10, #0x3f8c, lsl #16
  4087ec:	fmov	s4, w10
  4087f0:	fcmp	s3, s4
  4087f4:	b.le	408834 <__fxstatat@plt+0x6d94>
  4087f8:	ldr	s3, [x8]
  4087fc:	fcmp	s3, #0.0
  408800:	b.lt	408834 <__fxstatat@plt+0x6d94>  // b.tstop
  408804:	mov	w10, #0xcccd                	// #52429
  408808:	movk	w10, #0x3dcc, lsl #16
  40880c:	fmov	s4, w10
  408810:	fadd	s3, s3, s4
  408814:	fcmp	s3, s1
  408818:	b.pl	408834 <__fxstatat@plt+0x6d94>  // b.nfrst
  40881c:	ldr	s4, [x8, #4]
  408820:	fmov	s5, #1.000000000000000000e+00
  408824:	fcmp	s4, s5
  408828:	b.hi	408834 <__fxstatat@plt+0x6d94>  // b.pmore
  40882c:	fcmp	s3, s4
  408830:	b.mi	408848 <__fxstatat@plt+0x6da8>  // b.first
  408834:	mov	w8, #0xcccd                	// #52429
  408838:	movk	w8, #0x3f4c, lsl #16
  40883c:	fmov	s1, w8
  408840:	str	x9, [x19, #40]
  408844:	mov	x8, x9
  408848:	fmul	s3, s1, s0
  40884c:	fcmp	s3, s2
  408850:	b.pl	4088e0 <__fxstatat@plt+0x6e40>  // b.nfrst
  408854:	ldr	s2, [x8, #12]
  408858:	ldrb	w8, [x8, #16]
  40885c:	fmul	s0, s2, s0
  408860:	cmp	w8, #0x0
  408864:	fmul	s1, s1, s0
  408868:	mov	w8, #0x5f800000            	// #1602224128
  40886c:	fcsel	s0, s1, s0, eq  // eq = none
  408870:	fmov	s1, w8
  408874:	fcmp	s0, s1
  408878:	b.ge	40898c <__fxstatat@plt+0x6eec>  // b.tcont
  40887c:	fcvtzu	x1, s0
  408880:	mov	x0, x19
  408884:	bl	4082d8 <__fxstatat@plt+0x6838>
  408888:	tbz	w0, #0, 40898c <__fxstatat@plt+0x6eec>
  40888c:	ldr	x8, [x19, #48]
  408890:	ldr	x1, [x19, #16]
  408894:	mov	x0, x20
  408898:	blr	x8
  40889c:	ldr	x8, [x19, #16]
  4088a0:	cmp	x0, x8
  4088a4:	b.cs	4089f0 <__fxstatat@plt+0x6f50>  // b.hs, b.nlast
  4088a8:	ldr	x22, [x19]
  4088ac:	mov	x21, x0
  4088b0:	add	x23, x22, x0, lsl #4
  4088b4:	ldr	x1, [x23]
  4088b8:	cbz	x1, 4088e0 <__fxstatat@plt+0x6e40>
  4088bc:	cmp	x1, x20
  4088c0:	mov	x8, x20
  4088c4:	b.eq	4088dc <__fxstatat@plt+0x6e3c>  // b.none
  4088c8:	ldr	x8, [x19, #56]
  4088cc:	mov	x0, x20
  4088d0:	blr	x8
  4088d4:	tbz	w0, #0, 4089b4 <__fxstatat@plt+0x6f14>
  4088d8:	ldr	x8, [x23]
  4088dc:	cbnz	x8, 4089f0 <__fxstatat@plt+0x6f50>
  4088e0:	ldr	x8, [x23]
  4088e4:	cbz	x8, 408940 <__fxstatat@plt+0x6ea0>
  4088e8:	ldr	x0, [x19, #72]
  4088ec:	cbz	x0, 40895c <__fxstatat@plt+0x6ebc>
  4088f0:	ldr	x8, [x0, #8]
  4088f4:	str	x8, [x19, #72]
  4088f8:	b	408968 <__fxstatat@plt+0x6ec8>
  4088fc:	mov	x8, x20
  408900:	mov	w0, wzr
  408904:	cbz	x21, 408990 <__fxstatat@plt+0x6ef0>
  408908:	str	x8, [x21]
  40890c:	b	408990 <__fxstatat@plt+0x6ef0>
  408910:	add	x24, x25, x22, lsl #4
  408914:	ldr	x8, [x24, #8]!
  408918:	cbz	x8, 408788 <__fxstatat@plt+0x6ce8>
  40891c:	ldr	x1, [x8]
  408920:	cmp	x1, x20
  408924:	b.eq	4089a8 <__fxstatat@plt+0x6f08>  // b.none
  408928:	ldr	x8, [x19, #56]
  40892c:	mov	x0, x20
  408930:	blr	x8
  408934:	ldr	x24, [x24]
  408938:	tbz	w0, #0, 408914 <__fxstatat@plt+0x6e74>
  40893c:	b	408780 <__fxstatat@plt+0x6ce0>
  408940:	str	x20, [x23]
  408944:	ldur	q0, [x19, #24]
  408948:	mov	w0, #0x1                   	// #1
  40894c:	dup	v1.2d, x0
  408950:	add	v0.2d, v0.2d, v1.2d
  408954:	stur	q0, [x19, #24]
  408958:	b	408990 <__fxstatat@plt+0x6ef0>
  40895c:	mov	w0, #0x10                  	// #16
  408960:	bl	4017a0 <malloc@plt>
  408964:	cbz	x0, 40898c <__fxstatat@plt+0x6eec>
  408968:	str	x20, [x0]
  40896c:	ldr	x8, [x23, #8]
  408970:	str	x8, [x0, #8]
  408974:	str	x0, [x23, #8]
  408978:	ldr	x8, [x19, #32]
  40897c:	mov	w0, #0x1                   	// #1
  408980:	add	x8, x8, #0x1
  408984:	str	x8, [x19, #32]
  408988:	b	408990 <__fxstatat@plt+0x6ef0>
  40898c:	mov	w0, #0xffffffff            	// #-1
  408990:	ldp	x20, x19, [sp, #64]
  408994:	ldp	x22, x21, [sp, #48]
  408998:	ldp	x24, x23, [sp, #32]
  40899c:	ldr	x25, [sp, #16]
  4089a0:	ldp	x29, x30, [sp], #80
  4089a4:	ret
  4089a8:	mov	x8, x20
  4089ac:	cbnz	x8, 408900 <__fxstatat@plt+0x6e60>
  4089b0:	b	408788 <__fxstatat@plt+0x6ce8>
  4089b4:	add	x21, x22, x21, lsl #4
  4089b8:	ldr	x8, [x21, #8]!
  4089bc:	cbz	x8, 4088e0 <__fxstatat@plt+0x6e40>
  4089c0:	ldr	x1, [x8]
  4089c4:	cmp	x1, x20
  4089c8:	b.eq	4089e8 <__fxstatat@plt+0x6f48>  // b.none
  4089cc:	ldr	x8, [x19, #56]
  4089d0:	mov	x0, x20
  4089d4:	blr	x8
  4089d8:	ldr	x21, [x21]
  4089dc:	tbz	w0, #0, 4089b8 <__fxstatat@plt+0x6f18>
  4089e0:	ldr	x8, [x21]
  4089e4:	b	4088dc <__fxstatat@plt+0x6e3c>
  4089e8:	mov	x8, x20
  4089ec:	b	4088dc <__fxstatat@plt+0x6e3c>
  4089f0:	bl	4018b0 <abort@plt>
  4089f4:	stp	x29, x30, [sp, #-32]!
  4089f8:	mov	x29, sp
  4089fc:	add	x2, x29, #0x18
  408a00:	str	x19, [sp, #16]
  408a04:	mov	x19, x1
  408a08:	bl	40870c <__fxstatat@plt+0x6c6c>
  408a0c:	ldr	x8, [x29, #24]
  408a10:	cmp	w0, #0x0
  408a14:	csel	x8, x8, x19, eq  // eq = none
  408a18:	ldr	x19, [sp, #16]
  408a1c:	cmn	w0, #0x1
  408a20:	csel	x0, xzr, x8, eq  // eq = none
  408a24:	ldp	x29, x30, [sp], #32
  408a28:	ret
  408a2c:	stp	x29, x30, [sp, #-64]!
  408a30:	stp	x22, x21, [sp, #32]
  408a34:	stp	x20, x19, [sp, #48]
  408a38:	ldr	x8, [x0, #16]
  408a3c:	ldr	x9, [x0, #48]
  408a40:	mov	x20, x0
  408a44:	mov	x19, x1
  408a48:	mov	x0, x1
  408a4c:	mov	x1, x8
  408a50:	str	x23, [sp, #16]
  408a54:	mov	x29, sp
  408a58:	blr	x9
  408a5c:	ldr	x8, [x20, #16]
  408a60:	cmp	x0, x8
  408a64:	b.cs	408c60 <__fxstatat@plt+0x71c0>  // b.hs, b.nlast
  408a68:	ldr	x23, [x20]
  408a6c:	mov	x21, x0
  408a70:	add	x22, x23, x0, lsl #4
  408a74:	ldr	x1, [x22]
  408a78:	cbz	x1, 408ae8 <__fxstatat@plt+0x7048>
  408a7c:	cmp	x1, x19
  408a80:	b.eq	408a98 <__fxstatat@plt+0x6ff8>  // b.none
  408a84:	ldr	x8, [x20, #56]
  408a88:	mov	x0, x19
  408a8c:	blr	x8
  408a90:	tbz	w0, #0, 408ab0 <__fxstatat@plt+0x7010>
  408a94:	ldr	x19, [x22]
  408a98:	add	x8, x23, x21, lsl #4
  408a9c:	ldr	x8, [x8, #8]
  408aa0:	cbz	x8, 408af0 <__fxstatat@plt+0x7050>
  408aa4:	ldr	q0, [x8]
  408aa8:	str	q0, [x22]
  408aac:	b	408b10 <__fxstatat@plt+0x7070>
  408ab0:	add	x21, x23, x21, lsl #4
  408ab4:	ldr	x9, [x21, #8]!
  408ab8:	cbz	x9, 408ae8 <__fxstatat@plt+0x7048>
  408abc:	ldr	x1, [x9]
  408ac0:	cmp	x1, x19
  408ac4:	b.eq	408afc <__fxstatat@plt+0x705c>  // b.none
  408ac8:	ldr	x8, [x20, #56]
  408acc:	mov	x0, x19
  408ad0:	blr	x8
  408ad4:	ldr	x8, [x21]
  408ad8:	tbnz	w0, #0, 408b04 <__fxstatat@plt+0x7064>
  408adc:	ldr	x9, [x8, #8]!
  408ae0:	mov	x21, x8
  408ae4:	cbnz	x9, 408abc <__fxstatat@plt+0x701c>
  408ae8:	mov	x19, xzr
  408aec:	b	408c48 <__fxstatat@plt+0x71a8>
  408af0:	str	xzr, [x22]
  408af4:	cbnz	x19, 408b24 <__fxstatat@plt+0x7084>
  408af8:	b	408c48 <__fxstatat@plt+0x71a8>
  408afc:	mov	x8, x9
  408b00:	b	408b08 <__fxstatat@plt+0x7068>
  408b04:	ldr	x19, [x8]
  408b08:	ldr	x9, [x8, #8]
  408b0c:	str	x9, [x21]
  408b10:	str	xzr, [x8]
  408b14:	ldr	x9, [x20, #72]
  408b18:	str	x9, [x8, #8]
  408b1c:	str	x8, [x20, #72]
  408b20:	cbz	x19, 408c48 <__fxstatat@plt+0x71a8>
  408b24:	ldr	x8, [x20, #32]
  408b28:	sub	x8, x8, #0x1
  408b2c:	str	x8, [x20, #32]
  408b30:	ldr	x8, [x22]
  408b34:	cbnz	x8, 408c48 <__fxstatat@plt+0x71a8>
  408b38:	ldp	x10, x9, [x20, #16]
  408b3c:	ldr	x8, [x20, #40]
  408b40:	sub	x9, x9, #0x1
  408b44:	str	x9, [x20, #24]
  408b48:	ldr	s2, [x8]
  408b4c:	ucvtf	s0, x10
  408b50:	ucvtf	s1, x9
  408b54:	fmul	s3, s2, s0
  408b58:	fcmp	s3, s1
  408b5c:	b.le	408c48 <__fxstatat@plt+0x71a8>
  408b60:	adrp	x9, 40a000 <__fxstatat@plt+0x8560>
  408b64:	add	x9, x9, #0xf3c
  408b68:	cmp	x8, x9
  408b6c:	b.eq	408bf4 <__fxstatat@plt+0x7154>  // b.none
  408b70:	ldr	s3, [x8, #8]
  408b74:	mov	w10, #0xcccd                	// #52429
  408b78:	movk	w10, #0x3dcc, lsl #16
  408b7c:	fmov	s4, w10
  408b80:	fcmp	s3, s4
  408b84:	b.le	408bec <__fxstatat@plt+0x714c>
  408b88:	mov	w10, #0x6666                	// #26214
  408b8c:	movk	w10, #0x3f66, lsl #16
  408b90:	fmov	s4, w10
  408b94:	fcmp	s3, s4
  408b98:	b.pl	408bec <__fxstatat@plt+0x714c>  // b.nfrst
  408b9c:	fcmp	s2, #0.0
  408ba0:	b.lt	408bec <__fxstatat@plt+0x714c>  // b.tstop
  408ba4:	ldr	s4, [x8, #12]
  408ba8:	mov	w10, #0xcccd                	// #52429
  408bac:	movk	w10, #0x3f8c, lsl #16
  408bb0:	fmov	s5, w10
  408bb4:	fcmp	s4, s5
  408bb8:	b.le	408bec <__fxstatat@plt+0x714c>
  408bbc:	mov	w10, #0xcccd                	// #52429
  408bc0:	movk	w10, #0x3dcc, lsl #16
  408bc4:	fmov	s4, w10
  408bc8:	fadd	s4, s2, s4
  408bcc:	fcmp	s4, s3
  408bd0:	b.pl	408bec <__fxstatat@plt+0x714c>  // b.nfrst
  408bd4:	ldr	s3, [x8, #4]
  408bd8:	fmov	s5, #1.000000000000000000e+00
  408bdc:	fcmp	s3, s5
  408be0:	b.hi	408bec <__fxstatat@plt+0x714c>  // b.pmore
  408be4:	fcmp	s4, s3
  408be8:	b.mi	408bf8 <__fxstatat@plt+0x7158>  // b.first
  408bec:	fmov	s2, wzr
  408bf0:	str	x9, [x20, #40]
  408bf4:	mov	x8, x9
  408bf8:	fmul	s2, s2, s0
  408bfc:	fcmp	s2, s1
  408c00:	b.le	408c48 <__fxstatat@plt+0x71a8>
  408c04:	ldr	s1, [x8, #4]
  408c08:	ldrb	w9, [x8, #16]
  408c0c:	fmul	s0, s1, s0
  408c10:	cbnz	w9, 408c1c <__fxstatat@plt+0x717c>
  408c14:	ldr	s1, [x8, #8]
  408c18:	fmul	s0, s0, s1
  408c1c:	fcvtzu	x1, s0
  408c20:	mov	x0, x20
  408c24:	bl	4082d8 <__fxstatat@plt+0x6838>
  408c28:	tbnz	w0, #0, 408c48 <__fxstatat@plt+0x71a8>
  408c2c:	ldr	x0, [x20, #72]
  408c30:	cbz	x0, 408c44 <__fxstatat@plt+0x71a4>
  408c34:	ldr	x21, [x0, #8]
  408c38:	bl	401950 <free@plt>
  408c3c:	mov	x0, x21
  408c40:	cbnz	x21, 408c34 <__fxstatat@plt+0x7194>
  408c44:	str	xzr, [x20, #72]
  408c48:	mov	x0, x19
  408c4c:	ldp	x20, x19, [sp, #48]
  408c50:	ldp	x22, x21, [sp, #32]
  408c54:	ldr	x23, [sp, #16]
  408c58:	ldp	x29, x30, [sp], #64
  408c5c:	ret
  408c60:	bl	4018b0 <abort@plt>
  408c64:	mov	w8, #0x1                   	// #1
  408c68:	dup	v0.4s, w1
  408c6c:	stp	wzr, wzr, [x0, #20]
  408c70:	strb	w8, [x0, #28]
  408c74:	str	q0, [x0]
  408c78:	str	w1, [x0, #16]
  408c7c:	ret
  408c80:	ldrb	w0, [x0, #28]
  408c84:	ret
  408c88:	ldrb	w8, [x0, #28]
  408c8c:	ldr	w10, [x0, #20]
  408c90:	eor	w9, w8, #0x1
  408c94:	add	w10, w10, w9
  408c98:	and	w11, w10, #0x3
  408c9c:	lsl	x12, x11, #2
  408ca0:	ldr	w8, [x0, x12]
  408ca4:	str	w1, [x0, x12]
  408ca8:	ldr	w12, [x0, #24]
  408cac:	str	w11, [x0, #20]
  408cb0:	cmp	w11, w12
  408cb4:	b.ne	408cc4 <__fxstatat@plt+0x7224>  // b.any
  408cb8:	add	w9, w10, w9
  408cbc:	and	w9, w9, #0x3
  408cc0:	str	w9, [x0, #24]
  408cc4:	strb	wzr, [x0, #28]
  408cc8:	mov	w0, w8
  408ccc:	ret
  408cd0:	stp	x29, x30, [sp, #-16]!
  408cd4:	ldrb	w8, [x0, #28]
  408cd8:	mov	x29, sp
  408cdc:	cbnz	w8, 408d28 <__fxstatat@plt+0x7288>
  408ce0:	ldp	w9, w8, [x0, #16]
  408ce4:	lsl	x10, x8, #2
  408ce8:	ldr	w8, [x0, x10]
  408cec:	str	w9, [x0, x10]
  408cf0:	ldp	w9, w10, [x0, #20]
  408cf4:	cmp	w9, w10
  408cf8:	b.ne	408d10 <__fxstatat@plt+0x7270>  // b.any
  408cfc:	mov	w9, #0x1                   	// #1
  408d00:	strb	w9, [x0, #28]
  408d04:	mov	w0, w8
  408d08:	ldp	x29, x30, [sp], #16
  408d0c:	ret
  408d10:	sub	w9, w9, #0x1
  408d14:	and	w9, w9, #0x3
  408d18:	str	w9, [x0, #20]
  408d1c:	mov	w0, w8
  408d20:	ldp	x29, x30, [sp], #16
  408d24:	ret
  408d28:	bl	4018b0 <abort@plt>
  408d2c:	stp	x29, x30, [sp, #-16]!
  408d30:	mov	w0, #0xe                   	// #14
  408d34:	mov	x29, sp
  408d38:	bl	401790 <nl_langinfo@plt>
  408d3c:	adrp	x8, 40a000 <__fxstatat@plt+0x8560>
  408d40:	add	x8, x8, #0x347
  408d44:	cmp	x0, #0x0
  408d48:	csel	x8, x8, x0, eq  // eq = none
  408d4c:	ldrb	w9, [x8]
  408d50:	adrp	x10, 40a000 <__fxstatat@plt+0x8560>
  408d54:	add	x10, x10, #0xf50
  408d58:	cmp	w9, #0x0
  408d5c:	csel	x0, x10, x8, eq  // eq = none
  408d60:	ldp	x29, x30, [sp], #16
  408d64:	ret
  408d68:	stp	x29, x30, [sp, #-32]!
  408d6c:	stp	x20, x19, [sp, #16]
  408d70:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  408d74:	ldr	w19, [x8, #552]
  408d78:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408d7c:	mov	w20, w0
  408d80:	add	x1, x1, #0xf56
  408d84:	mov	w2, #0x5                   	// #5
  408d88:	mov	x0, xzr
  408d8c:	mov	x29, sp
  408d90:	bl	401a10 <dcgettext@plt>
  408d94:	mov	x2, x0
  408d98:	mov	w0, w19
  408d9c:	mov	w1, w20
  408da0:	bl	401710 <error@plt>
  408da4:	bl	4018b0 <abort@plt>
  408da8:	stp	x29, x30, [sp, #-32]!
  408dac:	stp	x20, x19, [sp, #16]
  408db0:	adrp	x8, 41c000 <__fxstatat@plt+0x1a560>
  408db4:	ldr	w19, [x8, #552]
  408db8:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  408dbc:	mov	w20, w0
  408dc0:	add	x1, x1, #0xf81
  408dc4:	mov	w2, #0x5                   	// #5
  408dc8:	mov	x0, xzr
  408dcc:	mov	x29, sp
  408dd0:	bl	401a10 <dcgettext@plt>
  408dd4:	mov	x2, x0
  408dd8:	mov	w0, w19
  408ddc:	mov	w1, w20
  408de0:	bl	401710 <error@plt>
  408de4:	bl	4018b0 <abort@plt>
  408de8:	sub	sp, sp, #0xe0
  408dec:	stp	x29, x30, [sp, #208]
  408df0:	add	x29, sp, #0xd0
  408df4:	stp	x3, x4, [x29, #-72]
  408df8:	stp	x5, x6, [x29, #-56]
  408dfc:	stur	x7, [x29, #-40]
  408e00:	stp	q1, q2, [sp, #16]
  408e04:	stp	q3, q4, [sp, #48]
  408e08:	str	q0, [sp]
  408e0c:	stp	q5, q6, [sp, #80]
  408e10:	str	q7, [sp, #112]
  408e14:	tbnz	w2, #6, 408e20 <__fxstatat@plt+0x7380>
  408e18:	mov	w3, wzr
  408e1c:	b	408e78 <__fxstatat@plt+0x73d8>
  408e20:	mov	x9, #0xffffffffffffffd8    	// #-40
  408e24:	mov	x11, sp
  408e28:	sub	x12, x29, #0x48
  408e2c:	movk	x9, #0xff80, lsl #32
  408e30:	add	x10, x29, #0x10
  408e34:	mov	x8, #0xffffffffffffffd8    	// #-40
  408e38:	add	x11, x11, #0x80
  408e3c:	add	x12, x12, #0x28
  408e40:	stp	x11, x9, [x29, #-16]
  408e44:	stp	x10, x12, [x29, #-32]
  408e48:	tbz	w8, #31, 408e68 <__fxstatat@plt+0x73c8>
  408e4c:	add	w9, w8, #0x8
  408e50:	cmn	w8, #0x8
  408e54:	stur	w9, [x29, #-8]
  408e58:	b.gt	408e68 <__fxstatat@plt+0x73c8>
  408e5c:	ldur	x9, [x29, #-24]
  408e60:	add	x8, x9, x8
  408e64:	b	408e74 <__fxstatat@plt+0x73d4>
  408e68:	ldur	x8, [x29, #-32]
  408e6c:	add	x9, x8, #0x8
  408e70:	stur	x9, [x29, #-32]
  408e74:	ldr	w3, [x8]
  408e78:	bl	401a50 <openat@plt>
  408e7c:	bl	408fb8 <__fxstatat@plt+0x7518>
  408e80:	ldp	x29, x30, [sp, #208]
  408e84:	add	sp, sp, #0xe0
  408e88:	ret
  408e8c:	stp	x29, x30, [sp, #-48]!
  408e90:	mov	w8, #0x4900                	// #18688
  408e94:	movk	w8, #0x8, lsl #16
  408e98:	orr	w2, w2, w8
  408e9c:	str	x21, [sp, #16]
  408ea0:	stp	x20, x19, [sp, #32]
  408ea4:	mov	x29, sp
  408ea8:	mov	x19, x3
  408eac:	bl	408de8 <__fxstatat@plt+0x7348>
  408eb0:	tbnz	w0, #31, 408ed4 <__fxstatat@plt+0x7434>
  408eb4:	mov	w20, w0
  408eb8:	bl	4018a0 <fdopendir@plt>
  408ebc:	cbz	x0, 408ee8 <__fxstatat@plt+0x7448>
  408ec0:	str	w20, [x19]
  408ec4:	ldp	x20, x19, [sp, #32]
  408ec8:	ldr	x21, [sp, #16]
  408ecc:	ldp	x29, x30, [sp], #48
  408ed0:	ret
  408ed4:	mov	x0, xzr
  408ed8:	ldp	x20, x19, [sp, #32]
  408edc:	ldr	x21, [sp, #16]
  408ee0:	ldp	x29, x30, [sp], #48
  408ee4:	ret
  408ee8:	bl	401a70 <__errno_location@plt>
  408eec:	ldr	w21, [x0]
  408ef0:	mov	x19, x0
  408ef4:	mov	w0, w20
  408ef8:	bl	401870 <close@plt>
  408efc:	mov	x0, xzr
  408f00:	str	w21, [x19]
  408f04:	ldp	x20, x19, [sp, #32]
  408f08:	ldr	x21, [sp, #16]
  408f0c:	ldp	x29, x30, [sp], #48
  408f10:	ret
  408f14:	stp	x29, x30, [sp, #-32]!
  408f18:	str	x19, [sp, #16]
  408f1c:	mov	x19, x0
  408f20:	str	xzr, [x0, #8]
  408f24:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  408f28:	add	x0, x0, #0xe29
  408f2c:	mov	w1, #0x80000               	// #524288
  408f30:	mov	x29, sp
  408f34:	bl	40798c <__fxstatat@plt+0x5eec>
  408f38:	str	w0, [x19]
  408f3c:	tbnz	w0, #31, 408f50 <__fxstatat@plt+0x74b0>
  408f40:	mov	w0, wzr
  408f44:	ldr	x19, [sp, #16]
  408f48:	ldp	x29, x30, [sp], #32
  408f4c:	ret
  408f50:	mov	x0, xzr
  408f54:	mov	x1, xzr
  408f58:	bl	4016d0 <getcwd@plt>
  408f5c:	cmp	x0, #0x0
  408f60:	str	x0, [x19, #8]
  408f64:	csetm	w0, eq  // eq = none
  408f68:	ldr	x19, [sp, #16]
  408f6c:	ldp	x29, x30, [sp], #32
  408f70:	ret
  408f74:	mov	x8, x0
  408f78:	ldr	w0, [x0]
  408f7c:	tbnz	w0, #31, 408f84 <__fxstatat@plt+0x74e4>
  408f80:	b	401720 <fchdir@plt>
  408f84:	ldr	x0, [x8, #8]
  408f88:	b	409020 <__fxstatat@plt+0x7580>
  408f8c:	stp	x29, x30, [sp, #-32]!
  408f90:	str	x19, [sp, #16]
  408f94:	mov	x19, x0
  408f98:	ldr	w0, [x0]
  408f9c:	mov	x29, sp
  408fa0:	tbnz	w0, #31, 408fa8 <__fxstatat@plt+0x7508>
  408fa4:	bl	401870 <close@plt>
  408fa8:	ldr	x0, [x19, #8]
  408fac:	ldr	x19, [sp, #16]
  408fb0:	ldp	x29, x30, [sp], #32
  408fb4:	b	401950 <free@plt>
  408fb8:	stp	x29, x30, [sp, #-48]!
  408fbc:	stp	x20, x19, [sp, #32]
  408fc0:	mov	w19, w0
  408fc4:	cmp	w0, #0x2
  408fc8:	stp	x22, x21, [sp, #16]
  408fcc:	mov	x29, sp
  408fd0:	b.hi	40900c <__fxstatat@plt+0x756c>  // b.pmore
  408fd4:	mov	w0, w19
  408fd8:	bl	40989c <__fxstatat@plt+0x7dfc>
  408fdc:	mov	w20, w0
  408fe0:	bl	401a70 <__errno_location@plt>
  408fe4:	ldr	w22, [x0]
  408fe8:	mov	x21, x0
  408fec:	mov	w0, w19
  408ff0:	bl	401870 <close@plt>
  408ff4:	str	w22, [x21]
  408ff8:	mov	w0, w20
  408ffc:	ldp	x20, x19, [sp, #32]
  409000:	ldp	x22, x21, [sp, #16]
  409004:	ldp	x29, x30, [sp], #48
  409008:	ret
  40900c:	mov	w0, w19
  409010:	ldp	x20, x19, [sp, #32]
  409014:	ldp	x22, x21, [sp, #16]
  409018:	ldp	x29, x30, [sp], #48
  40901c:	ret
  409020:	stp	x29, x30, [sp, #-80]!
  409024:	stp	x26, x25, [sp, #16]
  409028:	stp	x24, x23, [sp, #32]
  40902c:	stp	x22, x21, [sp, #48]
  409030:	stp	x20, x19, [sp, #64]
  409034:	mov	x29, sp
  409038:	mov	x21, x0
  40903c:	bl	401940 <chdir@plt>
  409040:	mov	w20, w0
  409044:	cbz	w0, 4092ac <__fxstatat@plt+0x780c>
  409048:	bl	401a70 <__errno_location@plt>
  40904c:	ldr	w8, [x0]
  409050:	cmp	w8, #0x24
  409054:	b.ne	4092ac <__fxstatat@plt+0x780c>  // b.any
  409058:	mov	x19, x0
  40905c:	mov	x0, x21
  409060:	bl	4016e0 <strlen@plt>
  409064:	cbz	x0, 4092f8 <__fxstatat@plt+0x7858>
  409068:	mov	x22, x0
  40906c:	cmp	x0, #0xfff
  409070:	b.ls	409318 <__fxstatat@plt+0x7878>  // b.plast
  409074:	adrp	x1, 40b000 <__fxstatat@plt+0x9560>
  409078:	add	x1, x1, #0x80
  40907c:	mov	x0, x21
  409080:	bl	401970 <strspn@plt>
  409084:	cbz	x0, 4090f8 <__fxstatat@plt+0x7658>
  409088:	mov	x23, x0
  40908c:	cmp	x0, #0x2
  409090:	b.ne	409200 <__fxstatat@plt+0x7760>  // b.any
  409094:	add	x0, x21, #0x3
  409098:	sub	x2, x22, #0x3
  40909c:	mov	w1, #0x2f                  	// #47
  4090a0:	mov	w24, #0x2f                  	// #47
  4090a4:	bl	4019f0 <memchr@plt>
  4090a8:	cbz	x0, 40924c <__fxstatat@plt+0x77ac>
  4090ac:	mov	x23, x0
  4090b0:	strb	wzr, [x0]
  4090b4:	mov	w0, #0xffffff9c            	// #-100
  4090b8:	mov	w2, #0x4900                	// #18688
  4090bc:	mov	x1, x21
  4090c0:	bl	401a50 <openat@plt>
  4090c4:	strb	w24, [x23]
  4090c8:	tbnz	w0, #31, 409280 <__fxstatat@plt+0x77e0>
  4090cc:	add	x23, x23, #0x1
  4090d0:	adrp	x1, 40b000 <__fxstatat@plt+0x9560>
  4090d4:	mov	w20, w0
  4090d8:	add	x1, x1, #0x80
  4090dc:	mov	x0, x23
  4090e0:	bl	401970 <strspn@plt>
  4090e4:	add	x23, x23, x0
  4090e8:	ldrb	w8, [x23]
  4090ec:	cmp	w8, #0x2f
  4090f0:	b.ne	40910c <__fxstatat@plt+0x766c>  // b.any
  4090f4:	b	40922c <__fxstatat@plt+0x778c>
  4090f8:	mov	w20, #0xffffff9c            	// #-100
  4090fc:	mov	x23, x21
  409100:	ldrb	w8, [x23]
  409104:	cmp	w8, #0x2f
  409108:	b.eq	40922c <__fxstatat@plt+0x778c>  // b.none
  40910c:	add	x25, x21, x22
  409110:	cmp	x23, x25
  409114:	b.hi	409338 <__fxstatat@plt+0x7898>  // b.pmore
  409118:	sub	x8, x25, x23
  40911c:	cmp	x8, #0x1, lsl #12
  409120:	b.lt	4091c8 <__fxstatat@plt+0x7728>  // b.tstop
  409124:	adrp	x21, 40b000 <__fxstatat@plt+0x9560>
  409128:	mov	w26, #0x2f                  	// #47
  40912c:	add	x21, x21, #0x80
  409130:	b	409158 <__fxstatat@plt+0x76b8>
  409134:	strb	w26, [x24], #1
  409138:	mov	x0, x24
  40913c:	mov	x1, x21
  409140:	bl	401970 <strspn@plt>
  409144:	add	x23, x24, x0
  409148:	sub	x8, x25, x23
  40914c:	cmp	x8, #0xfff
  409150:	mov	w20, w22
  409154:	b.le	4091cc <__fxstatat@plt+0x772c>
  409158:	mov	w1, #0x2f                  	// #47
  40915c:	mov	w2, #0x1000                	// #4096
  409160:	mov	x0, x23
  409164:	bl	401980 <memrchr@plt>
  409168:	cbz	x0, 40924c <__fxstatat@plt+0x77ac>
  40916c:	sub	x8, x0, x23
  409170:	mov	x24, x0
  409174:	cmp	x8, #0x1, lsl #12
  409178:	strb	wzr, [x0]
  40917c:	b.ge	4092d8 <__fxstatat@plt+0x7838>  // b.tcont
  409180:	mov	w2, #0x4900                	// #18688
  409184:	mov	w0, w20
  409188:	mov	x1, x23
  40918c:	bl	401a50 <openat@plt>
  409190:	tbnz	w0, #31, 409288 <__fxstatat@plt+0x77e8>
  409194:	mov	w22, w0
  409198:	tbnz	w20, #31, 409134 <__fxstatat@plt+0x7694>
  40919c:	mov	w0, w20
  4091a0:	bl	401870 <close@plt>
  4091a4:	cbz	w0, 409134 <__fxstatat@plt+0x7694>
  4091a8:	adrp	x0, 40b000 <__fxstatat@plt+0x9560>
  4091ac:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4091b0:	adrp	x3, 40b000 <__fxstatat@plt+0x9560>
  4091b4:	add	x0, x0, #0x19
  4091b8:	add	x1, x1, #0xfb7
  4091bc:	add	x3, x3, #0x26
  4091c0:	mov	w2, #0x40                  	// #64
  4091c4:	bl	401a60 <__assert_fail@plt>
  4091c8:	mov	w22, w20
  4091cc:	cmp	x23, x25
  4091d0:	b.cs	409258 <__fxstatat@plt+0x77b8>  // b.hs, b.nlast
  4091d4:	mov	w2, #0x4900                	// #18688
  4091d8:	mov	w0, w22
  4091dc:	mov	x1, x23
  4091e0:	bl	401a50 <openat@plt>
  4091e4:	tbnz	w0, #31, 4092c8 <__fxstatat@plt+0x7828>
  4091e8:	mov	w20, w0
  4091ec:	tbnz	w22, #31, 40925c <__fxstatat@plt+0x77bc>
  4091f0:	mov	w0, w22
  4091f4:	bl	401870 <close@plt>
  4091f8:	cbz	w0, 40925c <__fxstatat@plt+0x77bc>
  4091fc:	b	4091a8 <__fxstatat@plt+0x7708>
  409200:	adrp	x1, 40b000 <__fxstatat@plt+0x9560>
  409204:	add	x1, x1, #0x80
  409208:	mov	w0, #0xffffff9c            	// #-100
  40920c:	mov	w2, #0x4900                	// #18688
  409210:	bl	401a50 <openat@plt>
  409214:	tbnz	w0, #31, 409280 <__fxstatat@plt+0x77e0>
  409218:	mov	w20, w0
  40921c:	add	x23, x21, x23
  409220:	ldrb	w8, [x23]
  409224:	cmp	w8, #0x2f
  409228:	b.ne	40910c <__fxstatat@plt+0x766c>  // b.any
  40922c:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  409230:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  409234:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  409238:	add	x0, x0, #0xfeb
  40923c:	add	x1, x1, #0xfb7
  409240:	add	x3, x3, #0xfc8
  409244:	mov	w2, #0xa2                  	// #162
  409248:	bl	401a60 <__assert_fail@plt>
  40924c:	mov	w8, #0x24                  	// #36
  409250:	str	w8, [x19]
  409254:	b	4092a8 <__fxstatat@plt+0x7808>
  409258:	mov	w20, w22
  40925c:	mov	w0, w20
  409260:	bl	401720 <fchdir@plt>
  409264:	cbnz	w0, 409290 <__fxstatat@plt+0x77f0>
  409268:	tbnz	w20, #31, 409278 <__fxstatat@plt+0x77d8>
  40926c:	mov	w0, w20
  409270:	bl	401870 <close@plt>
  409274:	cbnz	w0, 4091a8 <__fxstatat@plt+0x7708>
  409278:	mov	w20, wzr
  40927c:	b	4092ac <__fxstatat@plt+0x780c>
  409280:	ldr	w21, [x19]
  409284:	b	4092a4 <__fxstatat@plt+0x7804>
  409288:	mov	w8, #0x2f                  	// #47
  40928c:	strb	w8, [x24]
  409290:	ldr	w21, [x19]
  409294:	tbnz	w20, #31, 4092a4 <__fxstatat@plt+0x7804>
  409298:	mov	w0, w20
  40929c:	bl	401870 <close@plt>
  4092a0:	cbnz	w0, 4091a8 <__fxstatat@plt+0x7708>
  4092a4:	str	w21, [x19]
  4092a8:	mov	w20, #0xffffffff            	// #-1
  4092ac:	mov	w0, w20
  4092b0:	ldp	x20, x19, [sp, #64]
  4092b4:	ldp	x22, x21, [sp, #48]
  4092b8:	ldp	x24, x23, [sp, #32]
  4092bc:	ldp	x26, x25, [sp, #16]
  4092c0:	ldp	x29, x30, [sp], #80
  4092c4:	ret
  4092c8:	mov	w20, w22
  4092cc:	ldr	w21, [x19]
  4092d0:	tbz	w20, #31, 409298 <__fxstatat@plt+0x77f8>
  4092d4:	b	4092a4 <__fxstatat@plt+0x7804>
  4092d8:	adrp	x0, 40b000 <__fxstatat@plt+0x9560>
  4092dc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  4092e0:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  4092e4:	add	x0, x0, #0x6
  4092e8:	add	x1, x1, #0xfb7
  4092ec:	add	x3, x3, #0xfc8
  4092f0:	mov	w2, #0xb3                  	// #179
  4092f4:	bl	401a60 <__assert_fail@plt>
  4092f8:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  4092fc:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  409300:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  409304:	add	x0, x0, #0xfaf
  409308:	add	x1, x1, #0xfb7
  40930c:	add	x3, x3, #0xfc8
  409310:	mov	w2, #0x7e                  	// #126
  409314:	bl	401a60 <__assert_fail@plt>
  409318:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  40931c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  409320:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  409324:	add	x0, x0, #0xfdf
  409328:	add	x1, x1, #0xfb7
  40932c:	add	x3, x3, #0xfc8
  409330:	mov	w2, #0x7f                  	// #127
  409334:	bl	401a60 <__assert_fail@plt>
  409338:	adrp	x0, 40a000 <__fxstatat@plt+0x8560>
  40933c:	adrp	x1, 40a000 <__fxstatat@plt+0x8560>
  409340:	adrp	x3, 40a000 <__fxstatat@plt+0x8560>
  409344:	add	x0, x0, #0xff7
  409348:	add	x1, x1, #0xfb7
  40934c:	add	x3, x3, #0xfc8
  409350:	mov	w2, #0xa3                  	// #163
  409354:	bl	401a60 <__assert_fail@plt>
  409358:	stp	x29, x30, [sp, #-48]!
  40935c:	str	x21, [sp, #16]
  409360:	stp	x20, x19, [sp, #32]
  409364:	mov	x29, sp
  409368:	mov	x19, x0
  40936c:	bl	401770 <fileno@plt>
  409370:	tbnz	w0, #31, 4093d8 <__fxstatat@plt+0x7938>
  409374:	mov	x0, x19
  409378:	bl	401a30 <__freading@plt>
  40937c:	cbz	w0, 40939c <__fxstatat@plt+0x78fc>
  409380:	mov	x0, x19
  409384:	bl	401770 <fileno@plt>
  409388:	mov	w2, #0x1                   	// #1
  40938c:	mov	x1, xzr
  409390:	bl	401750 <lseek@plt>
  409394:	cmn	x0, #0x1
  409398:	b.eq	4093d8 <__fxstatat@plt+0x7938>  // b.none
  40939c:	mov	x0, x19
  4093a0:	bl	409698 <__fxstatat@plt+0x7bf8>
  4093a4:	cbz	w0, 4093d8 <__fxstatat@plt+0x7938>
  4093a8:	bl	401a70 <__errno_location@plt>
  4093ac:	ldr	w21, [x0]
  4093b0:	mov	x20, x0
  4093b4:	mov	x0, x19
  4093b8:	bl	401780 <fclose@plt>
  4093bc:	cbz	w21, 4093c8 <__fxstatat@plt+0x7928>
  4093c0:	mov	w0, #0xffffffff            	// #-1
  4093c4:	str	w21, [x20]
  4093c8:	ldp	x20, x19, [sp, #32]
  4093cc:	ldr	x21, [sp, #16]
  4093d0:	ldp	x29, x30, [sp], #48
  4093d4:	ret
  4093d8:	mov	x0, x19
  4093dc:	ldp	x20, x19, [sp, #32]
  4093e0:	ldr	x21, [sp, #16]
  4093e4:	ldp	x29, x30, [sp], #48
  4093e8:	b	401780 <fclose@plt>
  4093ec:	sub	sp, sp, #0x100
  4093f0:	stp	x29, x30, [sp, #208]
  4093f4:	add	x29, sp, #0xd0
  4093f8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4093fc:	mov	x9, sp
  409400:	sub	x10, x29, #0x50
  409404:	stp	x20, x19, [sp, #240]
  409408:	mov	w19, w0
  40940c:	movk	x8, #0xff80, lsl #32
  409410:	add	x11, x29, #0x30
  409414:	cmp	w1, #0xb
  409418:	add	x9, x9, #0x80
  40941c:	add	x10, x10, #0x30
  409420:	stp	x22, x21, [sp, #224]
  409424:	stp	x2, x3, [x29, #-80]
  409428:	stp	x4, x5, [x29, #-64]
  40942c:	stp	x6, x7, [x29, #-48]
  409430:	stp	q1, q2, [sp, #16]
  409434:	stp	q3, q4, [sp, #48]
  409438:	str	q0, [sp]
  40943c:	stp	q5, q6, [sp, #80]
  409440:	str	q7, [sp, #112]
  409444:	stp	x9, x8, [x29, #-16]
  409448:	stp	x11, x10, [x29, #-32]
  40944c:	b.hi	409498 <__fxstatat@plt+0x79f8>  // b.pmore
  409450:	mov	w8, #0x1                   	// #1
  409454:	lsl	w8, w8, w1
  409458:	mov	w9, #0x514                 	// #1300
  40945c:	tst	w8, w9
  409460:	b.ne	4094d0 <__fxstatat@plt+0x7a30>  // b.any
  409464:	mov	w9, #0xa0a                 	// #2570
  409468:	tst	w8, w9
  40946c:	b.ne	4094c4 <__fxstatat@plt+0x7a24>  // b.any
  409470:	cbnz	w1, 409498 <__fxstatat@plt+0x79f8>
  409474:	ldursw	x8, [x29, #-8]
  409478:	tbz	w8, #31, 409578 <__fxstatat@plt+0x7ad8>
  40947c:	add	w9, w8, #0x8
  409480:	cmn	w8, #0x8
  409484:	stur	w9, [x29, #-8]
  409488:	b.gt	409578 <__fxstatat@plt+0x7ad8>
  40948c:	ldur	x9, [x29, #-24]
  409490:	add	x8, x9, x8
  409494:	b	409584 <__fxstatat@plt+0x7ae4>
  409498:	sub	w8, w1, #0x400
  40949c:	cmp	w8, #0xa
  4094a0:	b.hi	409554 <__fxstatat@plt+0x7ab4>  // b.pmore
  4094a4:	mov	w9, #0x1                   	// #1
  4094a8:	lsl	w9, w9, w8
  4094ac:	mov	w10, #0x285                 	// #645
  4094b0:	tst	w9, w10
  4094b4:	b.ne	4094d0 <__fxstatat@plt+0x7a30>  // b.any
  4094b8:	mov	w10, #0x502                 	// #1282
  4094bc:	tst	w9, w10
  4094c0:	b.eq	409528 <__fxstatat@plt+0x7a88>  // b.none
  4094c4:	mov	w0, w19
  4094c8:	bl	4019a0 <fcntl@plt>
  4094cc:	b	40950c <__fxstatat@plt+0x7a6c>
  4094d0:	ldursw	x8, [x29, #-8]
  4094d4:	tbz	w8, #31, 4094f4 <__fxstatat@plt+0x7a54>
  4094d8:	add	w9, w8, #0x8
  4094dc:	cmn	w8, #0x8
  4094e0:	stur	w9, [x29, #-8]
  4094e4:	b.gt	4094f4 <__fxstatat@plt+0x7a54>
  4094e8:	ldur	x9, [x29, #-24]
  4094ec:	add	x8, x9, x8
  4094f0:	b	409500 <__fxstatat@plt+0x7a60>
  4094f4:	ldur	x8, [x29, #-32]
  4094f8:	add	x9, x8, #0x8
  4094fc:	stur	x9, [x29, #-32]
  409500:	ldr	w2, [x8]
  409504:	mov	w0, w19
  409508:	bl	4019a0 <fcntl@plt>
  40950c:	mov	w20, w0
  409510:	mov	w0, w20
  409514:	ldp	x20, x19, [sp, #240]
  409518:	ldp	x22, x21, [sp, #224]
  40951c:	ldp	x29, x30, [sp, #208]
  409520:	add	sp, sp, #0x100
  409524:	ret
  409528:	cmp	w8, #0x6
  40952c:	b.ne	409554 <__fxstatat@plt+0x7ab4>  // b.any
  409530:	ldursw	x8, [x29, #-8]
  409534:	tbz	w8, #31, 409594 <__fxstatat@plt+0x7af4>
  409538:	add	w9, w8, #0x8
  40953c:	cmn	w8, #0x8
  409540:	stur	w9, [x29, #-8]
  409544:	b.gt	409594 <__fxstatat@plt+0x7af4>
  409548:	ldur	x9, [x29, #-24]
  40954c:	add	x8, x9, x8
  409550:	b	4095a0 <__fxstatat@plt+0x7b00>
  409554:	ldursw	x8, [x29, #-8]
  409558:	tbz	w8, #31, 409600 <__fxstatat@plt+0x7b60>
  40955c:	add	w9, w8, #0x8
  409560:	cmn	w8, #0x8
  409564:	stur	w9, [x29, #-8]
  409568:	b.gt	409600 <__fxstatat@plt+0x7b60>
  40956c:	ldur	x9, [x29, #-24]
  409570:	add	x8, x9, x8
  409574:	b	40960c <__fxstatat@plt+0x7b6c>
  409578:	ldur	x8, [x29, #-32]
  40957c:	add	x9, x8, #0x8
  409580:	stur	x9, [x29, #-32]
  409584:	ldr	w2, [x8]
  409588:	mov	w0, w19
  40958c:	mov	w1, wzr
  409590:	b	409508 <__fxstatat@plt+0x7a68>
  409594:	ldur	x8, [x29, #-32]
  409598:	add	x9, x8, #0x8
  40959c:	stur	x9, [x29, #-32]
  4095a0:	adrp	x22, 41c000 <__fxstatat@plt+0x1a560>
  4095a4:	ldr	w9, [x22, #1112]
  4095a8:	ldr	w21, [x8]
  4095ac:	tbnz	w9, #31, 409628 <__fxstatat@plt+0x7b88>
  4095b0:	mov	w1, #0x406                 	// #1030
  4095b4:	mov	w0, w19
  4095b8:	mov	w2, w21
  4095bc:	bl	4019a0 <fcntl@plt>
  4095c0:	mov	w20, w0
  4095c4:	tbz	w0, #31, 40961c <__fxstatat@plt+0x7b7c>
  4095c8:	bl	401a70 <__errno_location@plt>
  4095cc:	ldr	w8, [x0]
  4095d0:	cmp	w8, #0x16
  4095d4:	b.ne	40961c <__fxstatat@plt+0x7b7c>  // b.any
  4095d8:	mov	w0, w19
  4095dc:	mov	w1, wzr
  4095e0:	mov	w2, w21
  4095e4:	bl	4019a0 <fcntl@plt>
  4095e8:	mov	w20, w0
  4095ec:	tbnz	w0, #31, 409510 <__fxstatat@plt+0x7a70>
  4095f0:	mov	w8, #0xffffffff            	// #-1
  4095f4:	str	w8, [x22, #1112]
  4095f8:	mov	w8, #0x1                   	// #1
  4095fc:	b	409648 <__fxstatat@plt+0x7ba8>
  409600:	ldur	x8, [x29, #-32]
  409604:	add	x9, x8, #0x8
  409608:	stur	x9, [x29, #-32]
  40960c:	ldr	x2, [x8]
  409610:	mov	w0, w19
  409614:	bl	4019a0 <fcntl@plt>
  409618:	b	40950c <__fxstatat@plt+0x7a6c>
  40961c:	mov	w8, #0x1                   	// #1
  409620:	str	w8, [x22, #1112]
  409624:	b	409510 <__fxstatat@plt+0x7a70>
  409628:	mov	w0, w19
  40962c:	mov	w1, wzr
  409630:	mov	w2, w21
  409634:	bl	4019a0 <fcntl@plt>
  409638:	ldr	w8, [x22, #1112]
  40963c:	mov	w20, w0
  409640:	cmn	w8, #0x1
  409644:	cset	w8, eq  // eq = none
  409648:	cbz	w8, 409510 <__fxstatat@plt+0x7a70>
  40964c:	tbnz	w20, #31, 409510 <__fxstatat@plt+0x7a70>
  409650:	mov	w1, #0x1                   	// #1
  409654:	mov	w0, w20
  409658:	bl	4019a0 <fcntl@plt>
  40965c:	tbnz	w0, #31, 409678 <__fxstatat@plt+0x7bd8>
  409660:	orr	w2, w0, #0x1
  409664:	mov	w1, #0x2                   	// #2
  409668:	mov	w0, w20
  40966c:	bl	4019a0 <fcntl@plt>
  409670:	cmn	w0, #0x1
  409674:	b.ne	409510 <__fxstatat@plt+0x7a70>  // b.any
  409678:	bl	401a70 <__errno_location@plt>
  40967c:	ldr	w21, [x0]
  409680:	mov	x19, x0
  409684:	mov	w0, w20
  409688:	bl	401870 <close@plt>
  40968c:	str	w21, [x19]
  409690:	mov	w20, #0xffffffff            	// #-1
  409694:	b	409510 <__fxstatat@plt+0x7a70>
  409698:	stp	x29, x30, [sp, #-32]!
  40969c:	str	x19, [sp, #16]
  4096a0:	mov	x19, x0
  4096a4:	mov	x29, sp
  4096a8:	cbz	x0, 4096d0 <__fxstatat@plt+0x7c30>
  4096ac:	mov	x0, x19
  4096b0:	bl	401a30 <__freading@plt>
  4096b4:	cbz	w0, 4096d0 <__fxstatat@plt+0x7c30>
  4096b8:	ldrb	w8, [x19, #1]
  4096bc:	tbz	w8, #0, 4096d0 <__fxstatat@plt+0x7c30>
  4096c0:	mov	w2, #0x1                   	// #1
  4096c4:	mov	x0, x19
  4096c8:	mov	x1, xzr
  4096cc:	bl	4096e0 <__fxstatat@plt+0x7c40>
  4096d0:	mov	x0, x19
  4096d4:	ldr	x19, [sp, #16]
  4096d8:	ldp	x29, x30, [sp], #32
  4096dc:	b	4019b0 <fflush@plt>
  4096e0:	stp	x29, x30, [sp, #-48]!
  4096e4:	str	x21, [sp, #16]
  4096e8:	stp	x20, x19, [sp, #32]
  4096ec:	ldp	x9, x8, [x0, #8]
  4096f0:	mov	w20, w2
  4096f4:	mov	x19, x0
  4096f8:	mov	x21, x1
  4096fc:	cmp	x8, x9
  409700:	mov	x29, sp
  409704:	b.ne	40971c <__fxstatat@plt+0x7c7c>  // b.any
  409708:	ldp	x9, x8, [x19, #32]
  40970c:	cmp	x8, x9
  409710:	b.ne	40971c <__fxstatat@plt+0x7c7c>  // b.any
  409714:	ldr	x8, [x19, #72]
  409718:	cbz	x8, 409738 <__fxstatat@plt+0x7c98>
  40971c:	mov	x0, x19
  409720:	mov	x1, x21
  409724:	mov	w2, w20
  409728:	ldp	x20, x19, [sp, #32]
  40972c:	ldr	x21, [sp, #16]
  409730:	ldp	x29, x30, [sp], #48
  409734:	b	401930 <fseeko@plt>
  409738:	mov	x0, x19
  40973c:	bl	401770 <fileno@plt>
  409740:	mov	x1, x21
  409744:	mov	w2, w20
  409748:	bl	401750 <lseek@plt>
  40974c:	cmn	x0, #0x1
  409750:	b.eq	40976c <__fxstatat@plt+0x7ccc>  // b.none
  409754:	ldr	w9, [x19]
  409758:	mov	x8, x0
  40975c:	mov	w0, wzr
  409760:	str	x8, [x19, #144]
  409764:	and	w9, w9, #0xffffffef
  409768:	str	w9, [x19]
  40976c:	ldp	x20, x19, [sp, #32]
  409770:	ldr	x21, [sp, #16]
  409774:	ldp	x29, x30, [sp], #48
  409778:	ret
  40977c:	sub	sp, sp, #0x60
  409780:	stp	x29, x30, [sp, #32]
  409784:	stp	x24, x23, [sp, #48]
  409788:	stp	x22, x21, [sp, #64]
  40978c:	stp	x20, x19, [sp, #80]
  409790:	ldrb	w8, [x2]
  409794:	mov	x19, x0
  409798:	add	x29, sp, #0x20
  40979c:	cbz	w8, 409804 <__fxstatat@plt+0x7d64>
  4097a0:	adrp	x23, 41c000 <__fxstatat@plt+0x1a560>
  4097a4:	ldr	w8, [x23, #1116]
  4097a8:	mov	x20, x2
  4097ac:	mov	w21, w1
  4097b0:	cbz	w8, 40980c <__fxstatat@plt+0x7d6c>
  4097b4:	tbnz	w8, #31, 40986c <__fxstatat@plt+0x7dcc>
  4097b8:	mov	x0, x20
  4097bc:	bl	4016e0 <strlen@plt>
  4097c0:	add	x0, x0, #0x1b
  4097c4:	cmp	x0, #0xfc1
  4097c8:	b.cc	4097d8 <__fxstatat@plt+0x7d38>  // b.lo, b.ul, b.last
  4097cc:	bl	4017a0 <malloc@plt>
  4097d0:	mov	x19, x0
  4097d4:	cbz	x0, 409880 <__fxstatat@plt+0x7de0>
  4097d8:	adrp	x3, 40b000 <__fxstatat@plt+0x9560>
  4097dc:	add	x3, x3, #0x70
  4097e0:	mov	w1, #0x1                   	// #1
  4097e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4097e8:	mov	x0, x19
  4097ec:	mov	w4, w21
  4097f0:	bl	4016f0 <__sprintf_chk@plt>
  4097f4:	add	x0, x19, w0, sxtw
  4097f8:	mov	x1, x20
  4097fc:	bl	4019c0 <strcpy@plt>
  409800:	b	409880 <__fxstatat@plt+0x7de0>
  409804:	strb	wzr, [x19]
  409808:	b	409880 <__fxstatat@plt+0x7de0>
  40980c:	adrp	x0, 40b000 <__fxstatat@plt+0x9560>
  409810:	add	x0, x0, #0x4b
  409814:	mov	w1, #0x4900                	// #18688
  409818:	bl	4017b0 <open@plt>
  40981c:	tbnz	w0, #31, 409874 <__fxstatat@plt+0x7dd4>
  409820:	mov	w22, w0
  409824:	adrp	x3, 40b000 <__fxstatat@plt+0x9560>
  409828:	add	x3, x3, #0x59
  40982c:	mov	x0, sp
  409830:	mov	w1, #0x1                   	// #1
  409834:	mov	w2, #0x20                  	// #32
  409838:	mov	w4, w22
  40983c:	mov	w24, #0x1                   	// #1
  409840:	bl	4016f0 <__sprintf_chk@plt>
  409844:	mov	x0, sp
  409848:	mov	w1, wzr
  40984c:	bl	4018d0 <access@plt>
  409850:	cmp	w0, #0x0
  409854:	cneg	w8, w24, ne  // ne = any
  409858:	mov	w0, w22
  40985c:	str	w8, [x23, #1116]
  409860:	bl	401870 <close@plt>
  409864:	ldr	w8, [x23, #1116]
  409868:	tbz	w8, #31, 4097b8 <__fxstatat@plt+0x7d18>
  40986c:	mov	x19, xzr
  409870:	b	409880 <__fxstatat@plt+0x7de0>
  409874:	mov	w8, #0xffffffff            	// #-1
  409878:	mov	x19, xzr
  40987c:	str	w8, [x23, #1116]
  409880:	mov	x0, x19
  409884:	ldp	x20, x19, [sp, #80]
  409888:	ldp	x22, x21, [sp, #64]
  40988c:	ldp	x24, x23, [sp, #48]
  409890:	ldp	x29, x30, [sp, #32]
  409894:	add	sp, sp, #0x60
  409898:	ret
  40989c:	mov	w2, #0x3                   	// #3
  4098a0:	mov	w1, wzr
  4098a4:	b	4093ec <__fxstatat@plt+0x794c>
  4098a8:	stp	x29, x30, [sp, #-64]!
  4098ac:	mov	x29, sp
  4098b0:	stp	x19, x20, [sp, #16]
  4098b4:	adrp	x20, 41b000 <__fxstatat@plt+0x19560>
  4098b8:	add	x20, x20, #0xdf0
  4098bc:	stp	x21, x22, [sp, #32]
  4098c0:	adrp	x21, 41b000 <__fxstatat@plt+0x19560>
  4098c4:	add	x21, x21, #0xde8
  4098c8:	sub	x20, x20, x21
  4098cc:	mov	w22, w0
  4098d0:	stp	x23, x24, [sp, #48]
  4098d4:	mov	x23, x1
  4098d8:	mov	x24, x2
  4098dc:	bl	401658 <mbrtowc@plt-0x38>
  4098e0:	cmp	xzr, x20, asr #3
  4098e4:	b.eq	409910 <__fxstatat@plt+0x7e70>  // b.none
  4098e8:	asr	x20, x20, #3
  4098ec:	mov	x19, #0x0                   	// #0
  4098f0:	ldr	x3, [x21, x19, lsl #3]
  4098f4:	mov	x2, x24
  4098f8:	add	x19, x19, #0x1
  4098fc:	mov	x1, x23
  409900:	mov	w0, w22
  409904:	blr	x3
  409908:	cmp	x20, x19
  40990c:	b.ne	4098f0 <__fxstatat@plt+0x7e50>  // b.any
  409910:	ldp	x19, x20, [sp, #16]
  409914:	ldp	x21, x22, [sp, #32]
  409918:	ldp	x23, x24, [sp, #48]
  40991c:	ldp	x29, x30, [sp], #64
  409920:	ret
  409924:	nop
  409928:	ret
  40992c:	nop
  409930:	adrp	x2, 41c000 <__fxstatat@plt+0x1a560>
  409934:	mov	x1, #0x0                   	// #0
  409938:	ldr	x2, [x2, #536]
  40993c:	b	401730 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409940 <.fini>:
  409940:	stp	x29, x30, [sp, #-16]!
  409944:	mov	x29, sp
  409948:	ldp	x29, x30, [sp], #16
  40994c:	ret
