digraph "CFG for '_Z20needle_cuda_shared_2PiS_iiii' function" {
	label="CFG for '_Z20needle_cuda_shared_2PiS_iiii' function";

	Node0x5bd4020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = sub i32 %7, %4\l  %10 = add i32 %9, %5\l  %11 = xor i32 %7, -1\l  %12 = add i32 %11, %5\l  %13 = shl nsw i32 %2, 4\l  %14 = mul nsw i32 %13, %12\l  %15 = shl nsw i32 %10, 4\l  %16 = add nsw i32 %14, %15\l  %17 = add nsw i32 %16, %8\l  %18 = add i32 %17, 1\l  %19 = add i32 %18, %2\l  %20 = sext i32 %19 to i64\l  %21 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %20\l  %22 = load i32, i32 addrspace(1)* %21, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %23 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 0, i32 %8\l  store i32 %22, i32 addrspace(3)* %23, align 4, !tbaa !5\l  %24 = add nsw i32 %19, %2\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %28 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 1, i32 %8\l  store i32 %27, i32 addrspace(3)* %28, align 4, !tbaa !5\l  %29 = shl nsw i32 %2, 1\l  %30 = add nsw i32 %29, %19\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %31\l  %33 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %34 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 2, i32 %8\l  store i32 %33, i32 addrspace(3)* %34, align 4, !tbaa !5\l  %35 = mul nsw i32 %2, 3\l  %36 = add nsw i32 %35, %19\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %37\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %40 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 3, i32 %8\l  store i32 %39, i32 addrspace(3)* %40, align 4, !tbaa !5\l  %41 = shl nsw i32 %2, 2\l  %42 = add nsw i32 %41, %19\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %43\l  %45 = load i32, i32 addrspace(1)* %44, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %46 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 4, i32 %8\l  store i32 %45, i32 addrspace(3)* %46, align 4, !tbaa !5\l  %47 = mul nsw i32 %2, 5\l  %48 = add nsw i32 %47, %19\l  %49 = sext i32 %48 to i64\l  %50 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %49\l  %51 = load i32, i32 addrspace(1)* %50, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %52 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 5, i32 %8\l  store i32 %51, i32 addrspace(3)* %52, align 4, !tbaa !5\l  %53 = mul nsw i32 %2, 6\l  %54 = add nsw i32 %53, %19\l  %55 = sext i32 %54 to i64\l  %56 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %55\l  %57 = load i32, i32 addrspace(1)* %56, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %58 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 6, i32 %8\l  store i32 %57, i32 addrspace(3)* %58, align 4, !tbaa !5\l  %59 = mul nsw i32 %2, 7\l  %60 = add nsw i32 %59, %19\l  %61 = sext i32 %60 to i64\l  %62 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %61\l  %63 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %64 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 7, i32 %8\l  store i32 %63, i32 addrspace(3)* %64, align 4, !tbaa !5\l  %65 = shl nsw i32 %2, 3\l  %66 = add nsw i32 %65, %19\l  %67 = sext i32 %66 to i64\l  %68 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %67\l  %69 = load i32, i32 addrspace(1)* %68, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %70 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 8, i32 %8\l  store i32 %69, i32 addrspace(3)* %70, align 4, !tbaa !5\l  %71 = mul nsw i32 %2, 9\l  %72 = add nsw i32 %71, %19\l  %73 = sext i32 %72 to i64\l  %74 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %73\l  %75 = load i32, i32 addrspace(1)* %74, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %76 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 9, i32 %8\l  store i32 %75, i32 addrspace(3)* %76, align 4, !tbaa !5\l  %77 = mul nsw i32 %2, 10\l  %78 = add nsw i32 %77, %19\l  %79 = sext i32 %78 to i64\l  %80 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %79\l  %81 = load i32, i32 addrspace(1)* %80, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %82 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 10, i32 %8\l  store i32 %81, i32 addrspace(3)* %82, align 4, !tbaa !5\l  %83 = mul nsw i32 %2, 11\l  %84 = add nsw i32 %83, %19\l  %85 = sext i32 %84 to i64\l  %86 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %85\l  %87 = load i32, i32 addrspace(1)* %86, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %88 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 11, i32 %8\l  store i32 %87, i32 addrspace(3)* %88, align 4, !tbaa !5\l  %89 = mul nsw i32 %2, 12\l  %90 = add nsw i32 %89, %19\l  %91 = sext i32 %90 to i64\l  %92 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %91\l  %93 = load i32, i32 addrspace(1)* %92, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %94 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 12, i32 %8\l  store i32 %93, i32 addrspace(3)* %94, align 4, !tbaa !5\l  %95 = mul nsw i32 %2, 13\l  %96 = add nsw i32 %95, %19\l  %97 = sext i32 %96 to i64\l  %98 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %97\l  %99 = load i32, i32 addrspace(1)* %98, align 4, !tbaa !5, !amdgpu.noclobber\l... !9\l  %100 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 13, i32 %8\l  store i32 %99, i32 addrspace(3)* %100, align 4, !tbaa !5\l  %101 = mul nsw i32 %2, 14\l  %102 = add nsw i32 %101, %19\l  %103 = sext i32 %102 to i64\l  %104 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %103\l  %105 = load i32, i32 addrspace(1)* %104, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %106 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 14, i32 %8\l  store i32 %105, i32 addrspace(3)* %106, align 4, !tbaa !5\l  %107 = mul nsw i32 %2, 15\l  %108 = add nsw i32 %107, %19\l  %109 = sext i32 %108 to i64\l  %110 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %109\l  %111 = load i32, i32 addrspace(1)* %110, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %112 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 15, i32 %8\l  store i32 %111, i32 addrspace(3)* %112, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %113 = icmp eq i32 %8, 0\l  br i1 %113, label %114, label %118\l|{<s0>T|<s1>F}}"];
	Node0x5bd4020:s0 -> Node0x5bdb8e0;
	Node0x5bd4020:s1 -> Node0x5bdb970;
	Node0x5bdb8e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%114:\l114:                                              \l  %115 = sext i32 %16 to i64\l  %116 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %115\l  %117 = load i32, i32 addrspace(1)* %116, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store i32 %117, i32 addrspace(3)* getelementptr inbounds ([17 x [17 x i32]],\l... [17 x [17 x i32]] addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32\l... 0, i32 0, i32 0), align 16, !tbaa !5\l  br label %118\l}"];
	Node0x5bdb8e0 -> Node0x5bdb970;
	Node0x5bdb970 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%118:\l118:                                              \l  %119 = mul nsw i32 %8, %2\l  %120 = add i32 %119, %2\l  %121 = add i32 %120, %16\l  %122 = sext i32 %121 to i64\l  %123 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %122\l  %124 = load i32, i32 addrspace(1)* %123, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %125 = add nuw nsw i32 %8, 1\l  %126 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %125, i32 0\l  store i32 %124, i32 addrspace(3)* %126, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %127 = sext i32 %18 to i64\l  %128 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %127\l  %129 = load i32, i32 addrspace(1)* %128, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %130 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 0, i32 %125\l  store i32 %129, i32 addrspace(3)* %130, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %131 = icmp eq i32 %8, 0\l  br i1 %131, label %132, label %148\l|{<s0>T|<s1>F}}"];
	Node0x5bdb970:s0 -> Node0x5bd92e0;
	Node0x5bdb970:s1 -> Node0x5bdb7a0;
	Node0x5bd92e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%132:\l132:                                              \l  %133 = sub nuw nsw i32 1, %8\l  %134 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 0, i32 %8\l  %135 = load i32, i32 addrspace(3)* %134, align 4, !tbaa !5\l  %136 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 0, i32 %8\l  %137 = load i32, i32 addrspace(3)* %136, align 4, !tbaa !5\l  %138 = add nsw i32 %137, %135\l  %139 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %133, i32\l... %8\l  %140 = load i32, i32 addrspace(3)* %139, align 4, !tbaa !5\l  %141 = sub nsw i32 %140, %3\l  %142 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 0, i32 %125\l  %143 = load i32, i32 addrspace(3)* %142, align 4, !tbaa !5\l  %144 = sub nsw i32 %143, %3\l  %145 = tail call i32 @llvm.smax.i32(i32 %138, i32 %141)\l  %146 = tail call i32 @llvm.smax.i32(i32 %145, i32 %144)\l  %147 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %133, i32\l... %125\l  store i32 %146, i32 addrspace(3)* %147, align 4, !tbaa !5\l  br label %148\l}"];
	Node0x5bd92e0 -> Node0x5bdb7a0;
	Node0x5bdb7a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%148:\l148:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %149 = icmp ugt i32 %8, 1\l  br i1 %149, label %167, label %150\l|{<s0>T|<s1>F}}"];
	Node0x5bdb7a0:s0 -> Node0x5bde080;
	Node0x5bdb7a0:s1 -> Node0x5bde0d0;
	Node0x5bde0d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%150:\l150:                                              \l  %151 = sub nuw nsw i32 1, %8\l  %152 = sub nuw nsw i32 2, %8\l  %153 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %151, i32\l... %8\l  %154 = load i32, i32 addrspace(3)* %153, align 4, !tbaa !5\l  %155 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %151, i32 %8\l  %156 = load i32, i32 addrspace(3)* %155, align 4, !tbaa !5\l  %157 = add nsw i32 %156, %154\l  %158 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %152, i32\l... %8\l  %159 = load i32, i32 addrspace(3)* %158, align 4, !tbaa !5\l  %160 = sub nsw i32 %159, %3\l  %161 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %151, i32\l... %125\l  %162 = load i32, i32 addrspace(3)* %161, align 4, !tbaa !5\l  %163 = sub nsw i32 %162, %3\l  %164 = tail call i32 @llvm.smax.i32(i32 %157, i32 %160)\l  %165 = tail call i32 @llvm.smax.i32(i32 %164, i32 %163)\l  %166 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %152, i32\l... %125\l  store i32 %165, i32 addrspace(3)* %166, align 4, !tbaa !5\l  br label %167\l}"];
	Node0x5bde0d0 -> Node0x5bde080;
	Node0x5bde080 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%167:\l167:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %168 = icmp ugt i32 %8, 2\l  br i1 %168, label %186, label %169\l|{<s0>T|<s1>F}}"];
	Node0x5bde080:s0 -> Node0x5bdea40;
	Node0x5bde080:s1 -> Node0x5bdea90;
	Node0x5bdea90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%169:\l169:                                              \l  %170 = sub nuw nsw i32 2, %8\l  %171 = sub nuw nsw i32 3, %8\l  %172 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %170, i32\l... %8\l  %173 = load i32, i32 addrspace(3)* %172, align 4, !tbaa !5\l  %174 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %170, i32 %8\l  %175 = load i32, i32 addrspace(3)* %174, align 4, !tbaa !5\l  %176 = add nsw i32 %175, %173\l  %177 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %171, i32\l... %8\l  %178 = load i32, i32 addrspace(3)* %177, align 4, !tbaa !5\l  %179 = sub nsw i32 %178, %3\l  %180 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %170, i32\l... %125\l  %181 = load i32, i32 addrspace(3)* %180, align 4, !tbaa !5\l  %182 = sub nsw i32 %181, %3\l  %183 = tail call i32 @llvm.smax.i32(i32 %176, i32 %179)\l  %184 = tail call i32 @llvm.smax.i32(i32 %183, i32 %182)\l  %185 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %171, i32\l... %125\l  store i32 %184, i32 addrspace(3)* %185, align 4, !tbaa !5\l  br label %186\l}"];
	Node0x5bdea90 -> Node0x5bdea40;
	Node0x5bdea40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%186:\l186:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %187 = icmp ugt i32 %8, 3\l  br i1 %187, label %205, label %188\l|{<s0>T|<s1>F}}"];
	Node0x5bdea40:s0 -> Node0x5be0f90;
	Node0x5bdea40:s1 -> Node0x5be0fe0;
	Node0x5be0fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%188:\l188:                                              \l  %189 = sub nuw nsw i32 3, %8\l  %190 = sub nuw nsw i32 4, %8\l  %191 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %189, i32\l... %8\l  %192 = load i32, i32 addrspace(3)* %191, align 4, !tbaa !5\l  %193 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %189, i32 %8\l  %194 = load i32, i32 addrspace(3)* %193, align 4, !tbaa !5\l  %195 = add nsw i32 %194, %192\l  %196 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %190, i32\l... %8\l  %197 = load i32, i32 addrspace(3)* %196, align 4, !tbaa !5\l  %198 = sub nsw i32 %197, %3\l  %199 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %189, i32\l... %125\l  %200 = load i32, i32 addrspace(3)* %199, align 4, !tbaa !5\l  %201 = sub nsw i32 %200, %3\l  %202 = tail call i32 @llvm.smax.i32(i32 %195, i32 %198)\l  %203 = tail call i32 @llvm.smax.i32(i32 %202, i32 %201)\l  %204 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %190, i32\l... %125\l  store i32 %203, i32 addrspace(3)* %204, align 4, !tbaa !5\l  br label %205\l}"];
	Node0x5be0fe0 -> Node0x5be0f90;
	Node0x5be0f90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%205:\l205:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %206 = icmp ugt i32 %8, 4\l  br i1 %206, label %224, label %207\l|{<s0>T|<s1>F}}"];
	Node0x5be0f90:s0 -> Node0x5be1ef0;
	Node0x5be0f90:s1 -> Node0x5be1f40;
	Node0x5be1f40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%207:\l207:                                              \l  %208 = sub nuw nsw i32 4, %8\l  %209 = sub nuw nsw i32 5, %8\l  %210 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %208, i32\l... %8\l  %211 = load i32, i32 addrspace(3)* %210, align 4, !tbaa !5\l  %212 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %208, i32 %8\l  %213 = load i32, i32 addrspace(3)* %212, align 4, !tbaa !5\l  %214 = add nsw i32 %213, %211\l  %215 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %209, i32\l... %8\l  %216 = load i32, i32 addrspace(3)* %215, align 4, !tbaa !5\l  %217 = sub nsw i32 %216, %3\l  %218 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %208, i32\l... %125\l  %219 = load i32, i32 addrspace(3)* %218, align 4, !tbaa !5\l  %220 = sub nsw i32 %219, %3\l  %221 = tail call i32 @llvm.smax.i32(i32 %214, i32 %217)\l  %222 = tail call i32 @llvm.smax.i32(i32 %221, i32 %220)\l  %223 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %209, i32\l... %125\l  store i32 %222, i32 addrspace(3)* %223, align 4, !tbaa !5\l  br label %224\l}"];
	Node0x5be1f40 -> Node0x5be1ef0;
	Node0x5be1ef0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%224:\l224:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %225 = icmp ugt i32 %8, 5\l  br i1 %225, label %243, label %226\l|{<s0>T|<s1>F}}"];
	Node0x5be1ef0:s0 -> Node0x5be2e50;
	Node0x5be1ef0:s1 -> Node0x5be2ea0;
	Node0x5be2ea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%226:\l226:                                              \l  %227 = sub nuw nsw i32 5, %8\l  %228 = sub nuw nsw i32 6, %8\l  %229 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %227, i32\l... %8\l  %230 = load i32, i32 addrspace(3)* %229, align 4, !tbaa !5\l  %231 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %227, i32 %8\l  %232 = load i32, i32 addrspace(3)* %231, align 4, !tbaa !5\l  %233 = add nsw i32 %232, %230\l  %234 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %228, i32\l... %8\l  %235 = load i32, i32 addrspace(3)* %234, align 4, !tbaa !5\l  %236 = sub nsw i32 %235, %3\l  %237 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %227, i32\l... %125\l  %238 = load i32, i32 addrspace(3)* %237, align 4, !tbaa !5\l  %239 = sub nsw i32 %238, %3\l  %240 = tail call i32 @llvm.smax.i32(i32 %233, i32 %236)\l  %241 = tail call i32 @llvm.smax.i32(i32 %240, i32 %239)\l  %242 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %228, i32\l... %125\l  store i32 %241, i32 addrspace(3)* %242, align 4, !tbaa !5\l  br label %243\l}"];
	Node0x5be2ea0 -> Node0x5be2e50;
	Node0x5be2e50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%243:\l243:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %244 = icmp ugt i32 %8, 6\l  br i1 %244, label %262, label %245\l|{<s0>T|<s1>F}}"];
	Node0x5be2e50:s0 -> Node0x5be41c0;
	Node0x5be2e50:s1 -> Node0x5be4210;
	Node0x5be4210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%245:\l245:                                              \l  %246 = sub nuw nsw i32 6, %8\l  %247 = sub nuw nsw i32 7, %8\l  %248 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %246, i32\l... %8\l  %249 = load i32, i32 addrspace(3)* %248, align 4, !tbaa !5\l  %250 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %246, i32 %8\l  %251 = load i32, i32 addrspace(3)* %250, align 4, !tbaa !5\l  %252 = add nsw i32 %251, %249\l  %253 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %247, i32\l... %8\l  %254 = load i32, i32 addrspace(3)* %253, align 4, !tbaa !5\l  %255 = sub nsw i32 %254, %3\l  %256 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %246, i32\l... %125\l  %257 = load i32, i32 addrspace(3)* %256, align 4, !tbaa !5\l  %258 = sub nsw i32 %257, %3\l  %259 = tail call i32 @llvm.smax.i32(i32 %252, i32 %255)\l  %260 = tail call i32 @llvm.smax.i32(i32 %259, i32 %258)\l  %261 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %247, i32\l... %125\l  store i32 %260, i32 addrspace(3)* %261, align 4, !tbaa !5\l  br label %262\l}"];
	Node0x5be4210 -> Node0x5be41c0;
	Node0x5be41c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%262:\l262:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %263 = icmp ugt i32 %8, 7\l  br i1 %263, label %281, label %264\l|{<s0>T|<s1>F}}"];
	Node0x5be41c0:s0 -> Node0x5bdcee0;
	Node0x5be41c0:s1 -> Node0x5bdcf30;
	Node0x5bdcf30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%264:\l264:                                              \l  %265 = sub nuw nsw i32 7, %8\l  %266 = sub nuw nsw i32 8, %8\l  %267 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %265, i32\l... %8\l  %268 = load i32, i32 addrspace(3)* %267, align 4, !tbaa !5\l  %269 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %265, i32 %8\l  %270 = load i32, i32 addrspace(3)* %269, align 4, !tbaa !5\l  %271 = add nsw i32 %270, %268\l  %272 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %266, i32\l... %8\l  %273 = load i32, i32 addrspace(3)* %272, align 4, !tbaa !5\l  %274 = sub nsw i32 %273, %3\l  %275 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %265, i32\l... %125\l  %276 = load i32, i32 addrspace(3)* %275, align 4, !tbaa !5\l  %277 = sub nsw i32 %276, %3\l  %278 = tail call i32 @llvm.smax.i32(i32 %271, i32 %274)\l  %279 = tail call i32 @llvm.smax.i32(i32 %278, i32 %277)\l  %280 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %266, i32\l... %125\l  store i32 %279, i32 addrspace(3)* %280, align 4, !tbaa !5\l  br label %281\l}"];
	Node0x5bdcf30 -> Node0x5bdcee0;
	Node0x5bdcee0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%281:\l281:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %282 = icmp ugt i32 %8, 8\l  br i1 %282, label %300, label %283\l|{<s0>T|<s1>F}}"];
	Node0x5bdcee0:s0 -> Node0x5be6890;
	Node0x5bdcee0:s1 -> Node0x5be68e0;
	Node0x5be68e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%283:\l283:                                              \l  %284 = sub nuw nsw i32 8, %8\l  %285 = sub nuw nsw i32 9, %8\l  %286 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %284, i32\l... %8\l  %287 = load i32, i32 addrspace(3)* %286, align 4, !tbaa !5\l  %288 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %284, i32 %8\l  %289 = load i32, i32 addrspace(3)* %288, align 4, !tbaa !5\l  %290 = add nsw i32 %289, %287\l  %291 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %285, i32\l... %8\l  %292 = load i32, i32 addrspace(3)* %291, align 4, !tbaa !5\l  %293 = sub nsw i32 %292, %3\l  %294 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %284, i32\l... %125\l  %295 = load i32, i32 addrspace(3)* %294, align 4, !tbaa !5\l  %296 = sub nsw i32 %295, %3\l  %297 = tail call i32 @llvm.smax.i32(i32 %290, i32 %293)\l  %298 = tail call i32 @llvm.smax.i32(i32 %297, i32 %296)\l  %299 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %285, i32\l... %125\l  store i32 %298, i32 addrspace(3)* %299, align 4, !tbaa !5\l  br label %300\l}"];
	Node0x5be68e0 -> Node0x5be6890;
	Node0x5be6890 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%300:\l300:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %301 = icmp ugt i32 %8, 9\l  br i1 %301, label %319, label %302\l|{<s0>T|<s1>F}}"];
	Node0x5be6890:s0 -> Node0x5be77f0;
	Node0x5be6890:s1 -> Node0x5be7840;
	Node0x5be7840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%302:\l302:                                              \l  %303 = sub nuw nsw i32 9, %8\l  %304 = sub nuw nsw i32 10, %8\l  %305 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %303, i32\l... %8\l  %306 = load i32, i32 addrspace(3)* %305, align 4, !tbaa !5\l  %307 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %303, i32 %8\l  %308 = load i32, i32 addrspace(3)* %307, align 4, !tbaa !5\l  %309 = add nsw i32 %308, %306\l  %310 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %304, i32\l... %8\l  %311 = load i32, i32 addrspace(3)* %310, align 4, !tbaa !5\l  %312 = sub nsw i32 %311, %3\l  %313 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %303, i32\l... %125\l  %314 = load i32, i32 addrspace(3)* %313, align 4, !tbaa !5\l  %315 = sub nsw i32 %314, %3\l  %316 = tail call i32 @llvm.smax.i32(i32 %309, i32 %312)\l  %317 = tail call i32 @llvm.smax.i32(i32 %316, i32 %315)\l  %318 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %304, i32\l... %125\l  store i32 %317, i32 addrspace(3)* %318, align 4, !tbaa !5\l  br label %319\l}"];
	Node0x5be7840 -> Node0x5be77f0;
	Node0x5be77f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%319:\l319:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %320 = icmp ugt i32 %8, 10\l  br i1 %320, label %338, label %321\l|{<s0>T|<s1>F}}"];
	Node0x5be77f0:s0 -> Node0x5be8750;
	Node0x5be77f0:s1 -> Node0x5be87a0;
	Node0x5be87a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%321:\l321:                                              \l  %322 = sub nuw nsw i32 10, %8\l  %323 = sub nuw nsw i32 11, %8\l  %324 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %322, i32\l... %8\l  %325 = load i32, i32 addrspace(3)* %324, align 4, !tbaa !5\l  %326 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %322, i32 %8\l  %327 = load i32, i32 addrspace(3)* %326, align 4, !tbaa !5\l  %328 = add nsw i32 %327, %325\l  %329 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %323, i32\l... %8\l  %330 = load i32, i32 addrspace(3)* %329, align 4, !tbaa !5\l  %331 = sub nsw i32 %330, %3\l  %332 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %322, i32\l... %125\l  %333 = load i32, i32 addrspace(3)* %332, align 4, !tbaa !5\l  %334 = sub nsw i32 %333, %3\l  %335 = tail call i32 @llvm.smax.i32(i32 %328, i32 %331)\l  %336 = tail call i32 @llvm.smax.i32(i32 %335, i32 %334)\l  %337 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %323, i32\l... %125\l  store i32 %336, i32 addrspace(3)* %337, align 4, !tbaa !5\l  br label %338\l}"];
	Node0x5be87a0 -> Node0x5be8750;
	Node0x5be8750 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%338:\l338:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %339 = icmp ugt i32 %8, 11\l  br i1 %339, label %357, label %340\l|{<s0>T|<s1>F}}"];
	Node0x5be8750:s0 -> Node0x5be96b0;
	Node0x5be8750:s1 -> Node0x5be9700;
	Node0x5be9700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%340:\l340:                                              \l  %341 = sub nuw nsw i32 11, %8\l  %342 = sub nuw nsw i32 12, %8\l  %343 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %341, i32\l... %8\l  %344 = load i32, i32 addrspace(3)* %343, align 4, !tbaa !5\l  %345 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %341, i32 %8\l  %346 = load i32, i32 addrspace(3)* %345, align 4, !tbaa !5\l  %347 = add nsw i32 %346, %344\l  %348 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %342, i32\l... %8\l  %349 = load i32, i32 addrspace(3)* %348, align 4, !tbaa !5\l  %350 = sub nsw i32 %349, %3\l  %351 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %341, i32\l... %125\l  %352 = load i32, i32 addrspace(3)* %351, align 4, !tbaa !5\l  %353 = sub nsw i32 %352, %3\l  %354 = tail call i32 @llvm.smax.i32(i32 %347, i32 %350)\l  %355 = tail call i32 @llvm.smax.i32(i32 %354, i32 %353)\l  %356 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %342, i32\l... %125\l  store i32 %355, i32 addrspace(3)* %356, align 4, !tbaa !5\l  br label %357\l}"];
	Node0x5be9700 -> Node0x5be96b0;
	Node0x5be96b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%357:\l357:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %358 = icmp ugt i32 %8, 12\l  br i1 %358, label %376, label %359\l|{<s0>T|<s1>F}}"];
	Node0x5be96b0:s0 -> Node0x5bec5f0;
	Node0x5be96b0:s1 -> Node0x5bec640;
	Node0x5bec640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%359:\l359:                                              \l  %360 = sub nuw nsw i32 12, %8\l  %361 = sub nuw nsw i32 13, %8\l  %362 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %360, i32\l... %8\l  %363 = load i32, i32 addrspace(3)* %362, align 4, !tbaa !5\l  %364 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %360, i32 %8\l  %365 = load i32, i32 addrspace(3)* %364, align 4, !tbaa !5\l  %366 = add nsw i32 %365, %363\l  %367 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %361, i32\l... %8\l  %368 = load i32, i32 addrspace(3)* %367, align 4, !tbaa !5\l  %369 = sub nsw i32 %368, %3\l  %370 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %360, i32\l... %125\l  %371 = load i32, i32 addrspace(3)* %370, align 4, !tbaa !5\l  %372 = sub nsw i32 %371, %3\l  %373 = tail call i32 @llvm.smax.i32(i32 %366, i32 %369)\l  %374 = tail call i32 @llvm.smax.i32(i32 %373, i32 %372)\l  %375 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %361, i32\l... %125\l  store i32 %374, i32 addrspace(3)* %375, align 4, !tbaa !5\l  br label %376\l}"];
	Node0x5bec640 -> Node0x5bec5f0;
	Node0x5bec5f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%376:\l376:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %377 = icmp ugt i32 %8, 13\l  br i1 %377, label %395, label %378\l|{<s0>T|<s1>F}}"];
	Node0x5bec5f0:s0 -> Node0x5bed550;
	Node0x5bec5f0:s1 -> Node0x5bed5a0;
	Node0x5bed5a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%378:\l378:                                              \l  %379 = sub nuw nsw i32 13, %8\l  %380 = sub nuw nsw i32 14, %8\l  %381 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %379, i32\l... %8\l  %382 = load i32, i32 addrspace(3)* %381, align 4, !tbaa !5\l  %383 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %379, i32 %8\l  %384 = load i32, i32 addrspace(3)* %383, align 4, !tbaa !5\l  %385 = add nsw i32 %384, %382\l  %386 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %380, i32\l... %8\l  %387 = load i32, i32 addrspace(3)* %386, align 4, !tbaa !5\l  %388 = sub nsw i32 %387, %3\l  %389 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %379, i32\l... %125\l  %390 = load i32, i32 addrspace(3)* %389, align 4, !tbaa !5\l  %391 = sub nsw i32 %390, %3\l  %392 = tail call i32 @llvm.smax.i32(i32 %385, i32 %388)\l  %393 = tail call i32 @llvm.smax.i32(i32 %392, i32 %391)\l  %394 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %380, i32\l... %125\l  store i32 %393, i32 addrspace(3)* %394, align 4, !tbaa !5\l  br label %395\l}"];
	Node0x5bed5a0 -> Node0x5bed550;
	Node0x5bed550 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%395:\l395:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %396 = icmp ugt i32 %8, 14\l  br i1 %396, label %414, label %397\l|{<s0>T|<s1>F}}"];
	Node0x5bed550:s0 -> Node0x5bee4b0;
	Node0x5bed550:s1 -> Node0x5bee500;
	Node0x5bee500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%397:\l397:                                              \l  %398 = sub nuw nsw i32 14, %8\l  %399 = sub nuw nsw i32 15, %8\l  %400 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %398, i32\l... %8\l  %401 = load i32, i32 addrspace(3)* %400, align 4, !tbaa !5\l  %402 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %398, i32 %8\l  %403 = load i32, i32 addrspace(3)* %402, align 4, !tbaa !5\l  %404 = add nsw i32 %403, %401\l  %405 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %399, i32\l... %8\l  %406 = load i32, i32 addrspace(3)* %405, align 4, !tbaa !5\l  %407 = sub nsw i32 %406, %3\l  %408 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %398, i32\l... %125\l  %409 = load i32, i32 addrspace(3)* %408, align 4, !tbaa !5\l  %410 = sub nsw i32 %409, %3\l  %411 = tail call i32 @llvm.smax.i32(i32 %404, i32 %407)\l  %412 = tail call i32 @llvm.smax.i32(i32 %411, i32 %410)\l  %413 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %399, i32\l... %125\l  store i32 %412, i32 addrspace(3)* %413, align 4, !tbaa !5\l  br label %414\l}"];
	Node0x5bee500 -> Node0x5bee4b0;
	Node0x5bee4b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%414:\l414:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %415 = icmp ugt i32 %8, 15\l  %416 = sub nsw i32 15, %8\l  br i1 %415, label %433, label %417\l|{<s0>T|<s1>F}}"];
	Node0x5bee4b0:s0 -> Node0x5bef4a0;
	Node0x5bee4b0:s1 -> Node0x5bef4f0;
	Node0x5bef4f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%417:\l417:                                              \l  %418 = sub nuw nsw i32 16, %8\l  %419 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %8\l  %420 = load i32, i32 addrspace(3)* %419, align 4, !tbaa !5\l  %421 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32 %8\l  %422 = load i32, i32 addrspace(3)* %421, align 4, !tbaa !5\l  %423 = add nsw i32 %422, %420\l  %424 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %418, i32\l... %8\l  %425 = load i32, i32 addrspace(3)* %424, align 4, !tbaa !5\l  %426 = sub nsw i32 %425, %3\l  %427 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %125\l  %428 = load i32, i32 addrspace(3)* %427, align 4, !tbaa !5\l  %429 = sub nsw i32 %428, %3\l  %430 = tail call i32 @llvm.smax.i32(i32 %423, i32 %426)\l  %431 = tail call i32 @llvm.smax.i32(i32 %430, i32 %429)\l  %432 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %418, i32\l... %125\l  store i32 %431, i32 addrspace(3)* %432, align 4, !tbaa !5\l  br label %433\l}"];
	Node0x5bef4f0 -> Node0x5bef4a0;
	Node0x5bef4a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%433:\l433:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %434 = add nuw nsw i32 %8, 16\l  %435 = sub nsw i32 16, %8\l  br i1 %396, label %453, label %436\l|{<s0>T|<s1>F}}"];
	Node0x5bef4a0:s0 -> Node0x5bf0430;
	Node0x5bef4a0:s1 -> Node0x5bf0480;
	Node0x5bf0480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%436:\l436:                                              \l  %437 = add nuw nsw i32 %8, 2\l  %438 = add nuw nsw i32 %8, 1\l  %439 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %438\l  %440 = load i32, i32 addrspace(3)* %439, align 4, !tbaa !5\l  %441 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %438\l  %442 = load i32, i32 addrspace(3)* %441, align 4, !tbaa !5\l  %443 = add nsw i32 %442, %440\l  %444 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %438\l  %445 = load i32, i32 addrspace(3)* %444, align 4, !tbaa !5\l  %446 = sub nsw i32 %445, %3\l  %447 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %437\l  %448 = load i32, i32 addrspace(3)* %447, align 4, !tbaa !5\l  %449 = sub nsw i32 %448, %3\l  %450 = tail call i32 @llvm.smax.i32(i32 %443, i32 %446)\l  %451 = tail call i32 @llvm.smax.i32(i32 %450, i32 %449)\l  %452 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %437\l  store i32 %451, i32 addrspace(3)* %452, align 4, !tbaa !5\l  br label %453\l}"];
	Node0x5bf0480 -> Node0x5bf0430;
	Node0x5bf0430 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%453:\l453:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %377, label %471, label %454\l|{<s0>T|<s1>F}}"];
	Node0x5bf0430:s0 -> Node0x5bf1300;
	Node0x5bf0430:s1 -> Node0x5bf1350;
	Node0x5bf1350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%454:\l454:                                              \l  %455 = add nuw nsw i32 %8, 3\l  %456 = add nuw nsw i32 %8, 2\l  %457 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %456\l  %458 = load i32, i32 addrspace(3)* %457, align 4, !tbaa !5\l  %459 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %456\l  %460 = load i32, i32 addrspace(3)* %459, align 4, !tbaa !5\l  %461 = add nsw i32 %460, %458\l  %462 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %456\l  %463 = load i32, i32 addrspace(3)* %462, align 4, !tbaa !5\l  %464 = sub nsw i32 %463, %3\l  %465 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %455\l  %466 = load i32, i32 addrspace(3)* %465, align 4, !tbaa !5\l  %467 = sub nsw i32 %466, %3\l  %468 = tail call i32 @llvm.smax.i32(i32 %461, i32 %464)\l  %469 = tail call i32 @llvm.smax.i32(i32 %468, i32 %467)\l  %470 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %455\l  store i32 %469, i32 addrspace(3)* %470, align 4, !tbaa !5\l  br label %471\l}"];
	Node0x5bf1350 -> Node0x5bf1300;
	Node0x5bf1300 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%471:\l471:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %358, label %489, label %472\l|{<s0>T|<s1>F}}"];
	Node0x5bf1300:s0 -> Node0x5bf21d0;
	Node0x5bf1300:s1 -> Node0x5bf2220;
	Node0x5bf2220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%472:\l472:                                              \l  %473 = add nuw nsw i32 %8, 4\l  %474 = add nuw nsw i32 %8, 3\l  %475 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %474\l  %476 = load i32, i32 addrspace(3)* %475, align 4, !tbaa !5\l  %477 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %474\l  %478 = load i32, i32 addrspace(3)* %477, align 4, !tbaa !5\l  %479 = add nsw i32 %478, %476\l  %480 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %474\l  %481 = load i32, i32 addrspace(3)* %480, align 4, !tbaa !5\l  %482 = sub nsw i32 %481, %3\l  %483 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %473\l  %484 = load i32, i32 addrspace(3)* %483, align 4, !tbaa !5\l  %485 = sub nsw i32 %484, %3\l  %486 = tail call i32 @llvm.smax.i32(i32 %479, i32 %482)\l  %487 = tail call i32 @llvm.smax.i32(i32 %486, i32 %485)\l  %488 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %473\l  store i32 %487, i32 addrspace(3)* %488, align 4, !tbaa !5\l  br label %489\l}"];
	Node0x5bf2220 -> Node0x5bf21d0;
	Node0x5bf21d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%489:\l489:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %339, label %507, label %490\l|{<s0>T|<s1>F}}"];
	Node0x5bf21d0:s0 -> Node0x5bf34b0;
	Node0x5bf21d0:s1 -> Node0x5bf3500;
	Node0x5bf3500 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%490:\l490:                                              \l  %491 = add nuw nsw i32 %8, 5\l  %492 = add nuw nsw i32 %8, 4\l  %493 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %492\l  %494 = load i32, i32 addrspace(3)* %493, align 4, !tbaa !5\l  %495 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %492\l  %496 = load i32, i32 addrspace(3)* %495, align 4, !tbaa !5\l  %497 = add nsw i32 %496, %494\l  %498 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %492\l  %499 = load i32, i32 addrspace(3)* %498, align 4, !tbaa !5\l  %500 = sub nsw i32 %499, %3\l  %501 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %491\l  %502 = load i32, i32 addrspace(3)* %501, align 4, !tbaa !5\l  %503 = sub nsw i32 %502, %3\l  %504 = tail call i32 @llvm.smax.i32(i32 %497, i32 %500)\l  %505 = tail call i32 @llvm.smax.i32(i32 %504, i32 %503)\l  %506 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %491\l  store i32 %505, i32 addrspace(3)* %506, align 4, !tbaa !5\l  br label %507\l}"];
	Node0x5bf3500 -> Node0x5bf34b0;
	Node0x5bf34b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%507:\l507:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %320, label %525, label %508\l|{<s0>T|<s1>F}}"];
	Node0x5bf34b0:s0 -> Node0x5bf4380;
	Node0x5bf34b0:s1 -> Node0x5bf43d0;
	Node0x5bf43d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%508:\l508:                                              \l  %509 = add nuw nsw i32 %8, 6\l  %510 = add nuw nsw i32 %8, 5\l  %511 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %510\l  %512 = load i32, i32 addrspace(3)* %511, align 4, !tbaa !5\l  %513 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %510\l  %514 = load i32, i32 addrspace(3)* %513, align 4, !tbaa !5\l  %515 = add nsw i32 %514, %512\l  %516 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %510\l  %517 = load i32, i32 addrspace(3)* %516, align 4, !tbaa !5\l  %518 = sub nsw i32 %517, %3\l  %519 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %509\l  %520 = load i32, i32 addrspace(3)* %519, align 4, !tbaa !5\l  %521 = sub nsw i32 %520, %3\l  %522 = tail call i32 @llvm.smax.i32(i32 %515, i32 %518)\l  %523 = tail call i32 @llvm.smax.i32(i32 %522, i32 %521)\l  %524 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %509\l  store i32 %523, i32 addrspace(3)* %524, align 4, !tbaa !5\l  br label %525\l}"];
	Node0x5bf43d0 -> Node0x5bf4380;
	Node0x5bf4380 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%525:\l525:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %301, label %543, label %526\l|{<s0>T|<s1>F}}"];
	Node0x5bf4380:s0 -> Node0x5be5530;
	Node0x5bf4380:s1 -> Node0x5be5580;
	Node0x5be5580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%526:\l526:                                              \l  %527 = add nuw nsw i32 %8, 7\l  %528 = add nuw nsw i32 %8, 6\l  %529 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %528\l  %530 = load i32, i32 addrspace(3)* %529, align 4, !tbaa !5\l  %531 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %528\l  %532 = load i32, i32 addrspace(3)* %531, align 4, !tbaa !5\l  %533 = add nsw i32 %532, %530\l  %534 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %528\l  %535 = load i32, i32 addrspace(3)* %534, align 4, !tbaa !5\l  %536 = sub nsw i32 %535, %3\l  %537 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %527\l  %538 = load i32, i32 addrspace(3)* %537, align 4, !tbaa !5\l  %539 = sub nsw i32 %538, %3\l  %540 = tail call i32 @llvm.smax.i32(i32 %533, i32 %536)\l  %541 = tail call i32 @llvm.smax.i32(i32 %540, i32 %539)\l  %542 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %527\l  store i32 %541, i32 addrspace(3)* %542, align 4, !tbaa !5\l  br label %543\l}"];
	Node0x5be5580 -> Node0x5be5530;
	Node0x5be5530 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%543:\l543:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %282, label %561, label %544\l|{<s0>T|<s1>F}}"];
	Node0x5be5530:s0 -> Node0x5bf7130;
	Node0x5be5530:s1 -> Node0x5bf7180;
	Node0x5bf7180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%544:\l544:                                              \l  %545 = add nuw nsw i32 %8, 8\l  %546 = add nuw nsw i32 %8, 7\l  %547 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %546\l  %548 = load i32, i32 addrspace(3)* %547, align 4, !tbaa !5\l  %549 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %546\l  %550 = load i32, i32 addrspace(3)* %549, align 4, !tbaa !5\l  %551 = add nsw i32 %550, %548\l  %552 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %546\l  %553 = load i32, i32 addrspace(3)* %552, align 4, !tbaa !5\l  %554 = sub nsw i32 %553, %3\l  %555 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %545\l  %556 = load i32, i32 addrspace(3)* %555, align 4, !tbaa !5\l  %557 = sub nsw i32 %556, %3\l  %558 = tail call i32 @llvm.smax.i32(i32 %551, i32 %554)\l  %559 = tail call i32 @llvm.smax.i32(i32 %558, i32 %557)\l  %560 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %545\l  store i32 %559, i32 addrspace(3)* %560, align 4, !tbaa !5\l  br label %561\l}"];
	Node0x5bf7180 -> Node0x5bf7130;
	Node0x5bf7130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%561:\l561:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %263, label %579, label %562\l|{<s0>T|<s1>F}}"];
	Node0x5bf7130:s0 -> Node0x5bf8000;
	Node0x5bf7130:s1 -> Node0x5bf8050;
	Node0x5bf8050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%562:\l562:                                              \l  %563 = add nuw nsw i32 %8, 9\l  %564 = add nuw nsw i32 %8, 8\l  %565 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %564\l  %566 = load i32, i32 addrspace(3)* %565, align 4, !tbaa !5\l  %567 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %564\l  %568 = load i32, i32 addrspace(3)* %567, align 4, !tbaa !5\l  %569 = add nsw i32 %568, %566\l  %570 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %564\l  %571 = load i32, i32 addrspace(3)* %570, align 4, !tbaa !5\l  %572 = sub nsw i32 %571, %3\l  %573 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %563\l  %574 = load i32, i32 addrspace(3)* %573, align 4, !tbaa !5\l  %575 = sub nsw i32 %574, %3\l  %576 = tail call i32 @llvm.smax.i32(i32 %569, i32 %572)\l  %577 = tail call i32 @llvm.smax.i32(i32 %576, i32 %575)\l  %578 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %563\l  store i32 %577, i32 addrspace(3)* %578, align 4, !tbaa !5\l  br label %579\l}"];
	Node0x5bf8050 -> Node0x5bf8000;
	Node0x5bf8000 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%579:\l579:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %244, label %597, label %580\l|{<s0>T|<s1>F}}"];
	Node0x5bf8000:s0 -> Node0x5bf8ed0;
	Node0x5bf8000:s1 -> Node0x5bf8f20;
	Node0x5bf8f20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%580:\l580:                                              \l  %581 = add nuw nsw i32 %8, 10\l  %582 = add nuw nsw i32 %8, 9\l  %583 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %582\l  %584 = load i32, i32 addrspace(3)* %583, align 4, !tbaa !5\l  %585 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %582\l  %586 = load i32, i32 addrspace(3)* %585, align 4, !tbaa !5\l  %587 = add nsw i32 %586, %584\l  %588 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %582\l  %589 = load i32, i32 addrspace(3)* %588, align 4, !tbaa !5\l  %590 = sub nsw i32 %589, %3\l  %591 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %581\l  %592 = load i32, i32 addrspace(3)* %591, align 4, !tbaa !5\l  %593 = sub nsw i32 %592, %3\l  %594 = tail call i32 @llvm.smax.i32(i32 %587, i32 %590)\l  %595 = tail call i32 @llvm.smax.i32(i32 %594, i32 %593)\l  %596 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %581\l  store i32 %595, i32 addrspace(3)* %596, align 4, !tbaa !5\l  br label %597\l}"];
	Node0x5bf8f20 -> Node0x5bf8ed0;
	Node0x5bf8ed0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%597:\l597:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %225, label %615, label %598\l|{<s0>T|<s1>F}}"];
	Node0x5bf8ed0:s0 -> Node0x5bf9da0;
	Node0x5bf8ed0:s1 -> Node0x5bf9df0;
	Node0x5bf9df0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%598:\l598:                                              \l  %599 = add nuw nsw i32 %8, 11\l  %600 = add nuw nsw i32 %8, 10\l  %601 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %600\l  %602 = load i32, i32 addrspace(3)* %601, align 4, !tbaa !5\l  %603 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %600\l  %604 = load i32, i32 addrspace(3)* %603, align 4, !tbaa !5\l  %605 = add nsw i32 %604, %602\l  %606 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %600\l  %607 = load i32, i32 addrspace(3)* %606, align 4, !tbaa !5\l  %608 = sub nsw i32 %607, %3\l  %609 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %599\l  %610 = load i32, i32 addrspace(3)* %609, align 4, !tbaa !5\l  %611 = sub nsw i32 %610, %3\l  %612 = tail call i32 @llvm.smax.i32(i32 %605, i32 %608)\l  %613 = tail call i32 @llvm.smax.i32(i32 %612, i32 %611)\l  %614 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %599\l  store i32 %613, i32 addrspace(3)* %614, align 4, !tbaa !5\l  br label %615\l}"];
	Node0x5bf9df0 -> Node0x5bf9da0;
	Node0x5bf9da0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%615:\l615:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %206, label %633, label %616\l|{<s0>T|<s1>F}}"];
	Node0x5bf9da0:s0 -> Node0x5bfac70;
	Node0x5bf9da0:s1 -> Node0x5bfacc0;
	Node0x5bfacc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%616:\l616:                                              \l  %617 = add nuw nsw i32 %8, 12\l  %618 = add nuw nsw i32 %8, 11\l  %619 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %618\l  %620 = load i32, i32 addrspace(3)* %619, align 4, !tbaa !5\l  %621 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %618\l  %622 = load i32, i32 addrspace(3)* %621, align 4, !tbaa !5\l  %623 = add nsw i32 %622, %620\l  %624 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %618\l  %625 = load i32, i32 addrspace(3)* %624, align 4, !tbaa !5\l  %626 = sub nsw i32 %625, %3\l  %627 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %617\l  %628 = load i32, i32 addrspace(3)* %627, align 4, !tbaa !5\l  %629 = sub nsw i32 %628, %3\l  %630 = tail call i32 @llvm.smax.i32(i32 %623, i32 %626)\l  %631 = tail call i32 @llvm.smax.i32(i32 %630, i32 %629)\l  %632 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %617\l  store i32 %631, i32 addrspace(3)* %632, align 4, !tbaa !5\l  br label %633\l}"];
	Node0x5bfacc0 -> Node0x5bfac70;
	Node0x5bfac70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%633:\l633:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %187, label %651, label %634\l|{<s0>T|<s1>F}}"];
	Node0x5bfac70:s0 -> Node0x5bfbb40;
	Node0x5bfac70:s1 -> Node0x5bfbb90;
	Node0x5bfbb90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%634:\l634:                                              \l  %635 = add nuw nsw i32 %8, 13\l  %636 = add nuw nsw i32 %8, 12\l  %637 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %636\l  %638 = load i32, i32 addrspace(3)* %637, align 4, !tbaa !5\l  %639 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %636\l  %640 = load i32, i32 addrspace(3)* %639, align 4, !tbaa !5\l  %641 = add nsw i32 %640, %638\l  %642 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %636\l  %643 = load i32, i32 addrspace(3)* %642, align 4, !tbaa !5\l  %644 = sub nsw i32 %643, %3\l  %645 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %635\l  %646 = load i32, i32 addrspace(3)* %645, align 4, !tbaa !5\l  %647 = sub nsw i32 %646, %3\l  %648 = tail call i32 @llvm.smax.i32(i32 %641, i32 %644)\l  %649 = tail call i32 @llvm.smax.i32(i32 %648, i32 %647)\l  %650 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %635\l  store i32 %649, i32 addrspace(3)* %650, align 4, !tbaa !5\l  br label %651\l}"];
	Node0x5bfbb90 -> Node0x5bfbb40;
	Node0x5bfbb40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%651:\l651:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %168, label %669, label %652\l|{<s0>T|<s1>F}}"];
	Node0x5bfbb40:s0 -> Node0x5bfca10;
	Node0x5bfbb40:s1 -> Node0x5bfca60;
	Node0x5bfca60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%652:\l652:                                              \l  %653 = add nuw nsw i32 %8, 14\l  %654 = add nuw nsw i32 %8, 13\l  %655 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %654\l  %656 = load i32, i32 addrspace(3)* %655, align 4, !tbaa !5\l  %657 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %654\l  %658 = load i32, i32 addrspace(3)* %657, align 4, !tbaa !5\l  %659 = add nsw i32 %658, %656\l  %660 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %654\l  %661 = load i32, i32 addrspace(3)* %660, align 4, !tbaa !5\l  %662 = sub nsw i32 %661, %3\l  %663 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %653\l  %664 = load i32, i32 addrspace(3)* %663, align 4, !tbaa !5\l  %665 = sub nsw i32 %664, %3\l  %666 = tail call i32 @llvm.smax.i32(i32 %659, i32 %662)\l  %667 = tail call i32 @llvm.smax.i32(i32 %666, i32 %665)\l  %668 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %653\l  store i32 %667, i32 addrspace(3)* %668, align 4, !tbaa !5\l  br label %669\l}"];
	Node0x5bfca60 -> Node0x5bfca10;
	Node0x5bfca10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%669:\l669:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %149, label %687, label %670\l|{<s0>T|<s1>F}}"];
	Node0x5bfca10:s0 -> Node0x5bfd8e0;
	Node0x5bfca10:s1 -> Node0x5bfd930;
	Node0x5bfd930 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4987a70",label="{%670:\l670:                                              \l  %671 = add nuw nsw i32 %8, 15\l  %672 = add nuw nsw i32 %8, 14\l  %673 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %672\l  %674 = load i32, i32 addrspace(3)* %673, align 4, !tbaa !5\l  %675 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %672\l  %676 = load i32, i32 addrspace(3)* %675, align 4, !tbaa !5\l  %677 = add nsw i32 %676, %674\l  %678 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %672\l  %679 = load i32, i32 addrspace(3)* %678, align 4, !tbaa !5\l  %680 = sub nsw i32 %679, %3\l  %681 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %671\l  %682 = load i32, i32 addrspace(3)* %681, align 4, !tbaa !5\l  %683 = sub nsw i32 %682, %3\l  %684 = tail call i32 @llvm.smax.i32(i32 %677, i32 %680)\l  %685 = tail call i32 @llvm.smax.i32(i32 %684, i32 %683)\l  %686 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %671\l  store i32 %685, i32 addrspace(3)* %686, align 4, !tbaa !5\l  br label %687\l}"];
	Node0x5bfd930 -> Node0x5bfd8e0;
	Node0x5bfd8e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%687:\l687:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  br i1 %131, label %688, label %704\l|{<s0>T|<s1>F}}"];
	Node0x5bfd8e0:s0 -> Node0x5bfe7b0;
	Node0x5bfd8e0:s1 -> Node0x5bfe800;
	Node0x5bfe7b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b39670",label="{%688:\l688:                                              \l  %689 = add nuw nsw i32 %8, 15\l  %690 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %689\l  %691 = load i32, i32 addrspace(3)* %690, align 4, !tbaa !5\l  %692 = getelementptr inbounds [16 x [16 x i32]], [16 x [16 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE3ref, i32 0, i32 %416, i32\l... %689\l  %693 = load i32, i32 addrspace(3)* %692, align 4, !tbaa !5\l  %694 = add nsw i32 %693, %691\l  %695 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %689\l  %696 = load i32, i32 addrspace(3)* %695, align 4, !tbaa !5\l  %697 = sub nsw i32 %696, %3\l  %698 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %416, i32\l... %434\l  %699 = load i32, i32 addrspace(3)* %698, align 4, !tbaa !5\l  %700 = sub nsw i32 %699, %3\l  %701 = tail call i32 @llvm.smax.i32(i32 %694, i32 %697)\l  %702 = tail call i32 @llvm.smax.i32(i32 %701, i32 %700)\l  %703 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 %435, i32\l... %434\l  store i32 %702, i32 addrspace(3)* %703, align 4, !tbaa !5\l  br label %704\l}"];
	Node0x5bfe7b0 -> Node0x5bfe800;
	Node0x5bfe800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%704:\l704:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %705 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 1, i32 %125\l  %706 = load i32, i32 addrspace(3)* %705, align 4, !tbaa !5\l  %707 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %20\l  store i32 %706, i32 addrspace(1)* %707, align 4, !tbaa !5\l  %708 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 2, i32 %125\l  %709 = load i32, i32 addrspace(3)* %708, align 4, !tbaa !5\l  %710 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %25\l  store i32 %709, i32 addrspace(1)* %710, align 4, !tbaa !5\l  %711 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 3, i32 %125\l  %712 = load i32, i32 addrspace(3)* %711, align 4, !tbaa !5\l  %713 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %31\l  store i32 %712, i32 addrspace(1)* %713, align 4, !tbaa !5\l  %714 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 4, i32 %125\l  %715 = load i32, i32 addrspace(3)* %714, align 4, !tbaa !5\l  %716 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %37\l  store i32 %715, i32 addrspace(1)* %716, align 4, !tbaa !5\l  %717 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 5, i32 %125\l  %718 = load i32, i32 addrspace(3)* %717, align 4, !tbaa !5\l  %719 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %43\l  store i32 %718, i32 addrspace(1)* %719, align 4, !tbaa !5\l  %720 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 6, i32 %125\l  %721 = load i32, i32 addrspace(3)* %720, align 4, !tbaa !5\l  %722 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %49\l  store i32 %721, i32 addrspace(1)* %722, align 4, !tbaa !5\l  %723 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 7, i32 %125\l  %724 = load i32, i32 addrspace(3)* %723, align 4, !tbaa !5\l  %725 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %55\l  store i32 %724, i32 addrspace(1)* %725, align 4, !tbaa !5\l  %726 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 8, i32 %125\l  %727 = load i32, i32 addrspace(3)* %726, align 4, !tbaa !5\l  %728 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %61\l  store i32 %727, i32 addrspace(1)* %728, align 4, !tbaa !5\l  %729 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 9, i32 %125\l  %730 = load i32, i32 addrspace(3)* %729, align 4, !tbaa !5\l  %731 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %67\l  store i32 %730, i32 addrspace(1)* %731, align 4, !tbaa !5\l  %732 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 10, i32\l... %125\l  %733 = load i32, i32 addrspace(3)* %732, align 4, !tbaa !5\l  %734 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %73\l  store i32 %733, i32 addrspace(1)* %734, align 4, !tbaa !5\l  %735 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 11, i32\l... %125\l  %736 = load i32, i32 addrspace(3)* %735, align 4, !tbaa !5\l  %737 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %79\l  store i32 %736, i32 addrspace(1)* %737, align 4, !tbaa !5\l  %738 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 12, i32\l... %125\l  %739 = load i32, i32 addrspace(3)* %738, align 4, !tbaa !5\l  %740 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %85\l  store i32 %739, i32 addrspace(1)* %740, align 4, !tbaa !5\l  %741 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 13, i32\l... %125\l  %742 = load i32, i32 addrspace(3)* %741, align 4, !tbaa !5\l  %743 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %91\l  store i32 %742, i32 addrspace(1)* %743, align 4, !tbaa !5\l  %744 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 14, i32\l... %125\l  %745 = load i32, i32 addrspace(3)* %744, align 4, !tbaa !5\l  %746 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %97\l  store i32 %745, i32 addrspace(1)* %746, align 4, !tbaa !5\l  %747 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 15, i32\l... %125\l  %748 = load i32, i32 addrspace(3)* %747, align 4, !tbaa !5\l  %749 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %103\l  store i32 %748, i32 addrspace(1)* %749, align 4, !tbaa !5\l  %750 = getelementptr inbounds [17 x [17 x i32]], [17 x [17 x i32]]\l... addrspace(3)* @_ZZ20needle_cuda_shared_2PiS_iiiiE4temp, i32 0, i32 16, i32\l... %125\l  %751 = load i32, i32 addrspace(3)* %750, align 4, !tbaa !5\l  %752 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %109\l  store i32 %751, i32 addrspace(1)* %752, align 4, !tbaa !5\l  ret void\l}"];
}
