{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697818688179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697818688179 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cntr8 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"cntr8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697818688189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697818688250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697818688250 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697818688832 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697818688862 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697818689400 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1697818689686 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1697818704244 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 3 global CLKCTRL_G10 " "clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697818704605 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1697818704605 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818704605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697818704608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697818704608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697818704609 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697818704609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697818704609 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697818704609 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cntr8.sdc " "Synopsys Design Constraints File file not found: 'cntr8.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697818705346 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697818705346 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u1\|U3_fa_v2\|x2\|_or\|y~0\|datab " "Node \"u2_os_logic\|u0\|u1\|U3_fa_v2\|x2\|_or\|y~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705347 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u1\|U3_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u0\|u1\|U3_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705347 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux0~1\|datad " "Node \"u2_os_logic\|Mux0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705347 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux0~1\|combout " "Node \"u2_os_logic\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705347 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u1\|U3_fa_v2\|x2\|_or\|y~0\|datab " "Node \"u2_os_logic\|u1\|u1\|U3_fa_v2\|x2\|_or\|y~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705347 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u1\|U3_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u1\|u1\|U3_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705347 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux0~1\|datae " "Node \"u2_os_logic\|Mux0~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705347 ""}  } { { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 28 -1 0 } } { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1697818705347 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux1~1\|dataf " "Node \"u2_os_logic\|Mux1~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705348 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux1~1\|combout " "Node \"u2_os_logic\|Mux1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705348 ""}  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1697818705348 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux2~1\|combout " "Node \"u2_os_logic\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u1\|U1_fa_v2\|x2\|_or\|y~0\|dataf " "Node \"u2_os_logic\|u0\|u1\|U1_fa_v2\|x2\|_or\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u1\|U1_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u0\|u1\|U1_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux2~1\|datad " "Node \"u2_os_logic\|Mux2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u1\|U1_fa_v2\|x2\|_or\|y~0\|dataf " "Node \"u2_os_logic\|u1\|u1\|U1_fa_v2\|x2\|_or\|y~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u1\|U1_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u1\|u1\|U1_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux2~1\|datae " "Node \"u2_os_logic\|Mux2~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""}  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 22 -1 0 } } { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1697818705349 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux3~1\|combout " "Node \"u2_os_logic\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u1\|U0_fa_v2\|x2\|_or\|y~0\|datae " "Node \"u2_os_logic\|u0\|u1\|U0_fa_v2\|x2\|_or\|y~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u1\|U0_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u0\|u1\|U0_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux3~1\|datad " "Node \"u2_os_logic\|Mux3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u1\|U0_fa_v2\|x2\|_or\|y~0\|datae " "Node \"u2_os_logic\|u1\|u1\|U0_fa_v2\|x2\|_or\|y~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u1\|U0_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u1\|u1\|U0_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux3~1\|datae " "Node \"u2_os_logic\|Mux3~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""}  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 22 -1 0 } } { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1697818705349 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux4~1\|combout " "Node \"u2_os_logic\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u0\|U3_fa_v2\|x2\|_or\|y~0\|datad " "Node \"u2_os_logic\|u0\|u0\|U3_fa_v2\|x2\|_or\|y~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u0\|U3_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u0\|u0\|U3_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux4~1\|datad " "Node \"u2_os_logic\|Mux4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u0\|U3_fa_v2\|x2\|_or\|y~0\|datad " "Node \"u2_os_logic\|u1\|u0\|U3_fa_v2\|x2\|_or\|y~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u0\|U3_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u1\|u0\|U3_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux4~1\|datae " "Node \"u2_os_logic\|Mux4~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705349 ""}  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 22 -1 0 } } { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1697818705349 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux5~1\|combout " "Node \"u2_os_logic\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u0\|U2_fa_v2\|x2\|_or\|y~0\|datac " "Node \"u2_os_logic\|u0\|u0\|U2_fa_v2\|x2\|_or\|y~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u0\|u0\|U2_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u0\|u0\|U2_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux5~1\|datad " "Node \"u2_os_logic\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u0\|U2_fa_v2\|x2\|_or\|y~0\|datac " "Node \"u2_os_logic\|u1\|u0\|U2_fa_v2\|x2\|_or\|y~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|u1\|u0\|U2_fa_v2\|x2\|_or\|y~0\|combout " "Node \"u2_os_logic\|u1\|u0\|U2_fa_v2\|x2\|_or\|y~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux5~1\|datae " "Node \"u2_os_logic\|Mux5~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""}  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 22 -1 0 } } { "gates.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/gates.v" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1697818705350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux6~1\|combout " "Node \"u2_os_logic\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux6~1\|datab " "Node \"u2_os_logic\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""}  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1697818705350 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux7~1\|combout " "Node \"u2_os_logic\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""} { "Warning" "WSTA_SCC_NODE" "u2_os_logic\|Mux7~1\|dataa " "Node \"u2_os_logic\|Mux7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1697818705350 ""}  } { { "os_logic.v" "" { Text "C:/intelFPGA_lite/18.1/Assignment7-1/os_logic.v" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1697818705350 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697818705352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697818705353 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697818705353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697818705356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697818705356 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697818705356 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818705511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697818713853 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1697818714042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818716859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697818718498 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697818720302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818720302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697818721182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Assignment7-1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697818727351 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697818727351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697818728205 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697818728205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818728209 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697818729497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697818729541 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697818729939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697818729939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697818730336 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697818732855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Assignment7-1/output_files/cntr8.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Assignment7-1/output_files/cntr8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697818733319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6571 " "Peak virtual memory: 6571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697818733920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 01:18:53 2023 " "Processing ended: Sat Oct 21 01:18:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697818733920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697818733920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697818733920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697818733920 ""}
